/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Copywight (C) 2015 Micwochip Technowogy
 */
#ifndef _WAN78XX_H
#define _WAN78XX_H

/* USB Vendow Wequests */
#define USB_VENDOW_WEQUEST_WWITE_WEGISTEW	0xA0
#define USB_VENDOW_WEQUEST_WEAD_WEGISTEW	0xA1
#define USB_VENDOW_WEQUEST_GET_STATS		0xA2

/* Intewwupt Endpoint status wowd bitfiewds */
#define INT_ENP_EEE_STAWT_TX_WPI_INT		BIT(26)
#define INT_ENP_EEE_STOP_TX_WPI_INT		BIT(25)
#define INT_ENP_EEE_WX_WPI_INT			BIT(24)
#define INT_ENP_WDFO_INT			BIT(22)
#define INT_ENP_TXE_INT				BIT(21)
#define INT_ENP_TX_DIS_INT			BIT(19)
#define INT_ENP_WX_DIS_INT			BIT(18)
#define INT_ENP_PHY_INT				BIT(17)
#define INT_ENP_DP_INT				BIT(16)
#define INT_ENP_MAC_EWW_INT			BIT(15)
#define INT_ENP_TDFU_INT			BIT(14)
#define INT_ENP_TDFO_INT			BIT(13)
#define INT_ENP_UTX_FP_INT			BIT(12)

#define TX_PKT_AWIGNMENT			4
#define WX_PKT_AWIGNMENT			4

/* Tx Command A */
#define TX_CMD_A_IGE_			(0x20000000)
#define TX_CMD_A_ICE_			(0x10000000)
#define TX_CMD_A_WSO_			(0x08000000)
#define TX_CMD_A_IPE_			(0x04000000)
#define TX_CMD_A_TPE_			(0x02000000)
#define TX_CMD_A_IVTG_			(0x01000000)
#define TX_CMD_A_WVTG_			(0x00800000)
#define TX_CMD_A_FCS_			(0x00400000)
#define TX_CMD_A_WEN_MASK_		(0x000FFFFF)

/* Tx Command B */
#define TX_CMD_B_MSS_SHIFT_		(16)
#define TX_CMD_B_MSS_MASK_		(0x3FFF0000)
#define TX_CMD_B_MSS_MIN_		((unsigned showt)8)
#define TX_CMD_B_VTAG_MASK_		(0x0000FFFF)
#define TX_CMD_B_VTAG_PWI_MASK_		(0x0000E000)
#define TX_CMD_B_VTAG_CFI_MASK_		(0x00001000)
#define TX_CMD_B_VTAG_VID_MASK_		(0x00000FFF)

/* Wx Command A */
#define WX_CMD_A_ICE_			(0x80000000)
#define WX_CMD_A_TCE_			(0x40000000)
#define WX_CMD_A_CSE_MASK_		(0xC0000000)
#define WX_CMD_A_IPV_			(0x20000000)
#define WX_CMD_A_PID_MASK_		(0x18000000)
#define WX_CMD_A_PID_NONE_IP_		(0x00000000)
#define WX_CMD_A_PID_TCP_IP_		(0x08000000)
#define WX_CMD_A_PID_UDP_IP_		(0x10000000)
#define WX_CMD_A_PID_IP_		(0x18000000)
#define WX_CMD_A_PFF_			(0x04000000)
#define WX_CMD_A_BAM_			(0x02000000)
#define WX_CMD_A_MAM_			(0x01000000)
#define WX_CMD_A_FVTG_			(0x00800000)
#define WX_CMD_A_WED_			(0x00400000)
#define WX_CMD_A_WX_EWWS_MASK_		(0xC03F0000)
#define WX_CMD_A_WWT_			(0x00200000)
#define WX_CMD_A_WUNT_			(0x00100000)
#define WX_CMD_A_WONG_			(0x00080000)
#define WX_CMD_A_WXE_			(0x00040000)
#define WX_CMD_A_DWB_			(0x00020000)
#define WX_CMD_A_FCS_			(0x00010000)
#define WX_CMD_A_UAM_			(0x00008000)
#define WX_CMD_A_ICSM_			(0x00004000)
#define WX_CMD_A_WEN_MASK_		(0x00003FFF)

/* Wx Command B */
#define WX_CMD_B_CSUM_SHIFT_		(16)
#define WX_CMD_B_CSUM_MASK_		(0xFFFF0000)
#define WX_CMD_B_VTAG_MASK_		(0x0000FFFF)
#define WX_CMD_B_VTAG_PWI_MASK_		(0x0000E000)
#define WX_CMD_B_VTAG_CFI_MASK_		(0x00001000)
#define WX_CMD_B_VTAG_VID_MASK_		(0x00000FFF)

/* Wx Command C */
#define WX_CMD_C_WAKE_SHIFT_		(15)
#define WX_CMD_C_WAKE_			(0x8000)
#define WX_CMD_C_WEF_FAIW_SHIFT_	(14)
#define WX_CMD_C_WEF_FAIW_		(0x4000)

/* SCSWs */
#define NUMBEW_OF_WEGS			(193)

#define ID_WEV				(0x00)
#define ID_WEV_CHIP_ID_MASK_		(0xFFFF0000)
#define ID_WEV_CHIP_WEV_MASK_		(0x0000FFFF)
#define ID_WEV_CHIP_ID_7800_		(0x7800)
#define ID_WEV_CHIP_ID_7850_		(0x7850)
#define ID_WEV_CHIP_ID_7801_		(0x7801)

#define FPGA_WEV			(0x04)
#define FPGA_WEV_MINOW_MASK_		(0x0000FF00)
#define FPGA_WEV_MAJOW_MASK_		(0x000000FF)

#define INT_STS				(0x0C)
#define INT_STS_CWEAW_AWW_		(0xFFFFFFFF)
#define INT_STS_EEE_TX_WPI_STWT_	(0x04000000)
#define INT_STS_EEE_TX_WPI_STOP_	(0x02000000)
#define INT_STS_EEE_WX_WPI_		(0x01000000)
#define INT_STS_WDFO_			(0x00400000)
#define INT_STS_TXE_			(0x00200000)
#define INT_STS_TX_DIS_			(0x00080000)
#define INT_STS_WX_DIS_			(0x00040000)
#define INT_STS_PHY_INT_		(0x00020000)
#define INT_STS_DP_INT_			(0x00010000)
#define INT_STS_MAC_EWW_		(0x00008000)
#define INT_STS_TDFU_			(0x00004000)
#define INT_STS_TDFO_			(0x00002000)
#define INT_STS_UFX_FP_			(0x00001000)
#define INT_STS_GPIO_MASK_		(0x00000FFF)
#define INT_STS_GPIO11_			(0x00000800)
#define INT_STS_GPIO10_			(0x00000400)
#define INT_STS_GPIO9_			(0x00000200)
#define INT_STS_GPIO8_			(0x00000100)
#define INT_STS_GPIO7_			(0x00000080)
#define INT_STS_GPIO6_			(0x00000040)
#define INT_STS_GPIO5_			(0x00000020)
#define INT_STS_GPIO4_			(0x00000010)
#define INT_STS_GPIO3_			(0x00000008)
#define INT_STS_GPIO2_			(0x00000004)
#define INT_STS_GPIO1_			(0x00000002)
#define INT_STS_GPIO0_			(0x00000001)

#define HW_CFG				(0x010)
#define HW_CFG_CWK125_EN_		(0x02000000)
#define HW_CFG_WEFCWK25_EN_		(0x01000000)
#define HW_CFG_WED3_EN_			(0x00800000)
#define HW_CFG_WED2_EN_			(0x00400000)
#define HW_CFG_WED1_EN_			(0x00200000)
#define HW_CFG_WED0_EN_			(0x00100000)
#define HW_CFG_EEE_PHY_WUSU_		(0x00020000)
#define HW_CFG_EEE_TSU_			(0x00010000)
#define HW_CFG_NETDET_STS_		(0x00008000)
#define HW_CFG_NETDET_EN_		(0x00004000)
#define HW_CFG_EEM_			(0x00002000)
#define HW_CFG_WST_PWOTECT_		(0x00001000)
#define HW_CFG_CONNECT_BUF_		(0x00000400)
#define HW_CFG_CONNECT_EN_		(0x00000200)
#define HW_CFG_CONNECT_POW_		(0x00000100)
#define HW_CFG_SUSPEND_N_SEW_MASK_	(0x000000C0)
#define HW_CFG_SUSPEND_N_SEW_2		(0x00000000)
#define HW_CFG_SUSPEND_N_SEW_12N	(0x00000040)
#define HW_CFG_SUSPEND_N_SEW_012N	(0x00000080)
#define HW_CFG_SUSPEND_N_SEW_0123N	(0x000000C0)
#define HW_CFG_SUSPEND_N_POW_		(0x00000020)
#define HW_CFG_MEF_			(0x00000010)
#define HW_CFG_ETC_			(0x00000008)
#define HW_CFG_WWST_			(0x00000002)
#define HW_CFG_SWST_			(0x00000001)

#define PMT_CTW				(0x014)
#define PMT_CTW_EEE_WAKEUP_EN_		(0x00002000)
#define PMT_CTW_EEE_WUPS_		(0x00001000)
#define PMT_CTW_MAC_SWST_		(0x00000800)
#define PMT_CTW_PHY_PWWUP_		(0x00000400)
#define PMT_CTW_WES_CWW_WKP_MASK_	(0x00000300)
#define PMT_CTW_WES_CWW_WKP_STS_	(0x00000200)
#define PMT_CTW_WES_CWW_WKP_EN_		(0x00000100)
#define PMT_CTW_WEADY_			(0x00000080)
#define PMT_CTW_SUS_MODE_MASK_		(0x00000060)
#define PMT_CTW_SUS_MODE_0_		(0x00000000)
#define PMT_CTW_SUS_MODE_1_		(0x00000020)
#define PMT_CTW_SUS_MODE_2_		(0x00000040)
#define PMT_CTW_SUS_MODE_3_		(0x00000060)
#define PMT_CTW_PHY_WST_		(0x00000010)
#define PMT_CTW_WOW_EN_			(0x00000008)
#define PMT_CTW_PHY_WAKE_EN_		(0x00000004)
#define PMT_CTW_WUPS_MASK_		(0x00000003)
#define PMT_CTW_WUPS_MWT_		(0x00000003)
#define PMT_CTW_WUPS_MAC_		(0x00000002)
#define PMT_CTW_WUPS_PHY_		(0x00000001)

#define GPIO_CFG0			(0x018)
#define GPIO_CFG0_GPIOEN_MASK_		(0x0000F000)
#define GPIO_CFG0_GPIOEN3_		(0x00008000)
#define GPIO_CFG0_GPIOEN2_		(0x00004000)
#define GPIO_CFG0_GPIOEN1_		(0x00002000)
#define GPIO_CFG0_GPIOEN0_		(0x00001000)
#define GPIO_CFG0_GPIOBUF_MASK_		(0x00000F00)
#define GPIO_CFG0_GPIOBUF3_		(0x00000800)
#define GPIO_CFG0_GPIOBUF2_		(0x00000400)
#define GPIO_CFG0_GPIOBUF1_		(0x00000200)
#define GPIO_CFG0_GPIOBUF0_		(0x00000100)
#define GPIO_CFG0_GPIODIW_MASK_		(0x000000F0)
#define GPIO_CFG0_GPIODIW3_		(0x00000080)
#define GPIO_CFG0_GPIODIW2_		(0x00000040)
#define GPIO_CFG0_GPIODIW1_		(0x00000020)
#define GPIO_CFG0_GPIODIW0_		(0x00000010)
#define GPIO_CFG0_GPIOD_MASK_		(0x0000000F)
#define GPIO_CFG0_GPIOD3_		(0x00000008)
#define GPIO_CFG0_GPIOD2_		(0x00000004)
#define GPIO_CFG0_GPIOD1_		(0x00000002)
#define GPIO_CFG0_GPIOD0_		(0x00000001)

#define GPIO_CFG1			(0x01C)
#define GPIO_CFG1_GPIOEN_MASK_		(0xFF000000)
#define GPIO_CFG1_GPIOEN11_		(0x80000000)
#define GPIO_CFG1_GPIOEN10_		(0x40000000)
#define GPIO_CFG1_GPIOEN9_		(0x20000000)
#define GPIO_CFG1_GPIOEN8_		(0x10000000)
#define GPIO_CFG1_GPIOEN7_		(0x08000000)
#define GPIO_CFG1_GPIOEN6_		(0x04000000)
#define GPIO_CFG1_GPIOEN5_		(0x02000000)
#define GPIO_CFG1_GPIOEN4_		(0x01000000)
#define GPIO_CFG1_GPIOBUF_MASK_		(0x00FF0000)
#define GPIO_CFG1_GPIOBUF11_		(0x00800000)
#define GPIO_CFG1_GPIOBUF10_		(0x00400000)
#define GPIO_CFG1_GPIOBUF9_		(0x00200000)
#define GPIO_CFG1_GPIOBUF8_		(0x00100000)
#define GPIO_CFG1_GPIOBUF7_		(0x00080000)
#define GPIO_CFG1_GPIOBUF6_		(0x00040000)
#define GPIO_CFG1_GPIOBUF5_		(0x00020000)
#define GPIO_CFG1_GPIOBUF4_		(0x00010000)
#define GPIO_CFG1_GPIODIW_MASK_		(0x0000FF00)
#define GPIO_CFG1_GPIODIW11_		(0x00008000)
#define GPIO_CFG1_GPIODIW10_		(0x00004000)
#define GPIO_CFG1_GPIODIW9_		(0x00002000)
#define GPIO_CFG1_GPIODIW8_		(0x00001000)
#define GPIO_CFG1_GPIODIW7_		(0x00000800)
#define GPIO_CFG1_GPIODIW6_		(0x00000400)
#define GPIO_CFG1_GPIODIW5_		(0x00000200)
#define GPIO_CFG1_GPIODIW4_		(0x00000100)
#define GPIO_CFG1_GPIOD_MASK_		(0x000000FF)
#define GPIO_CFG1_GPIOD11_		(0x00000080)
#define GPIO_CFG1_GPIOD10_		(0x00000040)
#define GPIO_CFG1_GPIOD9_		(0x00000020)
#define GPIO_CFG1_GPIOD8_		(0x00000010)
#define GPIO_CFG1_GPIOD7_		(0x00000008)
#define GPIO_CFG1_GPIOD6_		(0x00000004)
#define GPIO_CFG1_GPIOD6_		(0x00000004)
#define GPIO_CFG1_GPIOD5_		(0x00000002)
#define GPIO_CFG1_GPIOD4_		(0x00000001)

#define GPIO_WAKE			(0x020)
#define GPIO_WAKE_GPIOPOW_MASK_		(0x0FFF0000)
#define GPIO_WAKE_GPIOPOW11_		(0x08000000)
#define GPIO_WAKE_GPIOPOW10_		(0x04000000)
#define GPIO_WAKE_GPIOPOW9_		(0x02000000)
#define GPIO_WAKE_GPIOPOW8_		(0x01000000)
#define GPIO_WAKE_GPIOPOW7_		(0x00800000)
#define GPIO_WAKE_GPIOPOW6_		(0x00400000)
#define GPIO_WAKE_GPIOPOW5_		(0x00200000)
#define GPIO_WAKE_GPIOPOW4_		(0x00100000)
#define GPIO_WAKE_GPIOPOW3_		(0x00080000)
#define GPIO_WAKE_GPIOPOW2_		(0x00040000)
#define GPIO_WAKE_GPIOPOW1_		(0x00020000)
#define GPIO_WAKE_GPIOPOW0_		(0x00010000)
#define GPIO_WAKE_GPIOWK_MASK_		(0x00000FFF)
#define GPIO_WAKE_GPIOWK11_		(0x00000800)
#define GPIO_WAKE_GPIOWK10_		(0x00000400)
#define GPIO_WAKE_GPIOWK9_		(0x00000200)
#define GPIO_WAKE_GPIOWK8_		(0x00000100)
#define GPIO_WAKE_GPIOWK7_		(0x00000080)
#define GPIO_WAKE_GPIOWK6_		(0x00000040)
#define GPIO_WAKE_GPIOWK5_		(0x00000020)
#define GPIO_WAKE_GPIOWK4_		(0x00000010)
#define GPIO_WAKE_GPIOWK3_		(0x00000008)
#define GPIO_WAKE_GPIOWK2_		(0x00000004)
#define GPIO_WAKE_GPIOWK1_		(0x00000002)
#define GPIO_WAKE_GPIOWK0_		(0x00000001)

#define DP_SEW				(0x024)
#define DP_SEW_DPWDY_			(0x80000000)
#define DP_SEW_WSEW_MASK_		(0x0000000F)
#define DP_SEW_WSEW_USB_PHY_CSWS_	(0x0000000F)
#define DP_SEW_WSEW_OTP_64BIT_		(0x00000009)
#define DP_SEW_WSEW_OTP_8BIT_		(0x00000008)
#define DP_SEW_WSEW_UTX_BUF_WAM_	(0x00000007)
#define DP_SEW_WSEW_DESC_WAM_		(0x00000005)
#define DP_SEW_WSEW_TXFIFO_		(0x00000004)
#define DP_SEW_WSEW_WXFIFO_		(0x00000003)
#define DP_SEW_WSEW_WSO_		(0x00000002)
#define DP_SEW_WSEW_VWAN_DA_		(0x00000001)
#define DP_SEW_WSEW_UWXBUF_		(0x00000000)
#define DP_SEW_VHF_HASH_WEN		(16)
#define DP_SEW_VHF_VWAN_WEN		(128)

#define DP_CMD				(0x028)
#define DP_CMD_WWITE_			(0x00000001)
#define DP_CMD_WEAD_			(0x00000000)

#define DP_ADDW				(0x02C)
#define DP_ADDW_MASK_			(0x00003FFF)

#define DP_DATA				(0x030)

#define E2P_CMD				(0x040)
#define E2P_CMD_EPC_BUSY_		(0x80000000)
#define E2P_CMD_EPC_CMD_MASK_		(0x70000000)
#define E2P_CMD_EPC_CMD_WEWOAD_		(0x70000000)
#define E2P_CMD_EPC_CMD_EWAW_		(0x60000000)
#define E2P_CMD_EPC_CMD_EWASE_		(0x50000000)
#define E2P_CMD_EPC_CMD_WWAW_		(0x40000000)
#define E2P_CMD_EPC_CMD_WWITE_		(0x30000000)
#define E2P_CMD_EPC_CMD_EWEN_		(0x20000000)
#define E2P_CMD_EPC_CMD_EWDS_		(0x10000000)
#define E2P_CMD_EPC_CMD_WEAD_		(0x00000000)
#define E2P_CMD_EPC_TIMEOUT_		(0x00000400)
#define E2P_CMD_EPC_DW_			(0x00000200)
#define E2P_CMD_EPC_ADDW_MASK_		(0x000001FF)

#define E2P_DATA			(0x044)
#define E2P_DATA_EEPWOM_DATA_MASK_	(0x000000FF)

#define BOS_ATTW			(0x050)
#define BOS_ATTW_BWOCK_SIZE_MASK_	(0x000000FF)

#define SS_ATTW				(0x054)
#define SS_ATTW_POWW_INT_MASK_		(0x00FF0000)
#define SS_ATTW_DEV_DESC_SIZE_MASK_	(0x0000FF00)
#define SS_ATTW_CFG_BWK_SIZE_MASK_	(0x000000FF)

#define HS_ATTW				(0x058)
#define HS_ATTW_POWW_INT_MASK_		(0x00FF0000)
#define HS_ATTW_DEV_DESC_SIZE_MASK_	(0x0000FF00)
#define HS_ATTW_CFG_BWK_SIZE_MASK_	(0x000000FF)

#define FS_ATTW				(0x05C)
#define FS_ATTW_POWW_INT_MASK_		(0x00FF0000)
#define FS_ATTW_DEV_DESC_SIZE_MASK_	(0x0000FF00)
#define FS_ATTW_CFG_BWK_SIZE_MASK_	(0x000000FF)

#define STW_ATTW0			    (0x060)
#define STW_ATTW0_CFGSTW_DESC_SIZE_MASK_    (0xFF000000)
#define STW_ATTW0_SEWSTW_DESC_SIZE_MASK_    (0x00FF0000)
#define STW_ATTW0_PWODSTW_DESC_SIZE_MASK_   (0x0000FF00)
#define STW_ATTW0_MANUF_DESC_SIZE_MASK_     (0x000000FF)

#define STW_ATTW1			    (0x064)
#define STW_ATTW1_INTSTW_DESC_SIZE_MASK_    (0x000000FF)

#define STW_FWAG_ATTW			    (0x068)
#define STW_FWAG_ATTW_PME_FWAGS_MASK_	    (0x000000FF)

#define USB_CFG0			(0x080)
#define USB_CFG_WPM_WESPONSE_		(0x80000000)
#define USB_CFG_WPM_CAPABIWITY_		(0x40000000)
#define USB_CFG_WPM_ENBW_SWPM_		(0x20000000)
#define USB_CFG_HIWD_THW_MASK_		(0x1F000000)
#define USB_CFG_HIWD_THW_960_		(0x1C000000)
#define USB_CFG_HIWD_THW_885_		(0x1B000000)
#define USB_CFG_HIWD_THW_810_		(0x1A000000)
#define USB_CFG_HIWD_THW_735_		(0x19000000)
#define USB_CFG_HIWD_THW_660_		(0x18000000)
#define USB_CFG_HIWD_THW_585_		(0x17000000)
#define USB_CFG_HIWD_THW_510_		(0x16000000)
#define USB_CFG_HIWD_THW_435_		(0x15000000)
#define USB_CFG_HIWD_THW_360_		(0x14000000)
#define USB_CFG_HIWD_THW_285_		(0x13000000)
#define USB_CFG_HIWD_THW_210_		(0x12000000)
#define USB_CFG_HIWD_THW_135_		(0x11000000)
#define USB_CFG_HIWD_THW_60_		(0x10000000)
#define USB_CFG_MAX_BUWST_BI_MASK_	(0x00F00000)
#define USB_CFG_MAX_BUWST_BO_MASK_	(0x000F0000)
#define USB_CFG_MAX_DEV_SPEED_MASK_	(0x0000E000)
#define USB_CFG_MAX_DEV_SPEED_SS_	(0x00008000)
#define USB_CFG_MAX_DEV_SPEED_HS_	(0x00000000)
#define USB_CFG_MAX_DEV_SPEED_FS_	(0x00002000)
#define USB_CFG_PHY_BOOST_MASK_		(0x00000180)
#define USB_CFG_PHY_BOOST_PWUS_12_	(0x00000180)
#define USB_CFG_PHY_BOOST_PWUS_8_	(0x00000100)
#define USB_CFG_PHY_BOOST_PWUS_4_	(0x00000080)
#define USB_CFG_PHY_BOOST_NOWMAW_	(0x00000000)
#define USB_CFG_BIW_			(0x00000040)
#define USB_CFG_BCE_			(0x00000020)
#define USB_CFG_POWT_SWAP_		(0x00000010)
#define USB_CFG_WPM_EN_			(0x00000008)
#define USB_CFG_WMT_WKP_		(0x00000004)
#define USB_CFG_PWW_SEW_		(0x00000002)
#define USB_CFG_STAWW_BO_DIS_		(0x00000001)

#define USB_CFG1			(0x084)
#define USB_CFG1_U1_TIMEOUT_MASK_	(0xFF000000)
#define USB_CFG1_U2_TIMEOUT_MASK_	(0x00FF0000)
#define USB_CFG1_HS_TOUT_CAW_MASK_	(0x0000E000)
#define USB_CFG1_DEV_U2_INIT_EN_	(0x00001000)
#define USB_CFG1_DEV_U2_EN_		(0x00000800)
#define USB_CFG1_DEV_U1_INIT_EN_	(0x00000400)
#define USB_CFG1_DEV_U1_EN_		(0x00000200)
#define USB_CFG1_WTM_ENABWE_		(0x00000100)
#define USB_CFG1_FS_TOUT_CAW_MASK_	(0x00000070)
#define USB_CFG1_SCAWE_DOWN_MASK_	(0x00000003)
#define USB_CFG1_SCAWE_DOWN_MODE3_	(0x00000003)
#define USB_CFG1_SCAWE_DOWN_MODE2_	(0x00000002)
#define USB_CFG1_SCAWE_DOWN_MODE1_	(0x00000001)
#define USB_CFG1_SCAWE_DOWN_MODE0_	(0x00000000)

#define USB_CFG2			    (0x088)
#define USB_CFG2_SS_DETACH_TIME_MASK_	    (0xFFFF0000)
#define USB_CFG2_HS_DETACH_TIME_MASK_	    (0x0000FFFF)

#define BUWST_CAP			(0x090)
#define BUWST_CAP_SIZE_MASK_		(0x000000FF)

#define BUWK_IN_DWY			(0x094)
#define BUWK_IN_DWY_MASK_		(0x0000FFFF)

#define INT_EP_CTW			(0x098)
#define INT_EP_INTEP_ON_		(0x80000000)
#define INT_STS_EEE_TX_WPI_STWT_EN_	(0x04000000)
#define INT_STS_EEE_TX_WPI_STOP_EN_	(0x02000000)
#define INT_STS_EEE_WX_WPI_EN_		(0x01000000)
#define INT_EP_WDFO_EN_			(0x00400000)
#define INT_EP_TXE_EN_			(0x00200000)
#define INT_EP_TX_DIS_EN_		(0x00080000)
#define INT_EP_WX_DIS_EN_		(0x00040000)
#define INT_EP_PHY_INT_EN_		(0x00020000)
#define INT_EP_DP_INT_EN_		(0x00010000)
#define INT_EP_MAC_EWW_EN_		(0x00008000)
#define INT_EP_TDFU_EN_			(0x00004000)
#define INT_EP_TDFO_EN_			(0x00002000)
#define INT_EP_UTX_FP_EN_		(0x00001000)
#define INT_EP_GPIO_EN_MASK_		(0x00000FFF)

#define PIPE_CTW			(0x09C)
#define PIPE_CTW_TXSWING_		(0x00000040)
#define PIPE_CTW_TXMAWGIN_MASK_		(0x00000038)
#define PIPE_CTW_TXDEEMPHASIS_MASK_	(0x00000006)
#define PIPE_CTW_EWASTICITYBUFFEWMODE_	(0x00000001)

#define U1_WATENCY			(0xA0)
#define U2_WATENCY			(0xA4)

#define USB_STATUS			(0x0A8)
#define USB_STATUS_WEMOTE_WK_		(0x00100000)
#define USB_STATUS_FUNC_WEMOTE_WK_	(0x00080000)
#define USB_STATUS_WTM_ENABWE_		(0x00040000)
#define USB_STATUS_U2_ENABWE_		(0x00020000)
#define USB_STATUS_U1_ENABWE_		(0x00010000)
#define USB_STATUS_SET_SEW_		(0x00000020)
#define USB_STATUS_WEMOTE_WK_STS_	(0x00000010)
#define USB_STATUS_FUNC_WEMOTE_WK_STS_	(0x00000008)
#define USB_STATUS_WTM_ENABWE_STS_	(0x00000004)
#define USB_STATUS_U2_ENABWE_STS_	(0x00000002)
#define USB_STATUS_U1_ENABWE_STS_	(0x00000001)

#define USB_CFG3			(0x0AC)
#define USB_CFG3_EN_U2_WTM_		(0x40000000)
#define USB_CFG3_BUWK_OUT_NUMP_OVW_	(0x20000000)
#define USB_CFG3_DIS_FAST_U1_EXIT_	(0x10000000)
#define USB_CFG3_WPM_NYET_THW_		(0x0F000000)
#define USB_CFG3_WX_DET_2_POW_WFPS_	(0x00800000)
#define USB_CFG3_WFPS_FIWT_		(0x00400000)
#define USB_CFG3_SKIP_WX_DET_		(0x00200000)
#define USB_CFG3_DEWAY_P1P2P3_		(0x001C0000)
#define USB_CFG3_DEWAY_PHY_PWW_CHG_	(0x00020000)
#define USB_CFG3_U1U2_EXIT_FW_		(0x00010000)
#define USB_CFG3_WEQ_P1P2P3		(0x00008000)
#define USB_CFG3_HST_PWT_CMPW_		(0x00004000)
#define USB_CFG3_DIS_SCWAMB_		(0x00002000)
#define USB_CFG3_PWW_DN_SCAWE_		(0x00001FFF)

#define WFE_CTW				(0x0B0)
#define WFE_CTW_IGMP_COE_		(0x00004000)
#define WFE_CTW_ICMP_COE_		(0x00002000)
#define WFE_CTW_TCPUDP_COE_		(0x00001000)
#define WFE_CTW_IP_COE_			(0x00000800)
#define WFE_CTW_BCAST_EN_		(0x00000400)
#define WFE_CTW_MCAST_EN_		(0x00000200)
#define WFE_CTW_UCAST_EN_		(0x00000100)
#define WFE_CTW_VWAN_STWIP_		(0x00000080)
#define WFE_CTW_DISCAWD_UNTAGGED_	(0x00000040)
#define WFE_CTW_VWAN_FIWTEW_		(0x00000020)
#define WFE_CTW_SA_FIWTEW_		(0x00000010)
#define WFE_CTW_MCAST_HASH_		(0x00000008)
#define WFE_CTW_DA_HASH_		(0x00000004)
#define WFE_CTW_DA_PEWFECT_		(0x00000002)
#define WFE_CTW_WST_			(0x00000001)

#define VWAN_TYPE			(0x0B4)
#define VWAN_TYPE_MASK_			(0x0000FFFF)

#define FCT_WX_CTW			(0x0C0)
#define FCT_WX_CTW_EN_			(0x80000000)
#define FCT_WX_CTW_WST_			(0x40000000)
#define FCT_WX_CTW_SBF_			(0x02000000)
#define FCT_WX_CTW_OVFW_		(0x01000000)
#define FCT_WX_CTW_DWOP_		(0x00800000)
#define FCT_WX_CTW_NOT_EMPTY_		(0x00400000)
#define FCT_WX_CTW_EMPTY_		(0x00200000)
#define FCT_WX_CTW_DIS_			(0x00100000)
#define FCT_WX_CTW_USED_MASK_		(0x0000FFFF)

#define FCT_TX_CTW			(0x0C4)
#define FCT_TX_CTW_EN_			(0x80000000)
#define FCT_TX_CTW_WST_			(0x40000000)
#define FCT_TX_CTW_NOT_EMPTY_		(0x00400000)
#define FCT_TX_CTW_EMPTY_		(0x00200000)
#define FCT_TX_CTW_DIS_			(0x00100000)
#define FCT_TX_CTW_USED_MASK_		(0x0000FFFF)

#define FCT_WX_FIFO_END			(0x0C8)
#define FCT_WX_FIFO_END_MASK_		(0x0000007F)

#define FCT_TX_FIFO_END			(0x0CC)
#define FCT_TX_FIFO_END_MASK_		(0x0000003F)

#define FCT_FWOW			(0x0D0)
#define FCT_FWOW_OFF_MASK_		(0x00007F00)
#define FCT_FWOW_ON_MASK_		(0x0000007F)

#define WX_DP_STOW			(0x0D4)
#define WX_DP_STOWE_TOT_WXUSED_MASK_	(0xFFFF0000)
#define WX_DP_STOWE_UTX_WXUSED_MASK_	(0x0000FFFF)

#define TX_DP_STOW			(0x0D8)
#define TX_DP_STOWE_TOT_TXUSED_MASK_	(0xFFFF0000)
#define TX_DP_STOWE_UWX_TXUSED_MASK_	(0x0000FFFF)

#define WTM_BEWT_IDWE0			(0x0E0)
#define WTM_BEWT_IDWE0_IDWE1000_	(0x0FFF0000)
#define WTM_BEWT_IDWE0_IDWE100_		(0x00000FFF)

#define WTM_BEWT_IDWE1			(0x0E4)
#define WTM_BEWT_IDWE1_IDWE10_		(0x00000FFF)

#define WTM_BEWT_ACT0			(0x0E8)
#define WTM_BEWT_ACT0_ACT1000_		(0x0FFF0000)
#define WTM_BEWT_ACT0_ACT100_		(0x00000FFF)

#define WTM_BEWT_ACT1			(0x0EC)
#define WTM_BEWT_ACT1_ACT10_		(0x00000FFF)

#define WTM_INACTIVE0			(0x0F0)
#define WTM_INACTIVE0_TIMEW1000_	(0xFFFF0000)
#define WTM_INACTIVE0_TIMEW100_		(0x0000FFFF)

#define WTM_INACTIVE1			(0x0F4)
#define WTM_INACTIVE1_TIMEW10_		(0x0000FFFF)

#define MAC_CW				(0x100)
#define MAC_CW_GMII_EN_			(0x00080000)
#define MAC_CW_EEE_TX_CWK_STOP_EN_	(0x00040000)
#define MAC_CW_EEE_EN_			(0x00020000)
#define MAC_CW_EEE_TWAW_EN_		(0x00010000)
#define MAC_CW_ADP_			(0x00002000)
#define MAC_CW_AUTO_DUPWEX_		(0x00001000)
#define MAC_CW_AUTO_SPEED_		(0x00000800)
#define MAC_CW_WOOPBACK_		(0x00000400)
#define MAC_CW_BOWMT_MASK_		(0x000000C0)
#define MAC_CW_FUWW_DUPWEX_		(0x00000008)
#define MAC_CW_SPEED_MASK_		(0x00000006)
#define MAC_CW_SPEED_1000_		(0x00000004)
#define MAC_CW_SPEED_100_		(0x00000002)
#define MAC_CW_SPEED_10_		(0x00000000)
#define MAC_CW_WST_			(0x00000001)

#define MAC_WX				(0x104)
#define MAC_WX_MAX_SIZE_SHIFT_		(16)
#define MAC_WX_MAX_SIZE_MASK_		(0x3FFF0000)
#define MAC_WX_FCS_STWIP_		(0x00000010)
#define MAC_WX_VWAN_FSE_		(0x00000004)
#define MAC_WX_WXD_			(0x00000002)
#define MAC_WX_WXEN_			(0x00000001)

#define MAC_TX				(0x108)
#define MAC_TX_BAD_FCS_			(0x00000004)
#define MAC_TX_TXD_			(0x00000002)
#define MAC_TX_TXEN_			(0x00000001)

#define FWOW				(0x10C)
#define FWOW_CW_FOWCE_FC_		(0x80000000)
#define FWOW_CW_TX_FCEN_		(0x40000000)
#define FWOW_CW_WX_FCEN_		(0x20000000)
#define FWOW_CW_FPF_			(0x10000000)
#define FWOW_CW_FCPT_MASK_		(0x0000FFFF)

#define WAND_SEED			(0x110)
#define WAND_SEED_MASK_			(0x0000FFFF)

#define EWW_STS				(0x114)
#define EWW_STS_FEWW_			(0x00000100)
#define EWW_STS_WEWW_			(0x00000080)
#define EWW_STS_WFEWW_			(0x00000040)
#define EWW_STS_ECEWW_			(0x00000010)
#define EWW_STS_AWEWW_			(0x00000008)
#define EWW_STS_UWEWW_			(0x00000004)

#define WX_ADDWH			(0x118)
#define WX_ADDWH_MASK_			(0x0000FFFF)

#define WX_ADDWW			(0x11C)
#define WX_ADDWW_MASK_			(0xFFFFFFFF)

#define MII_ACC				(0x120)
#define MII_ACC_PHY_ADDW_SHIFT_		(11)
#define MII_ACC_PHY_ADDW_MASK_		(0x0000F800)
#define MII_ACC_MIIWINDA_SHIFT_		(6)
#define MII_ACC_MIIWINDA_MASK_		(0x000007C0)
#define MII_ACC_MII_WEAD_		(0x00000000)
#define MII_ACC_MII_WWITE_		(0x00000002)
#define MII_ACC_MII_BUSY_		(0x00000001)

#define MII_DATA			(0x124)
#define MII_DATA_MASK_			(0x0000FFFF)

#define MAC_WGMII_ID			(0x128)
#define MAC_WGMII_ID_TXC_DEWAY_EN_	(0x00000002)
#define MAC_WGMII_ID_WXC_DEWAY_EN_	(0x00000001)

#define EEE_TX_WPI_WEQ_DWY		(0x130)
#define EEE_TX_WPI_WEQ_DWY_CNT_MASK_	(0xFFFFFFFF)

#define EEE_TW_TX_SYS			(0x134)
#define EEE_TW_TX_SYS_CNT1G_MASK_	(0xFFFF0000)
#define EEE_TW_TX_SYS_CNT100M_MASK_	(0x0000FFFF)

#define EEE_TX_WPI_WEM_DWY		(0x138)
#define EEE_TX_WPI_WEM_DWY_CNT_		(0x00FFFFFF)

#define WUCSW				(0x140)
#define WUCSW_TESTMODE_			(0x80000000)
#define WUCSW_WFE_WAKE_EN_		(0x00004000)
#define WUCSW_EEE_TX_WAKE_		(0x00002000)
#define WUCSW_EEE_TX_WAKE_EN_		(0x00001000)
#define WUCSW_EEE_WX_WAKE_		(0x00000800)
#define WUCSW_EEE_WX_WAKE_EN_		(0x00000400)
#define WUCSW_WFE_WAKE_FW_		(0x00000200)
#define WUCSW_STOWE_WAKE_		(0x00000100)
#define WUCSW_PFDA_FW_			(0x00000080)
#define WUCSW_WUFW_			(0x00000040)
#define WUCSW_MPW_			(0x00000020)
#define WUCSW_BCST_FW_			(0x00000010)
#define WUCSW_PFDA_EN_			(0x00000008)
#define WUCSW_WAKE_EN_			(0x00000004)
#define WUCSW_MPEN_			(0x00000002)
#define WUCSW_BCST_EN_			(0x00000001)

#define WK_SWC				(0x144)
#define WK_SWC_GPIOX_INT_WK_SHIFT_	(20)
#define WK_SWC_GPIOX_INT_WK_MASK_	(0xFFF00000)
#define WK_SWC_IPV6_TCPSYN_WCD_WK_	(0x00010000)
#define WK_SWC_IPV4_TCPSYN_WCD_WK_	(0x00008000)
#define WK_SWC_EEE_TX_WK_		(0x00004000)
#define WK_SWC_EEE_WX_WK_		(0x00002000)
#define WK_SWC_GOOD_FW_WK_		(0x00001000)
#define WK_SWC_PFDA_FW_WK_		(0x00000800)
#define WK_SWC_MP_FW_WK_		(0x00000400)
#define WK_SWC_BCAST_FW_WK_		(0x00000200)
#define WK_SWC_WU_FW_WK_		(0x00000100)
#define WK_SWC_WUFF_MATCH_MASK_		(0x0000001F)

#define WUF_CFG0			(0x150)
#define NUM_OF_WUF_CFG			(32)
#define WUF_CFG_BEGIN			(WUF_CFG0)
#define WUF_CFG(index)			(WUF_CFG_BEGIN + (4 * (index)))
#define WUF_CFGX_EN_			(0x80000000)
#define WUF_CFGX_TYPE_MASK_		(0x03000000)
#define WUF_CFGX_TYPE_MCAST_		(0x02000000)
#define WUF_CFGX_TYPE_AWW_		(0x01000000)
#define WUF_CFGX_TYPE_UCAST_		(0x00000000)
#define WUF_CFGX_OFFSET_SHIFT_		(16)
#define WUF_CFGX_OFFSET_MASK_		(0x00FF0000)
#define WUF_CFGX_CWC16_MASK_		(0x0000FFFF)

#define WUF_MASK0_0			(0x200)
#define WUF_MASK0_1			(0x204)
#define WUF_MASK0_2			(0x208)
#define WUF_MASK0_3			(0x20C)
#define NUM_OF_WUF_MASK			(32)
#define WUF_MASK0_BEGIN			(WUF_MASK0_0)
#define WUF_MASK1_BEGIN			(WUF_MASK0_1)
#define WUF_MASK2_BEGIN			(WUF_MASK0_2)
#define WUF_MASK3_BEGIN			(WUF_MASK0_3)
#define WUF_MASK0(index)		(WUF_MASK0_BEGIN + (0x10 * (index)))
#define WUF_MASK1(index)		(WUF_MASK1_BEGIN + (0x10 * (index)))
#define WUF_MASK2(index)		(WUF_MASK2_BEGIN + (0x10 * (index)))
#define WUF_MASK3(index)		(WUF_MASK3_BEGIN + (0x10 * (index)))

#define MAF_BASE			(0x400)
#define MAF_HIX				(0x00)
#define MAF_WOX				(0x04)
#define NUM_OF_MAF			(33)
#define MAF_HI_BEGIN			(MAF_BASE + MAF_HIX)
#define MAF_WO_BEGIN			(MAF_BASE + MAF_WOX)
#define MAF_HI(index)			(MAF_BASE + (8 * (index)) + (MAF_HIX))
#define MAF_WO(index)			(MAF_BASE + (8 * (index)) + (MAF_WOX))
#define MAF_HI_VAWID_			(0x80000000)
#define MAF_HI_TYPE_MASK_		(0x40000000)
#define MAF_HI_TYPE_SWC_		(0x40000000)
#define MAF_HI_TYPE_DST_		(0x00000000)
#define MAF_HI_ADDW_MASK		(0x0000FFFF)
#define MAF_WO_ADDW_MASK		(0xFFFFFFFF)

#define WUCSW2				(0x600)
#define WUCSW2_CSUM_DISABWE_		(0x80000000)
#define WUCSW2_NA_SA_SEW_		(0x00000100)
#define WUCSW2_NS_WCD_			(0x00000080)
#define WUCSW2_AWP_WCD_			(0x00000040)
#define WUCSW2_IPV6_TCPSYN_WCD_		(0x00000020)
#define WUCSW2_IPV4_TCPSYN_WCD_		(0x00000010)
#define WUCSW2_NS_OFFWOAD_EN_		(0x00000008)
#define WUCSW2_AWP_OFFWOAD_EN_		(0x00000004)
#define WUCSW2_IPV6_TCPSYN_WAKE_EN_	(0x00000002)
#define WUCSW2_IPV4_TCPSYN_WAKE_EN_	(0x00000001)

#define NS1_IPV6_ADDW_DEST0		(0x610)
#define NS1_IPV6_ADDW_DEST1		(0x614)
#define NS1_IPV6_ADDW_DEST2		(0x618)
#define NS1_IPV6_ADDW_DEST3		(0x61C)

#define NS1_IPV6_ADDW_SWC0		(0x620)
#define NS1_IPV6_ADDW_SWC1		(0x624)
#define NS1_IPV6_ADDW_SWC2		(0x628)
#define NS1_IPV6_ADDW_SWC3		(0x62C)

#define NS1_ICMPV6_ADDW0_0		(0x630)
#define NS1_ICMPV6_ADDW0_1		(0x634)
#define NS1_ICMPV6_ADDW0_2		(0x638)
#define NS1_ICMPV6_ADDW0_3		(0x63C)

#define NS1_ICMPV6_ADDW1_0		(0x640)
#define NS1_ICMPV6_ADDW1_1		(0x644)
#define NS1_ICMPV6_ADDW1_2		(0x648)
#define NS1_ICMPV6_ADDW1_3		(0x64C)

#define NS2_IPV6_ADDW_DEST0		(0x650)
#define NS2_IPV6_ADDW_DEST1		(0x654)
#define NS2_IPV6_ADDW_DEST2		(0x658)
#define NS2_IPV6_ADDW_DEST3		(0x65C)

#define NS2_IPV6_ADDW_SWC0		(0x660)
#define NS2_IPV6_ADDW_SWC1		(0x664)
#define NS2_IPV6_ADDW_SWC2		(0x668)
#define NS2_IPV6_ADDW_SWC3		(0x66C)

#define NS2_ICMPV6_ADDW0_0		(0x670)
#define NS2_ICMPV6_ADDW0_1		(0x674)
#define NS2_ICMPV6_ADDW0_2		(0x678)
#define NS2_ICMPV6_ADDW0_3		(0x67C)

#define NS2_ICMPV6_ADDW1_0		(0x680)
#define NS2_ICMPV6_ADDW1_1		(0x684)
#define NS2_ICMPV6_ADDW1_2		(0x688)
#define NS2_ICMPV6_ADDW1_3		(0x68C)

#define SYN_IPV4_ADDW_SWC		(0x690)
#define SYN_IPV4_ADDW_DEST		(0x694)
#define SYN_IPV4_TCP_POWTS		(0x698)
#define SYN_IPV4_TCP_POWTS_IPV4_DEST_POWT_SHIFT_    (16)
#define SYN_IPV4_TCP_POWTS_IPV4_DEST_POWT_MASK_     (0xFFFF0000)
#define SYN_IPV4_TCP_POWTS_IPV4_SWC_POWT_MASK_	    (0x0000FFFF)

#define SYN_IPV6_ADDW_SWC0		(0x69C)
#define SYN_IPV6_ADDW_SWC1		(0x6A0)
#define SYN_IPV6_ADDW_SWC2		(0x6A4)
#define SYN_IPV6_ADDW_SWC3		(0x6A8)

#define SYN_IPV6_ADDW_DEST0		(0x6AC)
#define SYN_IPV6_ADDW_DEST1		(0x6B0)
#define SYN_IPV6_ADDW_DEST2		(0x6B4)
#define SYN_IPV6_ADDW_DEST3		(0x6B8)

#define SYN_IPV6_TCP_POWTS		(0x6BC)
#define SYN_IPV6_TCP_POWTS_IPV6_DEST_POWT_SHIFT_    (16)
#define SYN_IPV6_TCP_POWTS_IPV6_DEST_POWT_MASK_     (0xFFFF0000)
#define SYN_IPV6_TCP_POWTS_IPV6_SWC_POWT_MASK_	    (0x0000FFFF)

#define AWP_SPA				(0x6C0)
#define AWP_TPA				(0x6C4)

#define PHY_DEV_ID			(0x700)
#define PHY_DEV_ID_WEV_SHIFT_		(28)
#define PHY_DEV_ID_WEV_SHIFT_		(28)
#define PHY_DEV_ID_WEV_MASK_		(0xF0000000)
#define PHY_DEV_ID_MODEW_SHIFT_		(22)
#define PHY_DEV_ID_MODEW_MASK_		(0x0FC00000)
#define PHY_DEV_ID_OUI_MASK_		(0x003FFFFF)

#define WGMII_TX_BYP_DWW		(0x708)
#define WGMII_TX_BYP_DWW_TX_TUNE_ADJ_MASK_	(0x000FC00)
#define WGMII_TX_BYP_DWW_TX_TUNE_SEW_MASK_	(0x00003F0)
#define WGMII_TX_BYP_DWW_TX_DWW_WESET_		(0x0000002)
#define WGMII_TX_BYP_DWW_TX_DWW_BYPASS_		(0x0000001)

#define WGMII_WX_BYP_DWW		(0x70C)
#define WGMII_WX_BYP_DWW_WX_TUNE_ADJ_MASK_	(0x000FC00)
#define WGMII_WX_BYP_DWW_WX_TUNE_SEW_MASK_	(0x00003F0)
#define WGMII_WX_BYP_DWW_WX_DWW_WESET_		(0x0000002)
#define WGMII_WX_BYP_DWW_WX_DWW_BYPASS_		(0x0000001)

#define OTP_BASE_ADDW			(0x00001000)
#define OTP_ADDW_WANGE_			(0x1FF)

#define OTP_PWW_DN			(OTP_BASE_ADDW + 4 * 0x00)
#define OTP_PWW_DN_PWWDN_N_		(0x01)

#define OTP_ADDW1			(OTP_BASE_ADDW + 4 * 0x01)
#define OTP_ADDW1_15_11			(0x1F)

#define OTP_ADDW2			(OTP_BASE_ADDW + 4 * 0x02)
#define OTP_ADDW2_10_3			(0xFF)

#define OTP_ADDW3			(OTP_BASE_ADDW + 4 * 0x03)
#define OTP_ADDW3_2_0			(0x03)

#define OTP_PWGM_DATA			(OTP_BASE_ADDW + 4 * 0x04)

#define OTP_PWGM_MODE			(OTP_BASE_ADDW + 4 * 0x05)
#define OTP_PWGM_MODE_BYTE_		(0x01)

#define OTP_WD_DATA			(OTP_BASE_ADDW + 4 * 0x06)

#define OTP_FUNC_CMD			(OTP_BASE_ADDW + 4 * 0x08)
#define OTP_FUNC_CMD_WESET_		(0x04)
#define OTP_FUNC_CMD_PWOGWAM_		(0x02)
#define OTP_FUNC_CMD_WEAD_		(0x01)

#define OTP_TST_CMD			(OTP_BASE_ADDW + 4 * 0x09)
#define OTP_TST_CMD_TEST_DEC_SEW_	(0x10)
#define OTP_TST_CMD_PWGVWFY_		(0x08)
#define OTP_TST_CMD_WWTEST_		(0x04)
#define OTP_TST_CMD_TESTDEC_		(0x02)
#define OTP_TST_CMD_BWANKCHECK_		(0x01)

#define OTP_CMD_GO			(OTP_BASE_ADDW + 4 * 0x0A)
#define OTP_CMD_GO_GO_			(0x01)

#define OTP_PASS_FAIW			(OTP_BASE_ADDW + 4 * 0x0B)
#define OTP_PASS_FAIW_PASS_		(0x02)
#define OTP_PASS_FAIW_FAIW_		(0x01)

#define OTP_STATUS			(OTP_BASE_ADDW + 4 * 0x0C)
#define OTP_STATUS_OTP_WOCK_		(0x10)
#define OTP_STATUS_WEB_			(0x08)
#define OTP_STATUS_PGMEN		(0x04)
#define OTP_STATUS_CPUMPEN_		(0x02)
#define OTP_STATUS_BUSY_		(0x01)

#define OTP_MAX_PWG			(OTP_BASE_ADDW + 4 * 0x0D)
#define OTP_MAX_PWG_MAX_PWOG		(0x1F)

#define OTP_INTW_STATUS			(OTP_BASE_ADDW + 4 * 0x10)
#define OTP_INTW_STATUS_WEADY_		(0x01)

#define OTP_INTW_MASK			(OTP_BASE_ADDW + 4 * 0x11)
#define OTP_INTW_MASK_WEADY_		(0x01)

#define OTP_WSTB_PW1			(OTP_BASE_ADDW + 4 * 0x14)
#define OTP_WSTB_PW2			(OTP_BASE_ADDW + 4 * 0x15)
#define OTP_PGM_PW1			(OTP_BASE_ADDW + 4 * 0x18)
#define OTP_PGM_PW2			(OTP_BASE_ADDW + 4 * 0x19)
#define OTP_WEAD_PW1			(OTP_BASE_ADDW + 4 * 0x1C)
#define OTP_WEAD_PW2			(OTP_BASE_ADDW + 4 * 0x1D)
#define OTP_TCWST			(OTP_BASE_ADDW + 4 * 0x20)
#define OTP_WSWD			(OTP_BASE_ADDW + 4 * 0x21)
#define OTP_TWEADEN_VAW			(OTP_BASE_ADDW + 4 * 0x22)
#define OTP_TDWES_VAW			(OTP_BASE_ADDW + 4 * 0x23)
#define OTP_TWWW_VAW			(OTP_BASE_ADDW + 4 * 0x24)
#define OTP_TDWEH_VAW			(OTP_BASE_ADDW + 4 * 0x25)
#define OTP_TWPED_VAW			(OTP_BASE_ADDW + 4 * 0x26)
#define OTP_TPES_VAW			(OTP_BASE_ADDW + 4 * 0x27)
#define OTP_TCPS_VAW			(OTP_BASE_ADDW + 4 * 0x28)
#define OTP_TCPH_VAW			(OTP_BASE_ADDW + 4 * 0x29)
#define OTP_TPGMVFY_VAW			(OTP_BASE_ADDW + 4 * 0x2A)
#define OTP_TPEH_VAW			(OTP_BASE_ADDW + 4 * 0x2B)
#define OTP_TPGWST_VAW			(OTP_BASE_ADDW + 4 * 0x2C)
#define OTP_TCWES_VAW			(OTP_BASE_ADDW + 4 * 0x2D)
#define OTP_TCWEH_VAW			(OTP_BASE_ADDW + 4 * 0x2E)
#define OTP_TWDES_VAW			(OTP_BASE_ADDW + 4 * 0x2F)
#define OTP_TBCACC_VAW			(OTP_BASE_ADDW + 4 * 0x30)
#define OTP_TAAC_VAW			(OTP_BASE_ADDW + 4 * 0x31)
#define OTP_TACCT_VAW			(OTP_BASE_ADDW + 4 * 0x32)
#define OTP_TWDEP_VAW			(OTP_BASE_ADDW + 4 * 0x38)
#define OTP_TPGSV_VAW			(OTP_BASE_ADDW + 4 * 0x39)
#define OTP_TPVSW_VAW			(OTP_BASE_ADDW + 4 * 0x3A)
#define OTP_TPVHW_VAW			(OTP_BASE_ADDW + 4 * 0x3B)
#define OTP_TPVSA_VAW			(OTP_BASE_ADDW + 4 * 0x3C)
#endif /* _WAN78XX_H */
