# vlib /home/speedy/repos/courses/hw_crypto/hw2/verilog/testbenches/work
# ** Warning: (vlib-34) Library already exists at "/home/speedy/repos/courses/hw_crypto/hw2/verilog/testbenches/work".
#  vmap work /home/speedy/repos/courses/hw_crypto/hw2/verilog/testbenches/work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work /home/speedy/repos/courses/hw_crypto/hw2/verilog/testbenches/work 
# Modifying modelsim.ini
#  vsim work.TB_GFMult
# vsim work.TB_GFMult 
# Start time: 22:25:24 on Feb 19,2024
# Loading work.TB_GFMult
# Loading work.GFMult
#  add wave -r /*
#  run -all
# Time	A	B	Z
# 0	000	000	xxx
# 0	000	000	000
# 25	001	000	000
# 75	010	000	000
# 125	011	000	000
# 175	100	000	000
# 225	101	000	000
# 275	110	000	000
# 325	111	000	000
# 375	000	001	000
# 425	001	001	000
# 450	001	001	001
# 475	010	001	001
# 500	010	001	010
# 525	011	001	010
# 550	011	001	011
# 575	100	001	011
# 600	100	001	100
# 625	101	001	100
# 650	101	001	101
# 675	110	001	101
# 700	110	001	110
# 725	111	001	110
# 750	111	001	111
# 775	000	010	111
# 800	000	010	000
# 825	001	010	000
# 850	001	010	010
# 875	010	010	010
# 900	010	010	100
# 925	011	010	100
# 950	011	010	110
# 975	100	010	110
# 1000	100	010	101
# 1025	101	010	101
# 1050	101	010	111
# 1075	110	010	111
# 1100	110	010	001
# 1125	111	010	001
# 1150	111	010	011
# 1175	000	011	011
# 1200	000	011	000
# 1225	001	011	000
# 1250	001	011	011
# 1275	010	011	011
# 1300	010	011	110
# 1325	011	011	110
# 1350	011	011	101
# 1375	100	011	101
# 1400	100	011	001
# 1425	101	011	001
# 1450	101	011	010
# 1475	110	011	010
# 1500	110	011	111
# 1525	111	011	111
# 1550	111	011	100
# 1575	000	100	100
# 1600	000	100	000
# 1625	001	100	000
# 1650	001	100	100
# 1675	010	100	100
# 1700	010	100	101
# 1725	011	100	101
# 1750	011	100	001
# 1775	100	100	001
# 1800	100	100	111
# 1825	101	100	111
# 1850	101	100	011
# 1875	110	100	011
# 1900	110	100	010
# 1925	111	100	010
# 1950	111	100	110
# 1975	000	101	110
# 2000	000	101	000
# 2025	001	101	000
# 2050	001	101	101
# 2075	010	101	101
# 2100	010	101	111
# 2125	011	101	111
# 2150	011	101	010
# 2175	100	101	010
# 2200	100	101	011
# 2225	101	101	011
# 2250	101	101	110
# 2275	110	101	110
# 2300	110	101	100
# 2325	111	101	100
# 2350	111	101	001
# 2375	000	110	001
# 2400	000	110	000
# 2425	001	110	000
# 2450	001	110	110
# 2475	010	110	110
# 2500	010	110	001
# 2525	011	110	001
# 2550	011	110	111
# 2575	100	110	111
# 2600	100	110	010
# 2625	101	110	010
# 2650	101	110	100
# 2675	110	110	100
# 2700	110	110	011
# 2725	111	110	011
# 2750	111	110	101
# 2775	000	111	101
# 2800	000	111	000
# 2825	001	111	000
# 2850	001	111	111
# 2875	010	111	111
# 2900	010	111	011
# 2925	011	111	011
# 2950	011	111	100
# 2975	100	111	100
# 3000	100	111	110
# 3025	101	111	110
# 3050	101	111	001
# 3075	110	111	001
# 3100	110	111	101
# 3125	111	111	101
# 3150	111	111	010
# ** Note: $finish    : /home/speedy/repos/courses/hw_crypto/hw2/verilog/testbenches/TB_GFMult.v(53)
#    Time: 3160 ns  Iteration: 0  Instance: /TB_GFMult
# End time: 22:25:24 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
