INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.sim/sim_1/impl/func/xsim/bnn_top_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_inference
INFO: [VRFC 10-311] analyzing module bnn_top
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_0
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_1
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_10
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_11
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_12
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_13
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_14
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_15
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_16
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_17
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_18
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_19
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_2
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_20
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_21
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_22
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_23
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_24
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_25
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_26
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_27
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_28
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_29
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_3
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_30
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_4
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_5
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_6
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_7
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_8
INFO: [VRFC 10-311] analyzing module dense_kernel_rom_dualport_9
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnn_top_tb
