 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 17:39:03 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_5[0] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.37       0.37
  fme_con/state_reg_2_/CP (EDFCNQD1BWP)                   0.16      0.00 #     0.37 r
  fme_con/state_reg_2_/Q (EDFCNQD1BWP)                    0.02      0.10       0.47 f
  fme_con/state[2] (net)                        5                   0.00       0.47 f
  fme_con/U3/ZN (INVD0BWP)                                0.02      0.02 *     0.49 r
  fme_con/n16 (net)                             2                   0.00       0.49 r
  fme_con/U4/ZN (NR2XD0BWP)                               0.04      0.03 *     0.52 f
  fme_con/n14 (net)                             6                   0.00       0.52 f
  fme_con/U5/ZN (INVD0BWP)                                0.05      0.04 *     0.56 r
  fme_con/n24 (net)                             5                   0.00       0.56 r
  fme_con/U11/ZN (ND2D0BWP)                               0.20      0.13 *     0.70 f
  fme_con/direction_buffer_int (net)            2                   0.00       0.70 f
  fme_con/U12/ZN (INVD0BWP)                               0.07      0.06 *     0.76 r
  fme_con/n36 (net)                             3                   0.00       0.76 r
  fme_con/U25/ZN (ND2D0BWP)                               0.05      0.04 *     0.80 f
  fme_con/direction_buffer_b (net)              2                   0.00       0.80 f
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)             0.00       0.80 f
  direction_buffer_b (net)                                          0.00       0.80 f
  U2/Z (CKBD4BWP)                                         0.20      0.13 *     0.93 f
  n6 (net)                                     98                   0.00       0.93 f
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)             0.00       0.93 f
  fme_op/direction_buffer_a (net)                                   0.00       0.93 f
  fme_op/buffer_a_inferior/direction (buffer_ah_DATA_WIDTH8_4)      0.00       0.93 f
  fme_op/buffer_a_inferior/direction (net)                          0.00       0.93 f
  fme_op/buffer_a_inferior/U15/Z (BUFFD1BWP)              0.09      0.11 *     1.05 f
  fme_op/buffer_a_inferior/n51 (net)           23                   0.00       1.05 f
  fme_op/buffer_a_inferior/U16/ZN (INVD0BWP)              0.20      0.14 *     1.19 r
  fme_op/buffer_a_inferior/n52 (net)           18                   0.00       1.19 r
  fme_op/buffer_a_inferior/U31/Z (OA22D0BWP)              0.09      0.09 *     1.28 r
  fme_op/buffer_a_inferior/out_5[8] (net)       9                   0.00       1.28 r
  fme_op/buffer_a_inferior/out_5[8] (buffer_ah_DATA_WIDTH8_4)       0.00       1.28 r
  fme_op/out_a_inf_5[8] (net)                                       0.00       1.28 r
  fme_op/U365/ZN (IAO21D1BWP)                             0.21      0.14 *     1.43 r
  fme_op/out_5[0] (net)                         1                   0.00       1.43 r
  fme_op/out_5[0] (fme_operativo_DATA_WIDTH8)                       0.00       1.43 r
  out_5[0] (net)                                                    0.00       1.43 r
  out_5[0] (out)                                          0.21      0.00 *     1.43 r
  data arrival time                                                            1.43

  clock CLOCK (rise edge)                                           5.30       5.30
  clock network delay (ideal)                                       0.37       5.67
  clock uncertainty                                                -0.53       5.14
  output external delay                                            -3.18       1.96
  data required time                                                           1.96
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.96
  data arrival time                                                           -1.43
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.53


1
