

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">adc_lm3s.c</div>  </div>
</div>
<div class="contents">
<a href="adc__lm3s_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="adc__lm3s_8h.html" title="ADC hardware-specific definition.">adc_lm3s.h</a>&quot;</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2irq_8h.html" title="CPU-specific IRQ definitions.">cpu/irq.h</a>&gt;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="cfg__adc_8h.html" title="Configuration file for the ADC module.">cfg/cfg_adc.h</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="cfg__proc_8h.html" title="Kernel configuration parameters.">cfg/cfg_proc.h</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="cfg__signal_8h.html" title="Kernel signals configuration parameters.">cfg/cfg_signal.h</a>&quot;</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="comment">// Define log settings for cfg/log.h.</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define LOG_LEVEL         ADC_LOG_LEVEL</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define LOG_FORMAT        ADC_LOG_FORMAT</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#include &lt;<a class="code" href="log_8h.html">cfg/log.h</a>&gt;</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="preprocessor">#include &lt;<a class="code" href="adc_8h.html">drv/adc.h</a>&gt;</span>
<a name="l00065"></a>00065 <span class="preprocessor">#include &lt;<a class="code" href="timer_8h.html">drv/timer.h</a>&gt;</span>
<a name="l00066"></a>00066 <span class="preprocessor">#include &lt;<a class="code" href="clock__lm3s_8h.html" title="Low-level clocking driver for LM3S1968.">drv/clock_lm3s.h</a>&gt;</span>
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="preprocessor">#include &lt;<a class="code" href="lm3s_8h.html">io/lm3s.h</a>&gt;</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/* Select witch ADC use */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#if CPU_CM3_LM3S1968 || CPU_CM3_LM3S8962</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">    #define ADC_BASE            ADC0_BASE</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">    #define SYSCTL_RCGC_R       SYSCTL_RCGC0_R</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">    #define SYSCTL_RCGC_ADC     SYSCTL_RCGC0_ADC0</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">    #error Unknow ADC register for select cpu core</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="preprocessor">#if CONFIG_KERN</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #include &lt;<a class="code" href="module_8h.html" title="Debug macros for inter-module dependency checking.">cfg/module.h</a>&gt;</span>
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="preprocessor">    #include &lt;<a class="code" href="proc_8h.html">kern/proc.h</a>&gt;</span>
<a name="l00084"></a>00084 <span class="preprocessor">    #include &lt;<a class="code" href="signal_8h.html">kern/signal.h</a>&gt;</span>
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="preprocessor">    #include &lt;<a class="code" href="irq__cm3_8h.html" title="IRQ management for the Cortex-M3 processor.">drv/irq_cm3.h</a>&gt;</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="preprocessor">    #if !CONFIG_KERN_SIGNALS</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">        #error Signals must be active to use ADC with kernel</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093     <span class="comment">/* Signal adc convertion end */</span>
<a name="l00094"></a>00094 <span class="preprocessor">    #define SIG_ADC_COMPLETE SIG_USER0</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096     <span class="comment">/* ADC waiting process */</span>
<a name="l00097"></a>00097     <span class="keyword">static</span> <span class="keyword">struct </span>Process *adc_process;
<a name="l00098"></a>00098 
<a name="l00103"></a>00103     <span class="keyword">static</span> DECLARE_ISR(adc_conversion_end_irq)
<a name="l00104"></a>00104     {
<a name="l00105"></a>00105         <a class="code" href="group__kern__signal.html#ga5348234f4750db67796ad17d82bb30fc" title="Send the signals sigs to the process proc.">sig_post</a>(adc_process, SIG_ADC_COMPLETE);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         <span class="comment">/* Clear the status bit */</span>
<a name="l00108"></a>00108         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c" title="ADC Interrupt Status and Clear.">ADC_O_ISC</a>) |= <a class="code" href="lm3s__adc_8h.html#adede8f3f323916bd34c086011f49ade6" title="SS3 Interrupt Status and Clear.">ADC_ISC_IN3</a>;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     }
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <span class="keyword">static</span> <span class="keywordtype">void</span> adc_enable_irq(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113     {
<a name="l00114"></a>00114         <span class="comment">/* Clear all pending irq */</span>
<a name="l00115"></a>00115         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c" title="ADC Interrupt Status and Clear.">ADC_O_ISC</a>) = 0;
<a name="l00116"></a>00116         <span class="comment">/* Register the IRQ handler */</span>
<a name="l00117"></a>00117         <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(<a class="code" href="lm3s__ints_8h.html#a26a20abd20d2f3f02ae1ca4c66c2be28" title="ADC Sequence 3.">INT_ADC3</a>, adc_conversion_end_irq);
<a name="l00118"></a>00118         <span class="comment">/* Enable IRQ */</span>
<a name="l00119"></a>00119         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802" title="ADC Sample Sequence Control 3.">ADC_O_SSCTL3</a>) |= <a class="code" href="lm3s__adc_8h.html#a35c3734d85b6770bed8440cedd12d483" title="1st Sample Interrupt Enable">ADC_SSCTL3_IE0</a>;
<a name="l00120"></a>00120         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d" title="ADC Interrupt Mask.">ADC_O_IM</a>) |= <a class="code" href="lm3s__adc_8h.html#a05240dedc282984b4ab3628c772529ee" title="SS3 Interrupt Mask.">ADC_IM_MASK3</a>;
<a name="l00121"></a>00121     }
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_KERN */</span>
<a name="l00124"></a>00124 
<a name="l00132"></a><a class="code" href="adc__lm3s_8c.html#a2654afcc53d07a0fe8677c5c64c94d60">00132</a> <span class="keywordtype">void</span> <a class="code" href="adc__at91_8c.html#a2654afcc53d07a0fe8677c5c64c94d60" title="Select mux channel ch.">adc_hw_select_ch</a>(uint8_t ch)
<a name="l00133"></a>00133 {
<a name="l00134"></a>00134     <span class="comment">/* Select channel that we want read */</span>
<a name="l00135"></a>00135     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#aecb757928adb225d92b415c9c74c2f3e" title="ADC Sample Sequence Input.">ADC_O_SSMUX3</a>) = ch;
<a name="l00136"></a>00136     <span class="comment">/* Make single acquisition */</span>
<a name="l00137"></a>00137     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802" title="ADC Sample Sequence Control 3.">ADC_O_SSCTL3</a>) |= <a class="code" href="lm3s__adc_8h.html#a94b87a4b6859a3530b70f2951b834cee" title="1st Sample is End of Sequence">ADC_SSCTL3_END0</a>;
<a name="l00138"></a>00138     <span class="comment">/* Enable sequence S03 (single sample on select channel) */</span>
<a name="l00139"></a>00139     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb" title="ADC Active Sample Sequencer.">ADC_O_ACTSS</a>) |= <a class="code" href="lm3s__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653" title="ADC SS3 Enable.">ADC_ACTSS_ASEN3</a>;
<a name="l00140"></a>00140 }
<a name="l00141"></a>00141 
<a name="l00147"></a><a class="code" href="adc__lm3s_8c.html#af53cb85a56dda4aa7f95fc90e4d82069">00147</a> uint16_t <a class="code" href="adc__at91_8c.html#af53cb85a56dda4aa7f95fc90e4d82069" title="Start an ADC convertion.">adc_hw_read</a>(<span class="keywordtype">void</span>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149 <span class="preprocessor">    #if CONFIG_KERN</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>        <span class="comment">/* Ensure ADC is not already in use by another process */</span>
<a name="l00151"></a>00151         <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(adc_process == NULL);
<a name="l00152"></a>00152         adc_process = <a class="code" href="group__kern__proc.html#gaaf85f02d7fa77e547dd2a770f2707b5f" title="Return the context structure of the currently running process.">proc_current</a>();
<a name="l00153"></a>00153 <span class="preprocessor">    #endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155     <span class="comment">/* Start convertion */</span>
<a name="l00156"></a>00156     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e" title="The following are defines for the base address of the memories and peripherals.">ADC0_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0" title="ADC Processor Sample Sequence.">ADC_O_PSSI</a>) |= <a class="code" href="lm3s__adc_8h.html#a07e457a22b37161161065d1ea9b9c725" title="SS3 Initiate.">ADC_PSSI_SS3</a>;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="preprocessor">    #if CONFIG_KERN</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>        <span class="comment">/* Ensure IRQs enabled. */</span>
<a name="l00160"></a>00160         IRQ_ASSERT_ENABLED();
<a name="l00161"></a>00161         <a class="code" href="group__kern__signal.html#ga83accf7cc9eb33c748b2670b8f272060" title="Sleep until any of the signals in sigs occurs.">sig_wait</a>(SIG_ADC_COMPLETE);
<a name="l00162"></a>00162 
<a name="l00163"></a>00163         <span class="comment">/* Prevent race condition in case of preemptive kernel */</span>
<a name="l00164"></a>00164         uint16_t ret = (uint16_t)<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d" title="ADC Sample Sequence Result FIFO.">ADC_O_SSFIFO3</a>);
<a name="l00165"></a>00165         <a class="code" href="compiler_8h.html#a80492499834e30e0109e1e4a69efee29" title="Force compiler to reload context variable.">MEMORY_BARRIER</a>;
<a name="l00166"></a>00166         adc_process = NULL;
<a name="l00167"></a>00167         <span class="keywordflow">return</span> ret;
<a name="l00168"></a>00168 <span class="preprocessor">    #else</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>        <span class="comment">/* Wait in polling until conversion is done */</span>
<a name="l00170"></a>00170         <span class="keywordflow">while</span> (!(<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#aaa68909303c48e012c81c02737170498" title="ADC Sample Sequence FIFO 3.">ADC_O_SSFSTAT3</a>) &amp; <a class="code" href="lm3s__adc_8h.html#ab184502d38d4ee3f9251826efadf9747" title="The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.">ADC_SSFSTAT3_FULL</a>));
<a name="l00171"></a>00171 
<a name="l00172"></a>00172         <span class="comment">/* Return the last converted data */</span>
<a name="l00173"></a>00173         <span class="keywordflow">return</span> (uint16_t)<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d" title="ADC Sample Sequence Result FIFO.">ADC_O_SSFIFO3</a>);
<a name="l00174"></a>00174 <span class="preprocessor">    #endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>}
<a name="l00176"></a>00176 
<a name="l00180"></a><a class="code" href="adc__lm3s_8c.html#af9c4563e46566bd0b8352ff64f792318">00180</a> <span class="keywordtype">void</span> <a class="code" href="adc__at91_8c.html#af9c4563e46566bd0b8352ff64f792318" title="Init ADC hardware.">adc_hw_init</a>(<span class="keywordtype">void</span>)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     <span class="comment">/* Enable ADC0 clock */</span>
<a name="l00183"></a>00183     SYSCTL_RCGC_R |= SYSCTL_RCGC_ADC;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     <span class="comment">/*</span>
<a name="l00186"></a>00186 <span class="comment">     * We wait some time because the clock is istable</span>
<a name="l00187"></a>00187 <span class="comment">     * and that could cause system hardfault</span>
<a name="l00188"></a>00188 <span class="comment">     */</span>
<a name="l00189"></a>00189     lm3s_busyWait(10);
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="comment">/* Disable all sequence */</span>
<a name="l00192"></a>00192     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb" title="ADC Active Sample Sequencer.">ADC_O_ACTSS</a>) = 0;
<a name="l00193"></a>00193     <span class="comment">/* Set trigger event to programmed (for all sequence) */</span>
<a name="l00194"></a>00194     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6" title="ADC registers base.">ADC_BASE</a> + <a class="code" href="lm3s__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5" title="ADC Event Multiplexer Select.">ADC_O_EMUX</a>) = 0;
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 <span class="preprocessor">    #if CONFIG_KERN</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>        adc_enable_irq();
<a name="l00198"></a>00198 <span class="preprocessor">    #endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>}
</pre></div></div>
</div>


