{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697347711910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347711910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:58:31 2023 " "Processing started: Sun Oct 15 08:58:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347711910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347711910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FB_SDF -c FB_SDF " "Command: quartus_map --read_settings_files=on --write_settings_files=off FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347711910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697347712087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697347712087 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SDF_HLS_componentqsys.qsys " "Elaborating Platform Designer system entity \"SDF_HLS_componentqsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347716313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:37 Progress: Loading QuartusMT/SDF_HLS_componentqsys.qsys " "2023.10.15.08:58:37 Progress: Loading QuartusMT/SDF_HLS_componentqsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347717969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Reading input file " "2023.10.15.08:58:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.10.15.08:58:38 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Parameterizing module clk_0 " "2023.10.15.08:58:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Adding component_0 \[SDF_HLS_component 1.0\] " "2023.10.15.08:58:38 Progress: Adding component_0 \[SDF_HLS_component 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Reading input file " "2023.10.15.08:58:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Adding SDF_HLS_component_internal_inst \[SDF_HLS_component_internal 1.0\] " "2023.10.15.08:58:38 Progress: Adding SDF_HLS_component_internal_inst \[SDF_HLS_component_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Parameterizing module SDF_HLS_component_internal_inst " "2023.10.15.08:58:38 Progress: Parameterizing module SDF_HLS_component_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Building connections " "2023.10.15.08:58:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Parameterizing connections " "2023.10.15.08:58:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Validating " "2023.10.15.08:58:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Done reading input file " "2023.10.15.08:58:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Parameterizing module component_0 " "2023.10.15.08:58:38 Progress: Parameterizing module component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Building connections " "2023.10.15.08:58:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Parameterizing connections " "2023.10.15.08:58:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Validating " "2023.10.15.08:58:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:58:38 Progress: Done reading input file " "2023.10.15.08:58:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718609 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SDF_HLS_componentqsys.component_0.s0: component_0.s0 must be connected to an Avalon-ST source " "SDF_HLS_componentqsys.component_0.s0: component_0.s0 must be connected to an Avalon-ST source" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718655 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SDF_HLS_componentqsys.component_0.s4: component_0.s4 must be connected to an Avalon-ST sink " "SDF_HLS_componentqsys.component_0.s4: component_0.s4 must be connected to an Avalon-ST sink" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347718655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_componentqsys: Generating SDF_HLS_componentqsys \"SDF_HLS_componentqsys\" for QUARTUS_SYNTH " "SDF_HLS_componentqsys: Generating SDF_HLS_componentqsys \"SDF_HLS_componentqsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Component_0: \"SDF_HLS_componentqsys\" instantiated SDF_HLS_component \"component_0\" " "Component_0: \"SDF_HLS_componentqsys\" instantiated SDF_HLS_component \"component_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SDF_HLS_componentqsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SDF_HLS_componentqsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_component_internal_inst: \"component_0\" instantiated SDF_HLS_component_internal \"SDF_HLS_component_internal_inst\" " "SDF_HLS_component_internal_inst: \"component_0\" instantiated SDF_HLS_component_internal \"SDF_HLS_component_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_componentqsys: Done \"SDF_HLS_componentqsys\" with 4 modules, 214 files " "SDF_HLS_componentqsys: Done \"SDF_HLS_componentqsys\" with 4 modules, 214 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719194 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SDF_HLS_componentqsys.qsys " "Finished elaborating Platform Designer system entity \"SDF_HLS_componentqsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347719896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FB_SDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FB_SDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FB_SDF " "Found entity 1: FB_SDF" {  } { { "FB_SDF.bdf" "" { Schematic "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/FB_SDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_componentqsys " "Found entity 1: SDF_HLS_componentqsys" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_branch " "Found entity 1: SDF_HLS_component_B0_runOnce_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_merge " "Found entity 1: SDF_HLS_component_B0_runOnce_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_merge_reg " "Found entity 1: SDF_HLS_component_B0_runOnce_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_branch " "Found entity 1: SDF_HLS_component_B1_start_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_merge " "Found entity 1: SDF_HLS_component_B1_start_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_merge_reg " "Found entity 1: SDF_HLS_component_B1_start_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iord_s1 " "Found entity 1: SDF_HLS_component_arbiter_iord_s1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iord_s2 " "Found entity 1: SDF_HLS_component_arbiter_iord_s2" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s1 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s2 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s2" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s4 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s4" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B0_runOnce " "Found entity 1: SDF_HLS_component_bb_B0_runOnce" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B0_runOnce_stall_region " "Found entity 1: SDF_HLS_component_bb_B0_runOnce_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start " "Found entity 1: SDF_HLS_component_bb_B1_start" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start_sr_1 " "Found entity 1: SDF_HLS_component_bb_B1_start_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start_stall_region " "Found entity 1: SDF_HLS_component_bb_B1_start_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_1_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_2_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_function " "Found entity 1: SDF_HLS_component_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_function_wrapper " "Found entity 1: SDF_HLS_component_function_wrapper" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20 " "Found entity 1: SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347719999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347719999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26 " "Found entity 1: SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_branch " "Found entity 1: SDF_HLS_component_ihc_1_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_merge " "Found entity 1: SDF_HLS_component_ihc_1_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_1_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_branch " "Found entity 1: SDF_HLS_component_ihc_1_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_merge " "Found entity 1: SDF_HLS_component_ihc_1_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_1_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_function " "Found entity 1: SDF_HLS_component_ihc_1_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_branch " "Found entity 1: SDF_HLS_component_ihc_2_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_merge " "Found entity 1: SDF_HLS_component_ihc_2_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_2_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_branch " "Found entity 1: SDF_HLS_component_ihc_2_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_merge " "Found entity 1: SDF_HLS_component_ihc_2_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_2_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_function " "Found entity 1: SDF_HLS_component_ihc_2_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_branch " "Found entity 1: SDF_HLS_component_ihc_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_merge " "Found entity 1: SDF_HLS_component_ihc_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_branch " "Found entity 1: SDF_HLS_component_ihc_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_merge " "Found entity 1: SDF_HLS_component_ihc_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_function " "Found entity 1: SDF_HLS_component_ihc_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_internal " "Found entity 1: SDF_HLS_component_internal" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iord_bl_s0_fifo_inst " "Found entity 1: SDF_HLS_component_iord_bl_s0_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_bl_s3_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_bl_s3_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s1_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s1_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s2_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s2_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s4_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s4_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_reg_rsrvd_fix " "Found entity 1: SDF_HLS_component_reg_rsrvd_fix" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_componentqsys_component_0 " "Found entity 1: SDF_HLS_componentqsys_component_0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720062 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720063 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (SDF_HLS_componentqsys) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (SDF_HLS_componentqsys)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720068 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720075 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720075 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697347720082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697347720083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_stream_fifo " "Found entity 1: acl_stream_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720094 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720094 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720094 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720094 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1697347720095 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1697347720095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (SDF_HLS_componentqsys) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (SDF_HLS_componentqsys)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FB_SDF " "Elaborating entity \"FB_SDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697347720230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_componentqsys SDF_HLS_componentqsys:inst " "Elaborating entity \"SDF_HLS_componentqsys\" for hierarchy \"SDF_HLS_componentqsys:inst\"" {  } { { "FB_SDF.bdf" "inst" { Schematic "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/FB_SDF.bdf" { { 248 656 880 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_componentqsys_component_0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0 " "Elaborating entity \"SDF_HLS_componentqsys_component_0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\"" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "component_0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_internal SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst " "Elaborating entity \"SDF_HLS_component_internal\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" "sdf_hls_component_internal_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_function_wrapper SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal " "Elaborating entity \"SDF_HLS_component_function_wrapper\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" "SDF_HLS_component_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s4_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s4_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s4_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" "theiowr_s4_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720255 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347720256 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720262 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register_no_reset SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo " "Elaborating entity \"acl_shift_register_no_reset\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.delay_write_interface_of_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720272 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720276 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347720322 ""}  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697347720322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347720345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347720345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720380 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720385 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s1_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s1_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s1_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_bl_s3_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_bl_s3_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_bl_s3_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" "theiowr_bl_s3_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347720440 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register_no_reset SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo " "Elaborating entity \"acl_shift_register_no_reset\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.delay_write_interface_of_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function " "Elaborating entity \"SDF_HLS_component_ihc_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s4 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s4\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thearbiter_iowr_s4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iord_s1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1 " "Elaborating entity \"SDF_HLS_component_arbiter_iord_s1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thearbiter_iord_s1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_branch:theihc_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_branch:theihc_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "theihc_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "theihc_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "thebb_ihc_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iowr_bl_s4_unnamed_ihc6_ihc12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720543 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347720544 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s1_unnamed_ihc4_ihc8" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iowr_bl_s4_unnamed_ihc5_ihc10" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s3_unnamed_ihc2_ihc3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720599 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720600 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1 " "Elaborating entity \"acl_pop\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "theihc_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720639 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720639 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "thepassthru" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "thei_llvm_fpga_pipeline_keep_going_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720679 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347720680 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347720680 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\|acl_staging_reg:asr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "asr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s1_unnamed_ihc3_ihc6" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_reg_rsrvd_fix SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_reg_rsrvd_fix\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_merge:theihc_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_merge:theihc_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "theihc_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_branch:theihc_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_branch:theihc_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "theihc_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "thebb_ihc_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "theihc_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_iord_bl_call_ihc_unnamed_ihc0_ihc2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "theihc_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347720787 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|hld_loop_profiler:theihc_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720788 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347720789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s2_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s2_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s2_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iord_bl_s0_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst " "Elaborating entity \"SDF_HLS_component_iord_bl_s0_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiord_bl_s0_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" "theiord_bl_s0_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720838 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347720840 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function " "Elaborating entity \"SDF_HLS_component_ihc_2_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_2_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720903 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720903 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720904 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347720904 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347720904 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347720904 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347720904 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s2\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thearbiter_iowr_s2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thearbiter_iowr_s1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "theihc_2_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "theihc_2_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "thebb_ihc_2_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_27_ihc_217" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_26_ihc_215" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_or_34_ihc_216" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347720998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721012 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" "hld_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721024 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721028 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 3 " "Parameter \"widthad\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347721056 ""}  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697347721056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_op32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_op32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_op32 " "Found entity 1: dpram_op32" {  } { { "db/dpram_op32.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/dpram_op32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347721078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347721078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_op32 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_op32:auto_generated " "Elaborating entity \"dpram_op32\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_op32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721108 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721114 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721121 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721129 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721129 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721147 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721147 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "theihc_2_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721187 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721187 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "redist1_sync_together13_aunroll_x_in_i_valid_6" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_23" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" "thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\|SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\|SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_or_27_ihc_219" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_or_19_ihc_220" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iord_bl_s0_or_41_ihc_28" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_23_ihc_210" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_25_ihc_213" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_unnamed_ihc_24_ihc_212" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|dspba_delay_ver:i_unnamed_ihc_29_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|dspba_delay_ver:i_unnamed_ihc_29_delay\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "i_unnamed_ihc_29_delay" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" "thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21 " "Elaborating entity \"acl_pop\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" "thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721465 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_unnamed_ihc_22_ihc_29" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "theihc_2_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "theihc_2_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "thebb_ihc_2_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_ihc_2_B0_merge_reg:theihc_2_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_ihc_2_B0_merge_reg:theihc_2_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "theihc_2_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "theihc_2_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721519 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347721520 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|hld_loop_profiler:theihc_2_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721522 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347721522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function " "Elaborating entity \"SDF_HLS_component_ihc_1_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_1_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iord_s2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2 " "Elaborating entity \"SDF_HLS_component_arbiter_iord_s2\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thearbiter_iord_s2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "theihc_1_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "theihc_1_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "thebb_ihc_1_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "theihc_1_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721576 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721576 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iowr_bl_s3_unnamed_ihc_16_ihc_112" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721622 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347721623 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_13_ihc_16" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_14_ihc_18" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_15_ihc_110" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_12_ihc_14" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "theihc_1_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "theihc_1_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "thebb_ihc_1_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_ihc_1_B0_merge_reg:theihc_1_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_ihc_1_B0_merge_reg:theihc_1_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "theihc_1_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "theihc_1_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721755 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347721756 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|hld_loop_profiler:theihc_1_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721758 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347721758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function " "Elaborating entity \"SDF_HLS_component_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theSDF_HLS_component_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start " "Elaborating entity \"SDF_HLS_component_bb_B1_start\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B1_start" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge " "Elaborating entity \"SDF_HLS_component_B1_start_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "theSDF_HLS_component_B1_start_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch " "Elaborating entity \"SDF_HLS_component_B1_start_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "theSDF_HLS_component_B1_start_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region " "Elaborating entity \"SDF_HLS_component_bb_B1_start_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "thebb_SDF_HLS_component_B1_start_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg " "Elaborating entity \"SDF_HLS_component_B1_start_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "theSDF_HLS_component_B1_start_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" "theiowr_nb" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721812 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347721812 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" "thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B0_runOnce SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce " "Elaborating entity \"SDF_HLS_component_bb_B0_runOnce\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B0_runOnce" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge " "Elaborating entity \"SDF_HLS_component_B0_runOnce_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "theSDF_HLS_component_B0_runOnce_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch " "Elaborating entity \"SDF_HLS_component_B0_runOnce_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "theSDF_HLS_component_B0_runOnce_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B0_runOnce_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region " "Elaborating entity \"SDF_HLS_component_bb_B0_runOnce_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "thebb_SDF_HLS_component_B0_runOnce_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721852 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347721853 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_B0_runOnce_merge_reg:theSDF_HLS_component_B0_runOnce_merge_reg " "Elaborating entity \"SDF_HLS_component_B0_runOnce_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_B0_runOnce_merge_reg:theSDF_HLS_component_B0_runOnce_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "theSDF_HLS_component_B0_runOnce_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_B1_start_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "theSDF_HLS_component_B1_start_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721894 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347721895 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|hld_loop_profiler:theSDF_HLS_component_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721897 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347721897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "rst_controller" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347721904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_lio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_lio " "Found entity 1: sld_ela_trigger_lio" {  } { { "db/sld_ela_trigger_lio.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/sld_ela_trigger_lio.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347723443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347723443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_FB_SDF_auto_signaltap_0_1_778a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_FB_SDF_auto_signaltap_0_1_778a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FB_SDF_auto_signaltap_0_1_778a " "Found entity 1: sld_reserved_FB_SDF_auto_signaltap_0_1_778a" {  } { { "db/sld_reserved_FB_SDF_auto_signaltap_0_1_778a.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/sld_reserved_FB_SDF_auto_signaltap_0_1_778a.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347723576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347723576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6i84 " "Found entity 1: altsyncram_6i84" {  } { { "db/altsyncram_6i84.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/altsyncram_6i84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347724919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347724919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347724998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347724998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9i " "Found entity 1: cntr_b9i" {  } { { "db/cntr_b9i.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_b9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347725273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347725273 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347725632 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697347725744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.15.08:58:47 Progress: Loading sldac424740/alt_sld_fab_wrapper_hw.tcl " "2023.10.15.08:58:47 Progress: Loading sldac424740/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347727326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347728413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347728468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347729487 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697347730125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldac424740/alt_sld_fab.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347730553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347730553 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "95 " "95 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697347732956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347733437 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347733842 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347733842 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347733842 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347733842 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1697347733842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697347733860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347734142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347734742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.map.smsg " "Generated suppressed messages file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347735090 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 165 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 165 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1697347736926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697347736999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347736999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3262 " "Implemented 3262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697347737254 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697347737254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3094 " "Implemented 3094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697347737254 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697347737254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697347737254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347737323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:58:57 2023 " "Processing ended: Sun Oct 15 08:58:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347737323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347737323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347737323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347737323 ""}
