// Seed: 590445687
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2
    , id_5,
    output supply0 id_3
);
  assign id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5
    , id_25,
    input wand id_6,
    output wand id_7,
    output wand id_8,
    input uwire id_9
    , id_26,
    output wire id_10,
    input uwire id_11,
    output tri1 id_12,
    output wand id_13,
    output wand id_14,
    input supply1 id_15,
    output uwire id_16,
    output tri id_17,
    input wand id_18,
    input wand id_19,
    input wire id_20,
    input wor id_21,
    input supply1 id_22,
    output tri0 id_23
);
  assign id_14 = 1;
  module_0(
      id_2, id_10, id_5, id_16
  );
endmodule
