// Seed: 1652557261
module module_0;
  assign id_1[1'b0] = 1;
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7
);
  id_9(
      .id_0(1),
      .id_1((1)),
      .id_2(id_3),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_7),
      .id_6(""),
      .id_7(id_0),
      .id_8(id_5),
      .id_9(1),
      .id_10(1'b0),
      .id_11((id_6)),
      .id_12(1)
  ); module_0();
  always @(*) begin
    if (1'b0) id_1 = {1, 1};
  end
endmodule
