DRM_MODE_FLAG_NHSYNC,VAR_0
DRM_MODE_FLAG_NVSYNC,VAR_1
HAS_PCH_CPT,FUNC_0
HAS_PCH_SPLIT,FUNC_1
I915_WRITE,FUNC_2
IS_GEN,FUNC_3
LVDS_A0A2_CLKA_POWER_UP,VAR_2
LVDS_A3_POWER_MASK,VAR_3
LVDS_B0B3_POWER_UP,VAR_4
LVDS_BORDER_ENABLE,VAR_5
LVDS_CLKB_POWER_UP,VAR_6
LVDS_ENABLE_DITHER,VAR_7
LVDS_HSYNC_POLARITY,VAR_8
LVDS_PIPE_SEL,FUNC_4
LVDS_PIPE_SEL_CPT,FUNC_5
LVDS_PIPE_SEL_MASK,VAR_9
LVDS_PIPE_SEL_MASK_CPT,VAR_10
LVDS_PORT_EN,VAR_11
LVDS_VSYNC_POLARITY,VAR_12
assert_fdi_rx_pll_disabled,FUNC_6
assert_pll_disabled,FUNC_7
assert_shared_dpll_disabled,FUNC_8
intel_lvds_pps_init_hw,FUNC_9
to_i915,FUNC_10
to_intel_crtc,FUNC_11
to_lvds_encoder,FUNC_12
intel_pre_enable_lvds,FUNC_13
encoder,VAR_13
pipe_config,VAR_14
conn_state,VAR_15
lvds_encoder,VAR_16
dev_priv,VAR_17
crtc,VAR_18
adjusted_mode,VAR_19
pipe,VAR_20
temp,VAR_21
