// Seed: 1251598983
module module_0 (
    output tri1 id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output wire id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wire id_12,
    output tri0 id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input tri0 id_19
);
  assign id_3 = 1;
  assign id_4 = id_12 % 1 - id_15;
  module_0(
      id_5, id_1
  );
endmodule
