
Network summary for ESRGAN_50x50
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                372.97 KiB
Total DRAM used                               5625.81 KiB

CPU operators = 0 (0.0%)
NPU operators = 1541 (100.0%)

Average SRAM bandwidth                           1.18 GB/s
Input   SRAM bandwidth                         117.91 MB/batch
Weight  SRAM bandwidth                         153.70 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                         271.66 MB/batch
Total   SRAM bandwidth            per input    271.66 MB/inference (batch size 1)

Average DRAM bandwidth                           1.28 GB/s
Input   DRAM bandwidth                          93.39 MB/batch
Weight  DRAM bandwidth                           4.15 MB/batch
Output  DRAM bandwidth                         197.48 MB/batch
Total   DRAM bandwidth                         295.05 MB/batch
Total   DRAM bandwidth            per input    295.05 MB/inference (batch size 1)

Neural network macs                       12470640000 MACs/batch
Network Tops/s                                   0.11 Tops/s

NPU cycles                                  173685395 cycles/batch
SRAM Access cycles                            9102573 cycles/batch
DRAM Access cycles                          134562952 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                230439889 cycles/batch

Batch Inference time               230.44 ms,    4.34 inferences/s (batch size 1)

