--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml nec_decoder.twx nec_decoder.ncd -o nec_decoder.twr
nec_decoder.pcf -ucf nec_decoder.ucf

Design file:              nec_decoder.ncd
Physical constraint file: nec_decoder.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
IR          |    8.954(R)|   -0.210(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
address<0>  |    8.064(R)|clk_BUFGP         |   0.000|
address<1>  |    9.063(R)|clk_BUFGP         |   0.000|
address<2>  |    8.509(R)|clk_BUFGP         |   0.000|
address<3>  |    8.638(R)|clk_BUFGP         |   0.000|
address<4>  |    8.587(R)|clk_BUFGP         |   0.000|
address<5>  |    8.429(R)|clk_BUFGP         |   0.000|
address<6>  |    8.041(R)|clk_BUFGP         |   0.000|
address<7>  |    7.907(R)|clk_BUFGP         |   0.000|
data<0>     |    8.423(R)|clk_BUFGP         |   0.000|
data<1>     |    8.584(R)|clk_BUFGP         |   0.000|
data<2>     |    7.725(R)|clk_BUFGP         |   0.000|
data<3>     |    7.871(R)|clk_BUFGP         |   0.000|
data<4>     |    7.887(R)|clk_BUFGP         |   0.000|
data<5>     |    8.116(R)|clk_BUFGP         |   0.000|
data<6>     |    8.756(R)|clk_BUFGP         |   0.000|
data<7>     |    8.482(R)|clk_BUFGP         |   0.000|
dataready   |    8.731(R)|clk_BUFGP         |   0.000|
repeat_code |    7.401(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.746|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 10 10:29:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



