/*
 *                         Table 8-35. Valid DCD Address Ranges
 *         Address range                       Start address    Last Address
 *        IRAM Free Space                      0x00907000       0x00937FF0
 *         CCM register set                    0x020C4000       0x020C7FFF
 *        ANADIG registers                     0x020C8000       0x020C8FFF
 * IOMUX Control (IOMUXC) registers            0x020E0000       0x020E3FFF
 *       MMDC register set                     0x021B0000       0x021B7FFF
 *               EIM                           0x08000000       0x0FFEFFFF
 *              DDR                            0x10000000       0xFFFFFFFF
 */

#define CPU_2_BE_32(l)			\
	((((l) << 24) & 0xFF000000) |	\
	(((l) << 8) & 0x00FF0000) |	\
	(((l) >> 8) & 0x0000FF00) |	\
	(((l) >> 24) & 0x000000FF))

#define CHECK_DCD_ADDR(a)	((((a) >= 0x00907000) && ((a) <= 0x00937FF0)) || \
				(((a) >= 0x020C4000) && ((a) < 0x020C8000)) || \
				(((a) >= 0x020C8000) && ((a) < 0x020C9000)) || \
				(((a) >= 0x020E0000) && ((a) < 0x020E4000)) || \
				(((a) >= 0x021B0000) && ((a) < 0x021B8000)) || \
				(((a) >= 0x08000000) && ((a) < 0x0FFF0000)) || \
				(((a) >= 0x10000000)))

#define __MXC_DCD_ITEM(addr, val)			\
	CPU_2_BE_32(addr), CPU_2_BE_32(val)

#define MXC_DCD_ITEM(addr, val)	(CHECK_DCD_ADDR(addr) ? __MXC_DCD_ITEM(addr, val) : bad_dcd_address)

#define MXC_DCD_CMD_WRT(type, flags, next)					\
	CPU_2_BE_32((0xcc << 24) | ((next) << 8) | ((flags) << 3) | (type))

unsigned long dcd_start[] = {
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, dcd_end)

	/* RESET_OUT GPIO_7_12 */
	MXC_DCD_ITEM(0x20e024c, 0x00000005),
#if 1
	/* STK5 LED GPIO */
	MXC_DCD_ITEM(0x020e00ec, (1 << 20)),
#endif
	MXC_DCD_ITEM(0x020c402c, 0x01e436c1), /* CSC2CDR default: 0x007236c1 */
	MXC_DCD_ITEM(0x020c80e0, 0x00002001), /* ENET PLL */
	MXC_DCD_ITEM(0x020e0004, 0x48640005), /* default: 0x48400005 ENET_CLK output */
#if 1
	/* enable all relevant clocks... */
	MXC_DCD_ITEM(0x020c4068, 0xf0c03f3f), /* default: 0xf0c03f0f APBH-DMA */
	MXC_DCD_ITEM(0x020c406c, 0xf0fc0c00), /* default: 0xf0fc0000 */
	MXC_DCD_ITEM(0x020c4070, 0xfc3ff00c), /* default: 0xfc3ff00c */
	MXC_DCD_ITEM(0x020c4074, 0x3ff00000), /* default: 0x3ff00000 */
	MXC_DCD_ITEM(0x020c4078, 0xff00ff00), /* default: 0x0000ff00 GPMI BCH */
	MXC_DCD_ITEM(0x020c407c, 0xff033f0f), /* default: 0xf0033f0f UART1 */
	MXC_DCD_ITEM(0x020c4080, 0xffff03c3), /* default: 0xffff0003 USDHC4 (for APBH-DMA!) USDHC3 (for BCH!) */

//	MXC_DCD_ITEM(0x020c4068, 0xf0c03f3f), /* default: 0xf0c03f0f */
//	MXC_DCD_ITEM(0x020c406c, 0xf0fc0000),
//	MXC_DCD_ITEM(0x020c4070, 0xfc3ff00c),
//	MXC_DCD_ITEM(0x020c4074, 0x3ff00000),
//	MXC_DCD_ITEM(0x020c4078, 0x0000ff00),
//	/* enable UART clocks */
//	MXC_DCD_ITEM(0x020c407c, 0xff033f0f), /* default: 0xf0033f0f */
//	MXC_DCD_ITEM(0x020c4080, 0xffff00c3), /* default: 0xffff0003 */
#else
	/* enable all clocks... */
	MXC_DCD_ITEM(0x020c4068, 0xffffffff),
	MXC_DCD_ITEM(0x020c406c, 0xffffffff),
	MXC_DCD_ITEM(0x020c4070, 0xffffffff),
	MXC_DCD_ITEM(0x020c4074, 0xffffffff),
	MXC_DCD_ITEM(0x020c4078, 0xffffffff),
	MXC_DCD_ITEM(0x020c407c, 0xffffffff),
	MXC_DCD_ITEM(0x020c4080, 0xffffffff),
#endif
	/* UART1 pad config */
	MXC_DCD_ITEM(0x020e02a8, 0x00000001),	/* UART1 TXD */
	MXC_DCD_ITEM(0x020e02ac, 0x00000001),	/* UART1 RXD */
	MXC_DCD_ITEM(0x020e0920, 0x00000003),	/* UART1 RXD INPUT_SEL */
	MXC_DCD_ITEM(0x020e02c0, 0x00000001),	/* UART1 CTS */
	MXC_DCD_ITEM(0x020e02c4, 0x00000001),	/* UART1 RTS */
	MXC_DCD_ITEM(0x020e091c, 0x00000003),	/* UART1 RTS INPUT_SEL */

	/* NAND */
	MXC_DCD_ITEM(0x020e02d4, 0x00000000),	/* NANDF_CLE: NANDF_CLE */
	MXC_DCD_ITEM(0x020e02d8, 0x00000000),	/* NANDF_ALE: NANDF_ALE */
	MXC_DCD_ITEM(0x020e02dc, 0x00000000),	/* NANDF_WP_B: NANDF_WPn */
	MXC_DCD_ITEM(0x020e02e0, 0x00000000),	/* NANDF_RB0: NANDF_READY0 */
	MXC_DCD_ITEM(0x020e02e4, 0x00000000),	/* NANDF_CS0: NANDF_CS0 */
	MXC_DCD_ITEM(0x020e02f4, 0x00000001),	/* SD4_CMD: NANDF_RDn */
	MXC_DCD_ITEM(0x020e02f8, 0x00000001),	/* SD4_CLK: NANDF_WRn */

	MXC_DCD_ITEM(0x020e02fc, 0x00000000),	/* NANDF_D0: NANDF_D0 */
	MXC_DCD_ITEM(0x020e0300, 0x00000000),	/* NANDF_D1: NANDF_D1 */
	MXC_DCD_ITEM(0x020e0304, 0x00000000),	/* NANDF_D2: NANDF_D2 */
	MXC_DCD_ITEM(0x020e0308, 0x00000000),	/* NANDF_D3: NANDF_D3 */
	MXC_DCD_ITEM(0x020e030c, 0x00000000),	/* NANDF_D4: NANDF_D4 */
	MXC_DCD_ITEM(0x020e0310, 0x00000000),	/* NANDF_D5: NANDF_D5 */
	MXC_DCD_ITEM(0x020e0314, 0x00000000),	/* NANDF_D6: NANDF_D6 */
	MXC_DCD_ITEM(0x020e0318, 0x00000000),	/* NANDF_D7: NANDF_D7 */

	/* ext. mem CS */
	MXC_DCD_ITEM(0x020e02ec, 0x00000000),	/* NANDF_CS2: NANDF_CS2 */

	MXC_DCD_ITEM(0x020e05a8, 0x00000030),
	MXC_DCD_ITEM(0x020e05b0, 0x00000030),
	MXC_DCD_ITEM(0x020e0524, 0x00000030),
	MXC_DCD_ITEM(0x020e051c, 0x00000030),
	MXC_DCD_ITEM(0x020e0518, 0x00000030),
	MXC_DCD_ITEM(0x020e050c, 0x00000030),
	MXC_DCD_ITEM(0x020e05b8, 0x00000030),
	MXC_DCD_ITEM(0x020e05c0, 0x00000030),
	MXC_DCD_ITEM(0x020e05ac, 0x00020030),
	MXC_DCD_ITEM(0x020e05b4, 0x00020030),
	MXC_DCD_ITEM(0x020e0528, 0x00020030),
	MXC_DCD_ITEM(0x020e0520, 0x00020030),
	MXC_DCD_ITEM(0x020e0514, 0x00020030),
	MXC_DCD_ITEM(0x020e0510, 0x00020030),
	MXC_DCD_ITEM(0x020e05bc, 0x00020030),
	MXC_DCD_ITEM(0x020e05c4, 0x00020030),
	MXC_DCD_ITEM(0x020e056c, 0x00020030),
	MXC_DCD_ITEM(0x020e0578, 0x00020030),
	MXC_DCD_ITEM(0x020e0588, 0x00020030),
	MXC_DCD_ITEM(0x020e0594, 0x00020030),
	MXC_DCD_ITEM(0x020e057c, 0x00020030),
	MXC_DCD_ITEM(0x020e0590, 0x00003000),
	MXC_DCD_ITEM(0x020e0598, 0x00003000),
	MXC_DCD_ITEM(0x020e058c, 0x00000000),
	MXC_DCD_ITEM(0x020e059c, 0x00003030),
	MXC_DCD_ITEM(0x020e05a0, 0x00003030),
	MXC_DCD_ITEM(0x020e0784, 0x00000030),
	MXC_DCD_ITEM(0x020e0788, 0x00000030),
	MXC_DCD_ITEM(0x020e0794, 0x00000030),
	MXC_DCD_ITEM(0x020e079c, 0x00000030),
	MXC_DCD_ITEM(0x020e07a0, 0x00000030),
	MXC_DCD_ITEM(0x020e07a4, 0x00000030),
	MXC_DCD_ITEM(0x020e07a8, 0x00000030),
	MXC_DCD_ITEM(0x020e0748, 0x00000030),
	MXC_DCD_ITEM(0x020e074c, 0x00000030),
	MXC_DCD_ITEM(0x020e0750, 0x00020000),
	MXC_DCD_ITEM(0x020e0758, 0x00000000),
	MXC_DCD_ITEM(0x020e0774, 0x00020000),
	MXC_DCD_ITEM(0x020e078c, 0x00000030),
	MXC_DCD_ITEM(0x020e0798, 0x000c0000),
	MXC_DCD_ITEM(0x021b081c, 0x33333333),
	MXC_DCD_ITEM(0x021b0820, 0x33333333),
	MXC_DCD_ITEM(0x021b0824, 0x33333333),
	MXC_DCD_ITEM(0x021b0828, 0x33333333),
	MXC_DCD_ITEM(0x021b481c, 0x33333333),
	MXC_DCD_ITEM(0x021b4820, 0x33333333),
	MXC_DCD_ITEM(0x021b4824, 0x33333333),
	MXC_DCD_ITEM(0x021b4828, 0x33333333),
	MXC_DCD_ITEM(0x021b0018, 0x00081740),
	MXC_DCD_ITEM(0x021b001c, 0x00008000),
	MXC_DCD_ITEM(0x021b000c, 0x555a7975),
	MXC_DCD_ITEM(0x021b0010, 0xff538e64),
	MXC_DCD_ITEM(0x021b0014, 0x01ff00db),
	MXC_DCD_ITEM(0x021b002c, 0x000026d2),
	MXC_DCD_ITEM(0x021b0030, 0x005b0e21),
	MXC_DCD_ITEM(0x021b0008, 0x09444040),
	MXC_DCD_ITEM(0x021b0004, 0x00025576),
	MXC_DCD_ITEM(0x021b0040, 0x00000027),
	MXC_DCD_ITEM(0x021b0000, 0x831a0000),
	MXC_DCD_ITEM(0x021b001c, 0x04088032),
	MXC_DCD_ITEM(0x021b001c, 0x0408803a),
	MXC_DCD_ITEM(0x021b001c, 0x00008033),
	MXC_DCD_ITEM(0x021b001c, 0x0000803b),
	MXC_DCD_ITEM(0x021b001c, 0x00428031),
	MXC_DCD_ITEM(0x021b001c, 0x00428039),
	MXC_DCD_ITEM(0x021b001c, 0x09408030),
	MXC_DCD_ITEM(0x021b001c, 0x09408038),
	MXC_DCD_ITEM(0x021b001c, 0x04008040),
	MXC_DCD_ITEM(0x021b001c, 0x04008048),
	MXC_DCD_ITEM(0x021b0800, 0xa1380003),
	MXC_DCD_ITEM(0x021b4800, 0xa1380003),
	MXC_DCD_ITEM(0x021b0020, 0x00005800),
	MXC_DCD_ITEM(0x021b0818, 0x00000007),
	MXC_DCD_ITEM(0x021b4818, 0x00000007),
	MXC_DCD_ITEM(0x021b083c, 0x434b0350),
	MXC_DCD_ITEM(0x021b0840, 0x034c0359),
	MXC_DCD_ITEM(0x021b483c, 0x434b0350),
	MXC_DCD_ITEM(0x021b4840, 0x03650348),
	MXC_DCD_ITEM(0x021b0848, 0x4436383b),
	MXC_DCD_ITEM(0x021b4848, 0x39393341),
	MXC_DCD_ITEM(0x021b0850, 0x35373933),
	MXC_DCD_ITEM(0x021b4850, 0x48254a36),
	MXC_DCD_ITEM(0x021b080c, 0x001f001f),
	MXC_DCD_ITEM(0x021b0810, 0x001f001f),
	MXC_DCD_ITEM(0x021b480c, 0x00440044),
	MXC_DCD_ITEM(0x021b4810, 0x00440044),
	MXC_DCD_ITEM(0x021b08b8, 0x00000800),
	MXC_DCD_ITEM(0x021b48b8, 0x00000800),
	MXC_DCD_ITEM(0x021b001c, 0x00000000),
	MXC_DCD_ITEM(0x021b0404, 0x00011006),
	dcd_end:
};
