

================================================================
== Synthesis Summary Report of 'insertion_sort_parallel'
================================================================
+ General Information: 
    * Date:           Wed Mar 16 18:00:23 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        ins_sort_paralle
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+--------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                |  Issue |        | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                |  Type  |  Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------+--------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ insertion_sort_parallel               |  Timing|  -38.20|       36|  1.770e+03|         -|       37|     -|        no|     -|   -|  1106 (1%)|  2879 (5%)|    -|
    | + insertion_sort_parallel_Pipeline_L1  |  Timing|  -38.20|       19|    933.907|         -|       19|     -|        no|     -|   -|  575 (~0%)|  2528 (4%)|    -|
    |  o L1                                  |       -|   10.95|       17|    835.601|         3|        1|    16|       yes|     -|   -|          -|          -|    -|
    +----------------------------------------+--------+--------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 4        |
| A_q0       | 32       |
| B_address0 | 4        |
| B_address1 | 4        |
| B_d0       | 32       |
| B_d1       | 32       |
| B_q0       | 32       |
| B_q1       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_we1        | port    |          |
| B        | B_d1         | port    |          |
| B        | B_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| + insertion_sort_parallel              | 0   |        |          |     |        |         |
|  + insertion_sort_parallel_Pipeline_L1 | 0   |        |          |     |        |         |
|    add_ln5_fu_523_p2                   | -   |        | add_ln5  | add | fabric | 0       |
+----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------------------------------+
| Type     | Options | Location                                                    |
+----------+---------+-------------------------------------------------------------+
| pipeline | II=1    | ../insertion_sort_parallel.cpp:6 in insertion_sort_parallel |
+----------+---------+-------------------------------------------------------------+


