--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y118.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.367ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.367ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.X      Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X80Y119.G1     net (fanout=2)        0.144   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X80Y119.X      Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X78Y116.G1     net (fanout=1)        0.724   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X78Y116.X      Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X84Y118.F1     net (fanout=1)        1.514   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X84Y118.CLK    Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (4.621ns logic, 2.746ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X81Y118.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.610ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.X      Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X81Y118.BY     net (fanout=2)        0.460   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X81Y118.CLK    Tdick                 0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.610ns (1.786ns logic, 0.824ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X80Y118.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.922ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.CLK    Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.558ns logic, 0.364ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X80Y118.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.384ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.CLK    Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.093ns logic, 0.291ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X81Y118.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.934ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.X      Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X81Y118.BY     net (fanout=2)        0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X81Y118.CLK    Tckdi       (-Th)    -0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.275ns logic, 0.659ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y118.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.740ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.740ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.YQ     Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y118.F4     net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y118.X      Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X80Y119.G1     net (fanout=2)        0.115   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X80Y119.X      Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X78Y116.G1     net (fanout=1)        0.579   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X78Y116.X      Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X84Y118.F1     net (fanout=1)        1.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X84Y118.CLK    Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (3.544ns logic, 2.196ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X81Y119.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.765ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.765ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y113.XQ     Tcko                  0.592   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X77Y114.G4     net (fanout=10)       1.580   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X77Y114.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X79Y114.G1     net (fanout=1)        0.511   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X79Y114.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X81Y119.CLK    net (fanout=4)        0.674   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (2.000ns logic, 2.765ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.416ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.416ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y114.XQ     Tcko                  0.592   U_icon_pro/U0/U_ICON/iCORE_ID<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X78Y114.F3     net (fanout=5)        1.608   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X78Y114.X      Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X79Y114.G4     net (fanout=10)       0.079   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X79Y114.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X81Y119.CLK    net (fanout=4)        0.674   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (2.055ns logic, 2.361ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.334ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.334ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.YQ     Tcko                  0.587   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X77Y114.G1     net (fanout=10)       1.154   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X77Y114.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X79Y114.G1     net (fanout=1)        0.511   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X79Y114.Y      Tilo                  0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X81Y119.CLK    net (fanout=4)        0.674   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.995ns logic, 2.339ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.696ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X90Y119.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y119.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X90Y119.BY     net (fanout=7)        1.662   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X90Y119.CLK    Tdick                 0.382   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.034ns logic, 1.662ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X90Y119.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y119.YQ     Tcko                  0.522   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X90Y119.BY     net (fanout=7)        1.329   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X90Y119.CLK    Tckdi       (-Th)    -0.152   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.674ns logic, 1.329ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20753 paths analyzed, 1461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.966ns.
--------------------------------------------------------------------------------

Paths for end point c1/w0_index_21 (SLICE_X26Y93.F4), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y93.F4      net (fanout=17)       1.197   c1/N12
    SLICE_X26Y93.CLK     Tfck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<21>1
                                                       c1/w0_index_21
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (5.166ns logic, 4.760ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.920ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.F2      net (fanout=8)        1.220   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.X       Tilo                  0.704   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X30Y89.F2      net (fanout=3)        0.417   c1/state_cmp_eq0002
    SLICE_X30Y89.X       Tilo                  0.759   c1/w0_index_mux0000<0>110
                                                       c1/w0_index_mux0000<0>110
    SLICE_X26Y88.F1      net (fanout=1)        0.697   c1/w0_index_mux0000<0>110
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y93.F4      net (fanout=17)       1.197   c1/N12
    SLICE_X26Y93.CLK     Tfck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<21>1
                                                       c1/w0_index_21
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (5.111ns logic, 4.809ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_14 (FF)
  Destination:          c1/w0_index_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_14 to c1/w0_index_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.XQ      Tcko                  0.592   c1/w0_index<14>
                                                       c1/w0_index_14
    SLICE_X29Y93.F1      net (fanout=3)        1.079   c1/w0_index<14>
    SLICE_X29Y93.COUT    Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y93.F4      net (fanout=17)       1.197   c1/N12
    SLICE_X26Y93.CLK     Tfck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<21>1
                                                       c1/w0_index_21
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (5.327ns logic, 4.561ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_24 (SLICE_X26Y95.F2), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y95.F2      net (fanout=17)       1.028   c1/N12
    SLICE_X26Y95.CLK     Tfck                  0.892   c1/w0_index<24>
                                                       c1/w0_index_mux0000<24>1
                                                       c1/w0_index_24
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (5.166ns logic, 4.591ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.F2      net (fanout=8)        1.220   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.X       Tilo                  0.704   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X30Y89.F2      net (fanout=3)        0.417   c1/state_cmp_eq0002
    SLICE_X30Y89.X       Tilo                  0.759   c1/w0_index_mux0000<0>110
                                                       c1/w0_index_mux0000<0>110
    SLICE_X26Y88.F1      net (fanout=1)        0.697   c1/w0_index_mux0000<0>110
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y95.F2      net (fanout=17)       1.028   c1/N12
    SLICE_X26Y95.CLK     Tfck                  0.892   c1/w0_index<24>
                                                       c1/w0_index_mux0000<24>1
                                                       c1/w0_index_24
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (5.111ns logic, 4.640ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_14 (FF)
  Destination:          c1/w0_index_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.719ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_14 to c1/w0_index_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.XQ      Tcko                  0.592   c1/w0_index<14>
                                                       c1/w0_index_14
    SLICE_X29Y93.F1      net (fanout=3)        1.079   c1/w0_index<14>
    SLICE_X29Y93.COUT    Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y95.F2      net (fanout=17)       1.028   c1/N12
    SLICE_X26Y95.CLK     Tfck                  0.892   c1/w0_index<24>
                                                       c1/w0_index_mux0000<24>1
                                                       c1/w0_index_24
    -------------------------------------------------  ---------------------------
    Total                                      9.719ns (5.327ns logic, 4.392ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_20 (SLICE_X26Y92.F2), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y92.F2      net (fanout=17)       0.952   c1/N12
    SLICE_X26Y92.CLK     Tfck                  0.892   c1/w0_index<20>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (5.166ns logic, 4.515ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_12 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.675ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_12 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.XQ      Tcko                  0.592   c1/w0_index<12>
                                                       c1/w0_index_12
    SLICE_X29Y93.G2      net (fanout=3)        1.278   c1/w0_index<12>
    SLICE_X29Y93.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.F2      net (fanout=8)        1.220   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X29Y89.X       Tilo                  0.704   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X30Y89.F2      net (fanout=3)        0.417   c1/state_cmp_eq0002
    SLICE_X30Y89.X       Tilo                  0.759   c1/w0_index_mux0000<0>110
                                                       c1/w0_index_mux0000<0>110
    SLICE_X26Y88.F1      net (fanout=1)        0.697   c1/w0_index_mux0000<0>110
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y92.F2      net (fanout=17)       0.952   c1/N12
    SLICE_X26Y92.CLK     Tfck                  0.892   c1/w0_index<20>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (5.111ns logic, 4.564ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_14 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.643ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_14 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.XQ      Tcko                  0.592   c1/w0_index<14>
                                                       c1/w0_index_14
    SLICE_X29Y93.F1      net (fanout=3)        1.079   c1/w0_index<14>
    SLICE_X29Y93.COUT    Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X29Y94.XB      Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.F1      net (fanout=8)        1.350   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X28Y87.X       Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X30Y87.F4      net (fanout=3)        0.325   c1/state_cmp_eq0006
    SLICE_X30Y87.X       Tilo                  0.759   c1/w0_index_mux0000<0>145
                                                       c1/w0_index_mux0000<0>145
    SLICE_X26Y88.F4      net (fanout=1)        0.610   c1/w0_index_mux0000<0>145
    SLICE_X26Y88.X       Tilo                  0.759   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>148
    SLICE_X26Y92.F2      net (fanout=17)       0.952   c1/N12
    SLICE_X26Y92.CLK     Tfck                  0.892   c1/w0_index<20>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.643ns (5.327ns logic, 4.316ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd11 (SLICE_X35Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd14 (FF)
  Destination:          c1/state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd14 to c1/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y81.XQ      Tcko                  0.473   c1/state_FSM_FFd14
                                                       c1/state_FSM_FFd14
    SLICE_X35Y83.BX      net (fanout=2)        0.384   c1/state_FSM_FFd14
    SLICE_X35Y83.CLK     Tckdi       (-Th)    -0.093   c1/state_FSM_FFd11
                                                       c1/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.566ns logic, 0.384ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point rd_a1_6 (SLICE_X73Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.963ns (requirement - (clock path skew + uncertainty - data path))
  Source:               w1_index_6 (FF)
  Destination:          rd_a1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.068 - 0.057)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: w1_index_6 to rd_a1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y26.XQ      Tcko                  0.474   w1_index<6>
                                                       w1_index_6
    SLICE_X73Y27.BX      net (fanout=3)        0.407   w1_index<6>
    SLICE_X73Y27.CLK     Tckdi       (-Th)    -0.093   rd_a1<6>
                                                       rd_a1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.567ns logic, 0.407ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd26 (SLICE_X38Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd27 (FF)
  Destination:          c1/state_FSM_FFd26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd27 to c1/state_FSM_FFd26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.XQ      Tcko                  0.473   c1/state_FSM_FFd27
                                                       c1/state_FSM_FFd27
    SLICE_X38Y82.BX      net (fanout=2)        0.421   c1/state_FSM_FFd27
    SLICE_X38Y82.CLK     Tckdi       (-Th)    -0.134   c1/state_FSM_FFd26
                                                       c1/state_FSM_FFd26
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.607ns logic, 0.421ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index_3_BRB2/SR
  Logical resource: c1/w0_index_3_BRB2/SR
  Location pin: SLICE_X27Y84.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index_3_BRB2/SR
  Logical resource: c1/w0_index_3_BRB2/SR
  Location pin: SLICE_X27Y84.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index_4_BRB2/SR
  Logical resource: c1/w0_index_4_BRB2/SR
  Location pin: SLICE_X27Y85.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 680 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.019ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X79Y5.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          10.417ns
  Data Path Delay:      6.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X79Y5.G2       net (fanout=13)       5.115   inst_ov7670capt1/latched_href
    SLICE_X79Y5.CLK      Tgck                  0.837   inst_ov7670capt1/d_latch<6>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.345ns logic, 5.115ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_7 (SLICE_X90Y5.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_7 (FF)
  Requirement:          10.417ns
  Data Path Delay:      5.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X90Y5.G1       net (fanout=13)       4.224   inst_ov7670capt1/latched_href
    SLICE_X90Y5.CLK      Tgck                  0.892   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<7>1
                                                       inst_ov7670capt1/d_latch_7
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.400ns logic, 4.224ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_5 (SLICE_X90Y13.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_5 (FF)
  Requirement:          10.417ns
  Data Path Delay:      5.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X90Y13.G4      net (fanout=13)       3.923   inst_ov7670capt1/latched_href
    SLICE_X90Y13.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_mux0001<5>1
                                                       inst_ov7670capt1/d_latch_5
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.400ns logic, 3.923ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.104 - 0.091)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y44.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y5.DIA0     net (fanout=2)        0.307   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.396ns logic, 0.307ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y3.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.118 - 0.138)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y29.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<4>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y3.DIA0     net (fanout=2)        0.532   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y3.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.396ns logic, 0.532ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.116 - 0.091)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y44.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y6.DIA0     net (fanout=2)        0.731   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.396ns logic, 0.731ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_data1<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: M13.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.966|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    9.907|    6.510|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21448 paths, 0 nets, and 3595 connections

Design statistics:
   Minimum period:  13.019ns{1}   (Maximum frequency:  76.811MHz)
   Maximum path delay from/to any node:   2.696ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 01:00:08 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



