m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/modelsim_ase/win32aloem
vbitty_riscv
Z0 !s110 1588349553
!i10b 1
!s100 BJ00Fh>=K>WOU<@lFk;d60
I@SnJ:?ZjVIZJm5R;E?mS^1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/work/GitHub/bittyCore_RISC-V/rtl/sim
w1588349526
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
Z3 L0 28
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1588349552.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbitty_riscv_sopc
R0
!i10b 1
!s100 2K]ESGJcGL<fAjZUE=PdF1
I2JJ6FURQ1:^ZGRk5jMkM]0
R1
R2
w1588315354
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
R3
R4
r1
!s85 0
31
Z8 !s108 1588349553.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!i113 1
R6
R7
vbitty_riscv_sopc_tb
Z9 !s110 1588349552
!i10b 1
!s100 kX@LiWiJRRU_;]_4SNo6_3
Ig^b[iZkaK^:nXNiflNiA80
R1
R2
w1587718695
8E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
R3
R4
r1
!s85 0
31
R5
!s107 E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!i113 1
R6
R7
vdata_ram
R0
!i10b 1
!s100 `h1I4FH;egoD2UVbg8mV[1
IEGYd[Y5UgWUnz6]U07LIN0
R1
R2
w1588080240
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!i113 1
R6
R7
vex
R0
!i10b 1
!s100 aWYDi=d<dIRO54Smc1B?Q3
IM`nPaP1_gYFWfZ9KWWfI`2
R1
R2
w1588347554
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!i113 1
R6
R7
vex_mem
R0
!i10b 1
!s100 MD`zm1mlh0]KmMl0:oohG2
IJl91[nF6OG^jdbO>LUneh2
R1
R2
w1588349514
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!i113 1
R6
R7
vid
R0
!i10b 1
!s100 D=jAKk0iX8Xk6?B[m[7R70
I=TmDJLf3_;eZNzS_08I1P3
R1
R2
w1588347455
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!i113 1
R6
R7
vid_ex
R0
!i10b 1
!s100 A>gh]XA:ALd3PAbIKfzOL2
Ii@0kQZn:[V6jP;THRflE?0
R1
R2
w1588330918
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!i113 1
R6
R7
vif_id
R0
!i10b 1
!s100 aCLE5>ORXf>4>BQWIzSKY1
IUK@cXkTVAK;^?dFo>Z_W23
R1
R2
w1588330936
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!i113 1
R6
R7
vinst_rom
R0
!i10b 1
!s100 oWH<G@jnNU>G_;SWPiZcB0
IoGMK2AkCU4cdeR5>0Xa@=1
R1
R2
w1588315426
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!i113 1
R6
R7
vmem
R0
!i10b 1
!s100 VR`i[ln[zVY6z9ff:Lk@^0
IgF]QYcD@P=6?zFXd7m4gO2
R1
R2
w1588070731
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!i113 1
R6
R7
vmem_wb
R0
!i10b 1
!s100 I^hcgNEH>m:U9MYA^GSK>0
I;1Ci<:T@_L4@^GA9SF@fC2
R1
R2
w1587480203
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
R3
R4
r1
!s85 0
31
R8
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!i113 1
R6
R7
vpc_reg
!s110 1588349554
!i10b 1
!s100 9dCAcKNgee_9z=lWEP_E?2
I:c1j?F1z194IAR^n0a?E82
R1
R2
w1588317716
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
R3
R4
r1
!s85 0
31
!s108 1588349554.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!i113 1
R6
R7
vregsfile
R9
!i10b 1
!s100 5VOIFfB9IH58zEF`_;[D>1
I:je5DJb3W^D1gDmBlLn820
R1
R2
w1588316727
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!i113 1
R6
R7
