#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 15 13:07:46 2024
# Process ID: 70520
# Current directory: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1
# Command line: vivado -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper.vdi
# Journal file: /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top test_wrapper -part xczu49dr-ffvf1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.dcp' for cell 'test_i/PSreset_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.dcp' for cell 'test_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.dcp' for cell 'test_i/mpsoc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0.dcp' for cell 'test_i/mpsoc_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.438 ; gain = 0.000 ; free physical = 1531 ; free virtual = 3051
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.xdc] for cell 'test_i/mpsoc/inst'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0.xdc] for cell 'test_i/mpsoc/inst'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0_board.xdc] for cell 'test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0_board.xdc] for cell 'test_i/axi_gpio_0/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.xdc] for cell 'test_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0.xdc] for cell 'test_i/axi_gpio_0/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_board.xdc] for cell 'test_i/PSreset_control/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_board.xdc] for cell 'test_i/PSreset_control/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.xdc] for cell 'test_i/PSreset_control/U0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0.xdc] for cell 'test_i/PSreset_control/U0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[*]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports PL_CLK]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports PL_SYSREF]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports PL_SYSREF]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.637 ; gain = 0.000 ; free physical = 1166 ; free virtual = 2686
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.637 ; gain = 761.457 ; free physical = 1166 ; free virtual = 2686
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.836 ; gain = 59.199 ; free physical = 1140 ; free virtual = 2660

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 171c83e64

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3380.836 ; gain = 0.000 ; free physical = 1140 ; free virtual = 2660

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ebc898bb

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 270 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2149a1d2b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1626e4094

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG test_i/mpsoc/inst/pl_clk0_BUFG_inst to drive 652 load(s) on clock net test_i/mpsoc/inst/pl_clk0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 2250db68c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2250db68c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d26406b1

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             270  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               4  |             290  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
Ending Logic Optimization Task | Checksum: 19bc2f058

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19bc2f058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19bc2f058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
Ending Netlist Obfuscation Task | Checksum: 19bc2f058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.820 ; gain = 0.000 ; free physical = 978 ; free virtual = 2498
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3450.824 ; gain = 0.000 ; free physical = 977 ; free virtual = 2500
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
Command: report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4835.609 ; gain = 1384.785 ; free physical = 234 ; free virtual = 1606
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 218 ; free virtual = 1594
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3d3d75c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 218 ; free virtual = 1594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 218 ; free virtual = 1594

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cd1cdf1

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 215 ; free virtual = 1596

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22b81be42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 500 ; free virtual = 1595

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22b81be42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 500 ; free virtual = 1595
Phase 1 Placer Initialization | Checksum: 22b81be42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 500 ; free virtual = 1595

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 147708430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 487 ; free virtual = 1583

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 147708430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 485 ; free virtual = 1583

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 147708430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 186b3ca3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 186b3ca3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540
Phase 2.1.1 Partition Driven Placement | Checksum: 186b3ca3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540
Phase 2.1 Floorplanning | Checksum: 1d42a6d4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d42a6d4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d42a6d4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 442 ; free virtual = 1540

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 409 ; free virtual = 1511

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 168e7adee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 409 ; free virtual = 1512
Phase 2.4 Global Placement Core | Checksum: 133176dbe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 405 ; free virtual = 1507
Phase 2 Global Placement | Checksum: 133176dbe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 409 ; free virtual = 1511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc451f33

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 408 ; free virtual = 1511

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2192dfd19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1505

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17696ee4a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 384 ; free virtual = 1487

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1848dd82e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 388 ; free virtual = 1491

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1935b06d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 1468
Phase 3.3 Small Shape DP | Checksum: 25dfad08a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 399 ; free virtual = 1503

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ee75132f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 399 ; free virtual = 1503

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2390f62c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 399 ; free virtual = 1503
Phase 3 Detail Placement | Checksum: 2390f62c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 399 ; free virtual = 1503

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a1a1ab5f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.961 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e220c286

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1750437b9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a1a1ab5f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.961. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1574ae233

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506
Phase 4.1 Post Commit Optimization | Checksum: 1574ae233

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 402 ; free virtual = 1506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 406 ; free virtual = 1510

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 233f518a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 233f518a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523
Phase 4.3 Placer Reporting | Checksum: 233f518a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e017a472

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523
Ending Placer Task | Checksum: 235e1e0fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 1523
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 530 ; free virtual = 1634
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 526 ; free virtual = 1635
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 473 ; free virtual = 1580
INFO: [runtcl-4] Executing : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 507 ; free virtual = 1615
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 499 ; free virtual = 1612
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 877001d5 ConstDB: 0 ShapeSum: d1c7a8b9 RouteDB: dcaa366e

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 250 ; free virtual = 1368
Phase 1 Build RT Design | Checksum: 12af23dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 256 ; free virtual = 1374
Post Restoration Checksum: NetGraph: 4dd84b87 NumContArr: c2888bb3 Constraints: 140b0dbd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1246be4f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 177 ; free virtual = 1296

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1246be4f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4835.609 ; gain = 0.000 ; free physical = 176 ; free virtual = 1296

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b1b3b1aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4973.637 ; gain = 138.027 ; free physical = 453 ; free virtual = 1307

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20b7db610

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4973.637 ; gain = 138.027 ; free physical = 452 ; free virtual = 1306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.084  | TNS=0.000  | WHS=-0.012 | THS=-0.022 |

Phase 2 Router Initialization | Checksum: 24e5f5770

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4973.637 ; gain = 138.027 ; free physical = 443 ; free virtual = 1297

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 922
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 765
  Number of Partially Routed Nets     = 157
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24e5f5770

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4973.637 ; gain = 138.027 ; free physical = 440 ; free virtual = 1295
Phase 3 Initial Routing | Checksum: ca2f2863

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4973.637 ; gain = 138.027 ; free physical = 383 ; free virtual = 1238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.443  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 19289248b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 373 ; free virtual = 1228

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f59ff67d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 369 ; free virtual = 1225
Phase 4 Rip-up And Reroute | Checksum: 1f59ff67d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 369 ; free virtual = 1225

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fca075af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 376 ; free virtual = 1231

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fca075af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 376 ; free virtual = 1231
Phase 5 Delay and Skew Optimization | Checksum: 1fca075af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 376 ; free virtual = 1231

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c8683ba0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 386 ; free virtual = 1241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.443  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c66c792

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 386 ; free virtual = 1241
Phase 6 Post Hold Fix | Checksum: 19c66c792

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 386 ; free virtual = 1241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0183981 %
  Global Horizontal Routing Utilization  = 0.0196047 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2323b9a8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 384 ; free virtual = 1239

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2323b9a8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 380 ; free virtual = 1235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2323b9a8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 379 ; free virtual = 1234

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2323b9a8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 384 ; free virtual = 1239

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.443  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2323b9a8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 384 ; free virtual = 1239
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 504 ; free virtual = 1359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4977.918 ; gain = 142.309 ; free physical = 504 ; free virtual = 1359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4977.918 ; gain = 0.000 ; free physical = 496 ; free virtual = 1357
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
Command: report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/impl_1/test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Command: report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_wrapper_route_status.rpt -pb test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_wrapper_bus_skew_routed.rpt -pb test_wrapper_bus_skew_routed.pb -rpx test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu49dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5110.996 ; gain = 117.070 ; free physical = 516 ; free virtual = 1322
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 13:09:12 2024...
