#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000273fd358200 .scope module, "riscv_base_regfile_tb" "riscv_base_regfile_tb" 2 3;
 .timescale -9 -12;
P_00000273fd39cfd0 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v00000273fd406ac0_0 .var "clk_i", 0 0;
v00000273fd406d40_0 .var/i "error_count", 31 0;
v00000273fd406fc0_0 .var/i "i", 31 0;
v00000273fd405120_0 .var/i "j", 31 0;
v00000273fd4051c0_0 .var "ra0_i", 4 0;
v00000273fd405260_0 .net "ra0_value_o", 31 0, L_00000273fd3b2020;  1 drivers
v00000273fd405940_0 .var "rb0_i", 4 0;
v00000273fd4053a0_0 .net "rb0_value_o", 31 0, L_00000273fd3b2100;  1 drivers
v00000273fd405760_0 .var "rd0_i", 4 0;
v00000273fd405440_0 .var "rd0_value_i", 31 0;
v00000273fd405580_0 .var "rst_i", 0 0;
v00000273fd4058a0 .array "test_data", 1 31, 31 0;
v00000273fd4059e0_0 .var "test_passed", 0 0;
S_00000273fd39b5b0 .scope module, "dut" "riscv_base_regfile" 2 28, 3 1 0, S_00000273fd358200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "rd0_i";
    .port_info 3 /INPUT 32 "rd0_value_i";
    .port_info 4 /INPUT 5 "ra0_i";
    .port_info 5 /INPUT 5 "rb0_i";
    .port_info 6 /OUTPUT 32 "ra0_value_o";
    .port_info 7 /OUTPUT 32 "rb0_value_o";
P_00000273fd39d2d0 .param/l "SUPPORT_REGFILE_XILINX" 0 3 2, +C4<00000000000000000000000000000000>;
v00000273fd4067a0_0 .net "clk_i", 0 0, v00000273fd406ac0_0;  1 drivers
v00000273fd405b20_0 .net "ra0_i", 4 0, v00000273fd4051c0_0;  1 drivers
v00000273fd406840_0 .net "ra0_value_o", 31 0, L_00000273fd3b2020;  alias, 1 drivers
v00000273fd406e80_0 .net "rb0_i", 4 0, v00000273fd405940_0;  1 drivers
v00000273fd406980_0 .net "rb0_value_o", 31 0, L_00000273fd3b2100;  alias, 1 drivers
v00000273fd406a20_0 .net "rd0_i", 4 0, v00000273fd405760_0;  1 drivers
v00000273fd406de0_0 .net "rd0_value_i", 31 0, v00000273fd405440_0;  1 drivers
v00000273fd4054e0_0 .net "rst_i", 0 0, v00000273fd405580_0;  1 drivers
S_00000273fd3ab7b0 .scope generate, "REGFILE" "REGFILE" 3 19, 3 19 0, S_00000273fd39b5b0;
 .timescale -9 -12;
L_00000273fd3b2720 .functor BUFZ 32, v00000273fd3eed00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2b80 .functor BUFZ 32, v00000273fd404430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b22c0 .functor BUFZ 32, v00000273fd4041b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2330 .functor BUFZ 32, v00000273fd404f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2870 .functor BUFZ 32, v00000273fd404250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2170 .functor BUFZ 32, v00000273fd4042f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2480 .functor BUFZ 32, v00000273fd4046b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2b10 .functor BUFZ 32, v00000273fd404bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b23a0 .functor BUFZ 32, v00000273fd4044d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b28e0 .functor BUFZ 32, v00000273fd3a1230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2410 .functor BUFZ 32, v00000273fd3b4220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2090 .functor BUFZ 32, v00000273fd3344e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2790 .functor BUFZ 32, v00000273fd334580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2aa0 .functor BUFZ 32, v00000273fd3b0bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2560 .functor BUFZ 32, v00000273fd3b0c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1d80 .functor BUFZ 32, v00000273fd3b0d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1f40 .functor BUFZ 32, v00000273fd3b0dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b25d0 .functor BUFZ 32, v00000273fd3eebc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1ca0 .functor BUFZ 32, v00000273fd3eec60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1e60 .functor BUFZ 32, v00000273fd404e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2640 .functor BUFZ 32, v00000273fd404b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b26b0 .functor BUFZ 32, v00000273fd404570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1df0 .functor BUFZ 32, v00000273fd405010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1d10 .functor BUFZ 32, v00000273fd404930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2800 .functor BUFZ 32, v00000273fd404c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1fb0 .functor BUFZ 32, v00000273fd404cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b21e0 .functor BUFZ 32, v00000273fd404610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b1ed0 .functor BUFZ 32, v00000273fd404d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2250 .functor BUFZ 32, v00000273fd4049d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2950 .functor BUFZ 32, v00000273fd404390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b29c0 .functor BUFZ 32, v00000273fd404110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2020 .functor BUFZ 32, v00000273fd3a76d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273fd3b2100 .functor BUFZ 32, v00000273fd2ebef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000273fd3a76d0_0 .var "ra0_value_r", 31 0;
v00000273fd2ebef0_0 .var "rb0_value_r", 31 0;
v00000273fd3a1230_0 .var "reg_r10_q", 31 0;
v00000273fd3b4220_0 .var "reg_r11_q", 31 0;
v00000273fd3344e0_0 .var "reg_r12_q", 31 0;
v00000273fd334580_0 .var "reg_r13_q", 31 0;
v00000273fd3b0bf0_0 .var "reg_r14_q", 31 0;
v00000273fd3b0c90_0 .var "reg_r15_q", 31 0;
v00000273fd3b0d30_0 .var "reg_r16_q", 31 0;
v00000273fd3b0dd0_0 .var "reg_r17_q", 31 0;
v00000273fd3eebc0_0 .var "reg_r18_q", 31 0;
v00000273fd3eec60_0 .var "reg_r19_q", 31 0;
v00000273fd3eed00_0 .var "reg_r1_q", 31 0;
v00000273fd404e30_0 .var "reg_r20_q", 31 0;
v00000273fd404b10_0 .var "reg_r21_q", 31 0;
v00000273fd404570_0 .var "reg_r22_q", 31 0;
v00000273fd405010_0 .var "reg_r23_q", 31 0;
v00000273fd404930_0 .var "reg_r24_q", 31 0;
v00000273fd404c50_0 .var "reg_r25_q", 31 0;
v00000273fd404cf0_0 .var "reg_r26_q", 31 0;
v00000273fd404610_0 .var "reg_r27_q", 31 0;
v00000273fd404d90_0 .var "reg_r28_q", 31 0;
v00000273fd4049d0_0 .var "reg_r29_q", 31 0;
v00000273fd404430_0 .var "reg_r2_q", 31 0;
v00000273fd404390_0 .var "reg_r30_q", 31 0;
v00000273fd404110_0 .var "reg_r31_q", 31 0;
v00000273fd4041b0_0 .var "reg_r3_q", 31 0;
v00000273fd404f70_0 .var "reg_r4_q", 31 0;
v00000273fd404250_0 .var "reg_r5_q", 31 0;
v00000273fd4042f0_0 .var "reg_r6_q", 31 0;
v00000273fd4046b0_0 .var "reg_r7_q", 31 0;
v00000273fd404bb0_0 .var "reg_r8_q", 31 0;
v00000273fd4044d0_0 .var "reg_r9_q", 31 0;
L_00000273fd4078f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000273fd404890_0 .net "x0_zero_w", 31 0, L_00000273fd4078f8;  1 drivers
v00000273fd404750_0 .net "x10_a0_w", 31 0, L_00000273fd3b28e0;  1 drivers
v00000273fd404ed0_0 .net "x11_a1_w", 31 0, L_00000273fd3b2410;  1 drivers
v00000273fd4047f0_0 .net "x12_a2_w", 31 0, L_00000273fd3b2090;  1 drivers
v00000273fd404a70_0 .net "x13_a3_w", 31 0, L_00000273fd3b2790;  1 drivers
v00000273fd406c00_0 .net "x14_a4_w", 31 0, L_00000273fd3b2aa0;  1 drivers
v00000273fd405300_0 .net "x15_a5_w", 31 0, L_00000273fd3b2560;  1 drivers
v00000273fd405ee0_0 .net "x16_a6_w", 31 0, L_00000273fd3b1d80;  1 drivers
v00000273fd405f80_0 .net "x17_a7_w", 31 0, L_00000273fd3b1f40;  1 drivers
v00000273fd406200_0 .net "x18_s2_w", 31 0, L_00000273fd3b25d0;  1 drivers
v00000273fd405800_0 .net "x19_s3_w", 31 0, L_00000273fd3b1ca0;  1 drivers
v00000273fd406f20_0 .net "x1_ra_w", 31 0, L_00000273fd3b2720;  1 drivers
v00000273fd406b60_0 .net "x20_s4_w", 31 0, L_00000273fd3b1e60;  1 drivers
v00000273fd4065c0_0 .net "x21_s5_w", 31 0, L_00000273fd3b2640;  1 drivers
v00000273fd406020_0 .net "x22_s6_w", 31 0, L_00000273fd3b26b0;  1 drivers
v00000273fd406160_0 .net "x23_s7_w", 31 0, L_00000273fd3b1df0;  1 drivers
v00000273fd405e40_0 .net "x24_s8_w", 31 0, L_00000273fd3b1d10;  1 drivers
v00000273fd406660_0 .net "x25_s9_w", 31 0, L_00000273fd3b2800;  1 drivers
v00000273fd4060c0_0 .net "x26_s10_w", 31 0, L_00000273fd3b1fb0;  1 drivers
v00000273fd406ca0_0 .net "x27_s11_w", 31 0, L_00000273fd3b21e0;  1 drivers
v00000273fd405a80_0 .net "x28_t3_w", 31 0, L_00000273fd3b1ed0;  1 drivers
v00000273fd405620_0 .net "x29_t4_w", 31 0, L_00000273fd3b2250;  1 drivers
v00000273fd406480_0 .net "x2_sp_w", 31 0, L_00000273fd3b2b80;  1 drivers
v00000273fd4056c0_0 .net "x30_t5_w", 31 0, L_00000273fd3b2950;  1 drivers
v00000273fd4068e0_0 .net "x31_t6_w", 31 0, L_00000273fd3b29c0;  1 drivers
v00000273fd405da0_0 .net "x3_gp_w", 31 0, L_00000273fd3b22c0;  1 drivers
v00000273fd4062a0_0 .net "x4_tp_w", 31 0, L_00000273fd3b2330;  1 drivers
v00000273fd405d00_0 .net "x5_t0_w", 31 0, L_00000273fd3b2870;  1 drivers
v00000273fd406340_0 .net "x6_t1_w", 31 0, L_00000273fd3b2170;  1 drivers
v00000273fd4063e0_0 .net "x7_t2_w", 31 0, L_00000273fd3b2480;  1 drivers
v00000273fd406520_0 .net "x8_s0_w", 31 0, L_00000273fd3b2b10;  1 drivers
v00000273fd406700_0 .net "x9_s1_w", 31 0, L_00000273fd3b23a0;  1 drivers
E_00000273fd39db90/0 .event anyedge, v00000273fd405b20_0, v00000273fd3eed00_0, v00000273fd404430_0, v00000273fd4041b0_0;
E_00000273fd39db90/1 .event anyedge, v00000273fd404f70_0, v00000273fd404250_0, v00000273fd4042f0_0, v00000273fd4046b0_0;
E_00000273fd39db90/2 .event anyedge, v00000273fd404bb0_0, v00000273fd4044d0_0, v00000273fd3a1230_0, v00000273fd3b4220_0;
E_00000273fd39db90/3 .event anyedge, v00000273fd3344e0_0, v00000273fd334580_0, v00000273fd3b0bf0_0, v00000273fd3b0c90_0;
E_00000273fd39db90/4 .event anyedge, v00000273fd3b0d30_0, v00000273fd3b0dd0_0, v00000273fd3eebc0_0, v00000273fd3eec60_0;
E_00000273fd39db90/5 .event anyedge, v00000273fd404e30_0, v00000273fd404b10_0, v00000273fd404570_0, v00000273fd405010_0;
E_00000273fd39db90/6 .event anyedge, v00000273fd404930_0, v00000273fd404c50_0, v00000273fd404cf0_0, v00000273fd404610_0;
E_00000273fd39db90/7 .event anyedge, v00000273fd404d90_0, v00000273fd4049d0_0, v00000273fd404390_0, v00000273fd404110_0;
E_00000273fd39db90/8 .event anyedge, v00000273fd406e80_0;
E_00000273fd39db90 .event/or E_00000273fd39db90/0, E_00000273fd39db90/1, E_00000273fd39db90/2, E_00000273fd39db90/3, E_00000273fd39db90/4, E_00000273fd39db90/5, E_00000273fd39db90/6, E_00000273fd39db90/7, E_00000273fd39db90/8;
E_00000273fd39d310 .event posedge, v00000273fd4067a0_0;
    .scope S_00000273fd3ab7b0;
T_0 ;
    %wait E_00000273fd39d310;
    %load/vec4 v00000273fd4054e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3eed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd4041b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd4042f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd4046b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd4044d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3a1230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3b4220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3344e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd334580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3b0bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3b0c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3b0d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3b0dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3eebc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd3eec60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd405010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd4049d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273fd404110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3eed00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404430_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd4041b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404f70_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404250_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd4042f0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd4046b0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 8, 0, 5;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404bb0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd4044d0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 10, 0, 5;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3a1230_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 11, 0, 5;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3b4220_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_0.24, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3344e0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 13, 0, 5;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd334580_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3b0bf0_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_0.30, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3b0c90_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_0.32, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3b0d30_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3b0dd0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3eebc0_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd3eec60_0, 0;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_0.40, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404e30_0, 0;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404b10_0, 0;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_0.44, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404570_0, 0;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd405010_0, 0;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 24, 0, 5;
    %jmp/0xz  T_0.48, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404930_0, 0;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 25, 0, 5;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404c50_0, 0;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 26, 0, 5;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404cf0_0, 0;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404610_0, 0;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 28, 0, 5;
    %jmp/0xz  T_0.56, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404d90_0, 0;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 29, 0, 5;
    %jmp/0xz  T_0.58, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd4049d0_0, 0;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_0.60, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404390_0, 0;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v00000273fd406a20_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.62, 4;
    %load/vec4 v00000273fd406de0_0;
    %assign/vec4 v00000273fd404110_0, 0;
T_0.62 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
T_0.43 ;
T_0.41 ;
T_0.39 ;
T_0.37 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
T_0.29 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000273fd3ab7b0;
T_1 ;
    %wait E_00000273fd39db90;
    %load/vec4 v00000273fd405b20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.0 ;
    %load/vec4 v00000273fd3eed00_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.1 ;
    %load/vec4 v00000273fd404430_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.2 ;
    %load/vec4 v00000273fd4041b0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.3 ;
    %load/vec4 v00000273fd404f70_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.4 ;
    %load/vec4 v00000273fd404250_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.5 ;
    %load/vec4 v00000273fd4042f0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.6 ;
    %load/vec4 v00000273fd4046b0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.7 ;
    %load/vec4 v00000273fd404bb0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.8 ;
    %load/vec4 v00000273fd4044d0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.9 ;
    %load/vec4 v00000273fd3a1230_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.10 ;
    %load/vec4 v00000273fd3b4220_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.11 ;
    %load/vec4 v00000273fd3344e0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.12 ;
    %load/vec4 v00000273fd334580_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.13 ;
    %load/vec4 v00000273fd3b0bf0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.14 ;
    %load/vec4 v00000273fd3b0c90_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.15 ;
    %load/vec4 v00000273fd3b0d30_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.16 ;
    %load/vec4 v00000273fd3b0dd0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.17 ;
    %load/vec4 v00000273fd3eebc0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.18 ;
    %load/vec4 v00000273fd3eec60_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.19 ;
    %load/vec4 v00000273fd404e30_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.20 ;
    %load/vec4 v00000273fd404b10_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.21 ;
    %load/vec4 v00000273fd404570_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.22 ;
    %load/vec4 v00000273fd405010_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.23 ;
    %load/vec4 v00000273fd404930_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.24 ;
    %load/vec4 v00000273fd404c50_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.25 ;
    %load/vec4 v00000273fd404cf0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.26 ;
    %load/vec4 v00000273fd404610_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.27 ;
    %load/vec4 v00000273fd404d90_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.28 ;
    %load/vec4 v00000273fd4049d0_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.29 ;
    %load/vec4 v00000273fd404390_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.30 ;
    %load/vec4 v00000273fd404110_0;
    %store/vec4 v00000273fd3a76d0_0, 0, 32;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %load/vec4 v00000273fd406e80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.33 ;
    %load/vec4 v00000273fd3eed00_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.34 ;
    %load/vec4 v00000273fd404430_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.35 ;
    %load/vec4 v00000273fd4041b0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.36 ;
    %load/vec4 v00000273fd404f70_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.37 ;
    %load/vec4 v00000273fd404250_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.38 ;
    %load/vec4 v00000273fd4042f0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.39 ;
    %load/vec4 v00000273fd4046b0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.40 ;
    %load/vec4 v00000273fd404bb0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.41 ;
    %load/vec4 v00000273fd4044d0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.42 ;
    %load/vec4 v00000273fd3a1230_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.43 ;
    %load/vec4 v00000273fd3b4220_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.44 ;
    %load/vec4 v00000273fd3344e0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.45 ;
    %load/vec4 v00000273fd334580_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.46 ;
    %load/vec4 v00000273fd3b0bf0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.47 ;
    %load/vec4 v00000273fd3b0c90_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.48 ;
    %load/vec4 v00000273fd3b0d30_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.49 ;
    %load/vec4 v00000273fd3b0dd0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.50 ;
    %load/vec4 v00000273fd3eebc0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.51 ;
    %load/vec4 v00000273fd3eec60_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.52 ;
    %load/vec4 v00000273fd404e30_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.53 ;
    %load/vec4 v00000273fd404b10_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.54 ;
    %load/vec4 v00000273fd404570_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.55 ;
    %load/vec4 v00000273fd405010_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.56 ;
    %load/vec4 v00000273fd404930_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.57 ;
    %load/vec4 v00000273fd404c50_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.58 ;
    %load/vec4 v00000273fd404cf0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.59 ;
    %load/vec4 v00000273fd404610_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.60 ;
    %load/vec4 v00000273fd404d90_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.61 ;
    %load/vec4 v00000273fd4049d0_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.62 ;
    %load/vec4 v00000273fd404390_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.63 ;
    %load/vec4 v00000273fd404110_0;
    %store/vec4 v00000273fd2ebef0_0, 0, 32;
    %jmp T_1.65;
T_1.65 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000273fd358200;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000273fd406ac0_0;
    %inv;
    %store/vec4 v00000273fd406ac0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000273fd358200;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000273fd406fc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %vpi_func 2 45 "$random" 32 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000273fd4058a0, 4, 0;
    %load/vec4 v00000273fd406fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000273fd358200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd406ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273fd405580_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd405940_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %vpi_call 2 61 "$display", "=== RISC-V Register File Testbench ===" {0 0 0};
    %vpi_call 2 62 "$display", "Time: %0t - Starting testbench", $time {0 0 0};
    %vpi_call 2 65 "$display", "\012Test 1: Reset functionality" {0 0 0};
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd405580_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000273fd406fc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000273fd406fc0_0;
    %pad/s 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 75 "$display", "ERROR: Register x%0d should be 0 after reset, got 0x%08h", v00000273fd406fc0_0, v00000273fd405260_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000273fd406fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v00000273fd406d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 82 "$display", "PASS: All registers properly reset to 0" {0 0 0};
T_4.4 ;
    %vpi_call 2 85 "$display", "\012Test 2: x0 register always reads zero" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %wait E_00000273fd39d310;
    %wait E_00000273fd39d310;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 93 "$display", "ERROR: x0 should always be 0, got 0x%08h", v00000273fd405260_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 97 "$display", "PASS: x0 register correctly returns 0" {0 0 0};
T_4.7 ;
    %vpi_call 2 101 "$display", "\012Test 3: Write and read all registers (x1-x31)" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
T_4.8 ;
    %load/vec4 v00000273fd406fc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v00000273fd406fc0_0;
    %pad/s 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %wait E_00000273fd39d310;
    %wait E_00000273fd39d310;
    %load/vec4 v00000273fd406fc0_0;
    %pad/s 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %cmp/ne;
    %jmp/0xz  T_4.10, 6;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %vpi_call 2 114 "$display", "ERROR: Register x%0d write/read failed. Expected: 0x%08h, Got: 0x%08h", v00000273fd406fc0_0, S<0,vec4,u32>, v00000273fd405260_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %vpi_call 2 119 "$display", "PASS: Register x%0d correctly stores 0x%08h", v00000273fd406fc0_0, S<0,vec4,u32> {1 0 0};
T_4.11 ;
    %load/vec4 v00000273fd406fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 2 124 "$display", "\012Test 4: Dual port read functionality" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
T_4.12 ;
    %load/vec4 v00000273fd406fc0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v00000273fd405120_0, 0, 32;
T_4.14 ;
    %load/vec4 v00000273fd405120_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.15, 5;
    %load/vec4 v00000273fd406fc0_0;
    %pad/s 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %load/vec4 v00000273fd405120_0;
    %pad/s 5;
    %store/vec4 v00000273fd405940_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %cmp/ne;
    %jmp/1 T_4.18, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000273fd4053a0_0;
    %load/vec4 v00000273fd405120_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_4.18;
    %jmp/0xz  T_4.16, 6;
    %load/vec4 v00000273fd406fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %load/vec4 v00000273fd405120_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000273fd4058a0, 4;
    %vpi_call 2 133 "$display", "ERROR: Dual read failed. RA(x%0d): Expected 0x%08h, Got 0x%08h | RB(x%0d): Expected 0x%08h, Got 0x%08h", v00000273fd406fc0_0, S<1,vec4,u32>, v00000273fd405260_0, v00000273fd405120_0, S<0,vec4,u32>, v00000273fd4053a0_0 {2 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
T_4.16 ;
    %load/vec4 v00000273fd405120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd405120_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %load/vec4 v00000273fd406fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %vpi_call 2 141 "$display", "PASS: Dual port read functionality working correctly" {0 0 0};
    %vpi_call 2 144 "$display", "\012Test 5: Write to x0 should be ignored" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %wait E_00000273fd39d310;
    %wait E_00000273fd39d310;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.19, 6;
    %vpi_call 2 153 "$display", "ERROR: Write to x0 was not ignored, got 0x%08h", v00000273fd405260_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.20;
T_4.19 ;
    %vpi_call 2 157 "$display", "PASS: Write to x0 correctly ignored" {0 0 0};
T_4.20 ;
    %vpi_call 2 161 "$display", "\012Test 6: Simultaneous different register read/write" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000273fd405940_0, 0, 5;
    %wait E_00000273fd39d310;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273fd4058a0, 4;
    %cmp/ne;
    %jmp/1 T_4.23, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000273fd4053a0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000273fd4058a0, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_4.23;
    %jmp/0xz  T_4.21, 6;
    %vpi_call 2 171 "$display", "ERROR: Read affected by write to different register" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %vpi_call 2 175 "$display", "PASS: Simultaneous read/write to different registers working correctly" {0 0 0};
T_4.22 ;
    %wait E_00000273fd39d310;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_4.24, 6;
    %vpi_call 2 183 "$display", "ERROR: Write to register 10 failed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 2 187 "$display", "PASS: Write to register 10 successful" {0 0 0};
T_4.25 ;
    %vpi_call 2 191 "$display", "\012Test 7: Random stress test" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
T_4.26 ;
    %load/vec4 v00000273fd406fc0_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.28, 5;
    %load/vec4 v00000273fd4059e0_0;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0xz T_4.27, 8;
    %vpi_func 2 194 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %vpi_func 2 195 "$random" 32 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %vpi_func 2 196 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %vpi_func 2 197 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v00000273fd405940_0, 0, 5;
    %wait E_00000273fd39d310;
    %delay 2000, 0;
    %load/vec4 v00000273fd4051c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.32, 4;
    %load/vec4 v00000273fd405260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_4.32;
    %flag_set/vec4 8;
    %jmp/1 T_4.31, 8;
    %load/vec4 v00000273fd405940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.33, 4;
    %load/vec4 v00000273fd4053a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_4.33;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.31;
    %jmp/0xz  T_4.29, 8;
    %vpi_call 2 203 "$display", "ERROR: x0 not zero during stress test at iteration %0d", v00000273fd406fc0_0 {0 0 0};
    %vpi_call 2 204 "$display", "       ra0_i=%0d, ra0_value_o=0x%08h, rb0_i=%0d, rb0_value_o=0x%08h", v00000273fd4051c0_0, v00000273fd405260_0, v00000273fd405940_0, v00000273fd4053a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
T_4.29 ;
    %load/vec4 v00000273fd406fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406fc0_0, 0, 32;
    %jmp T_4.26;
T_4.27 ;
    %load/vec4 v00000273fd4059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %vpi_call 2 213 "$display", "PASS: Random stress test completed successfully" {0 0 0};
T_4.34 ;
    %vpi_call 2 216 "$display", "\012Test 8: Edge cases and boundary conditions" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000273fd405760_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %wait E_00000273fd39d310;
    %wait E_00000273fd39d310;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000273fd4051c0_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_4.36, 6;
    %vpi_call 2 226 "$display", "ERROR: All 1s test failed, expected 0xFFFFFFFF, got 0x%08h", v00000273fd405260_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %vpi_call 2 230 "$display", "PASS: All 1s test passed" {0 0 0};
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273fd405440_0, 0, 32;
    %wait E_00000273fd39d310;
    %wait E_00000273fd39d310;
    %delay 2000, 0;
    %load/vec4 v00000273fd405260_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.38, 6;
    %vpi_call 2 239 "$display", "ERROR: All 0s test failed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273fd4059e0_0, 0, 1;
    %load/vec4 v00000273fd406d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273fd406d40_0, 0, 32;
    %jmp T_4.39;
T_4.38 ;
    %vpi_call 2 243 "$display", "PASS: All 0s test passed" {0 0 0};
T_4.39 ;
    %vpi_call 2 247 "$display", "\012=== TEST RESULTS ===" {0 0 0};
    %load/vec4 v00000273fd4059e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.42, 9;
    %load/vec4 v00000273fd406d40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %vpi_call 2 249 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %vpi_call 2 250 "$display", "Register file implementation is correct." {0 0 0};
    %jmp T_4.41;
T_4.40 ;
    %vpi_call 2 252 "$display", "*** TESTS FAILED! ***" {0 0 0};
    %vpi_call 2 253 "$display", "Total errors: %0d", v00000273fd406d40_0 {0 0 0};
T_4.41 ;
    %vpi_call 2 256 "$display", "Time: %0t - Testbench completed", $time {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000273fd358200;
T_5 ;
    %vpi_call 2 262 "$dumpfile", "riscv_base_regfile_tb.vcd" {0 0 0};
    %vpi_call 2 263 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000273fd358200 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\riscv_base_regfile_tb.v";
    "./riscv_base_regfile.v";
