{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 11:22:21 2013 " "Info: Processing started: Mon Nov 04 11:22:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder_test.v(6) " "Info (10281): Verilog HDL Declaration information at adder_test.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b adder_test.v(6) " "Info (10281): Verilog HDL Declaration information at adder_test.v(6): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "adder_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_test " "Info: Found entity 1: adder_test" {  } { { "adder_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxci.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxci.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCI " "Info: Found entity 1: muxCI" {  } { { "muxCI.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/muxCI.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/shifter.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y logical.v(10) " "Info (10281): Verilog HDL Declaration information at logical.v(10): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "logical.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/logical.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Info: Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/logical.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Info: Found entity 1: bcd_7seg" {  } { { "bcd_7seg.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/bcd_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Info: Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.v(6) " "Info (10281): Verilog HDL Declaration information at adder.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b adder.v(7) " "Info (10281): Verilog HDL Declaration information at adder.v(7): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cin cin adder.v(8) " "Info (10281): Verilog HDL Declaration information at adder.v(8): object \"Cin\" differs only in case from object \"cin\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Info: Found entity 1: one_bit_adder" {  } { { "one_bit_adder.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/one_bit_adder.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbneg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxbneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxBneg " "Info: Found entity 1: muxBneg" {  } { { "muxBneg.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/muxBneg.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_out " "Info: Found entity 1: mux_out" {  } { { "mux_out.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/mux_out.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxco.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCO " "Info: Found entity 1: muxCO" {  } { { "muxCO.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/muxCO.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_test " "Info: Found entity 1: shifter_test" {  } { { "shifter_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/shifter_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Info: Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(99) " "Warning (10230): Verilog HDL assignment warning at alu.v(99): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(100) " "Warning (10230): Verilog HDL assignment warning at alu.v(100): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control0 " "Info: Elaborating entity \"control\" for hierarchy \"control:control0\"" {  } { { "alu.v" "control0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(22) " "Warning (10270): Verilog HDL Case Statement warning at control.v(22): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOP control.v(22) " "Warning (10240): Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"LOP\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OSEL control.v(22) " "Warning (10240): Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"OSEL\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LA control.v(22) " "Warning (10240): Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"LA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LR control.v(22) " "Warning (10240): Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"LR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSEL control.v(22) " "Warning (10240): Verilog HDL Always Construct warning at control.v(22): inferring latch(es) for variable \"BSEL\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSEL\[0\] control.v(22) " "Info (10041): Inferred latch for \"BSEL\[0\]\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSEL\[1\] control.v(22) " "Info (10041): Inferred latch for \"BSEL\[1\]\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LR control.v(22) " "Info (10041): Inferred latch for \"LR\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LA control.v(22) " "Info (10041): Inferred latch for \"LA\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OSEL\[0\] control.v(22) " "Info (10041): Inferred latch for \"OSEL\[0\]\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OSEL\[1\] control.v(22) " "Info (10041): Inferred latch for \"OSEL\[1\]\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOP control.v(22) " "Info (10041): Inferred latch for \"LOP\" at control.v(22)" {  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBneg muxBneg:muxBneg0 " "Info: Elaborating entity \"muxBneg\" for hierarchy \"muxBneg:muxBneg0\"" {  } { { "alu.v" "muxBneg0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_neg muxBneg.v(9) " "Warning (10036): Verilog HDL or VHDL warning at muxBneg.v(9): object \"B_neg\" assigned a value but never read" {  } { { "muxBneg.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/muxBneg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 muxBneg.v(11) " "Warning (10230): Verilog HDL assignment warning at muxBneg.v(11): truncated value with size 8 to match size of target (1)" {  } { { "muxBneg.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/muxBneg.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCI muxCI:muxCI0 " "Info: Elaborating entity \"muxCI\" for hierarchy \"muxCI:muxCI0\"" {  } { { "alu.v" "muxCI0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder0 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:adder0\"" {  } { { "alu.v" "adder0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder adder:adder0\|one_bit_adder:inst0 " "Info: Elaborating entity \"one_bit_adder\" for hierarchy \"adder:adder0\|one_bit_adder:inst0\"" {  } { { "adder.v" "inst0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/adder.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter0 " "Info: Elaborating entity \"shifter\" for hierarchy \"shifter:shifter0\"" {  } { { "alu.v" "shifter0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RES shifter.v(19) " "Warning (10240): Verilog HDL Always Construct warning at shifter.v(19): inferring latch(es) for variable \"RES\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/shifter.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical logical:logical0 " "Info: Elaborating entity \"logical\" for hierarchy \"logical:logical0\"" {  } { { "alu.v" "logical0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCO muxCO:muxCO0 " "Info: Elaborating entity \"muxCO\" for hierarchy \"muxCO:muxCO0\"" {  } { { "alu.v" "muxCO0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out mux_out:mux_out0 " "Info: Elaborating entity \"mux_out\" for hierarchy \"mux_out:mux_out0\"" {  } { { "alu.v" "mux_out0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg bcd_7seg:Y4_0 " "Info: Elaborating entity \"bcd_7seg\" for hierarchy \"bcd_7seg:Y4_0\"" {  } { { "alu.v" "Y4_0" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control0\|LR " "Warning: Latch control:control0\|LR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control0\|LA " "Warning: Latch control:control0\|LA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control0\|OSEL\[0\] " "Warning: Latch control:control0\|OSEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control0\|OSEL\[1\] " "Warning: Latch control:control0\|OSEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control0\|LOP " "Warning: Latch control:control0\|LOP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alu.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Vasudharini/Downloads/alu (1)/alu/control.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.map.smsg " "Info: Generated suppressed messages file C:/Users/Vasudharini/Downloads/alu (1)/alu/alu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Info: Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 11:22:32 2013 " "Info: Processing ended: Mon Nov 04 11:22:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
