$date
	Wed Mar  2 17:14:20 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sc_bench $end
$var wire 1 ! clk $end
$var wire 3 " out [2:0] $end
$var wire 1 # rst $end
$var reg 1 $ ctr_rst $end
$var integer 32 % cycle_count [31:0] $end
$scope module DUT $end
$var wire 1 & clk $end
$var wire 1 ' ctr_rst $end
$var wire 1 ( err $end
$var wire 3 ) out [2:0] $end
$var wire 1 * rst $end
$scope module clk_generator $end
$var wire 1 ( err $end
$var reg 1 + clk $end
$var integer 32 , cycle_count [31:0] $end
$var reg 1 - rst $end
$upscope $end
$scope module sc0 $end
$var wire 1 & clk $end
$var wire 1 ' ctr_rst $end
$var wire 1 . doRst $end
$var wire 1 ( err $end
$var wire 1 / maxedOut $end
$var wire 3 0 next [2:0] $end
$var wire 3 1 out [2:0] $end
$var wire 1 * rst $end
$scope module d1 $end
$var wire 1 & clk $end
$var wire 1 2 d $end
$var wire 1 3 q $end
$var wire 1 . rst $end
$var reg 1 4 state $end
$upscope $end
$scope module d2 $end
$var wire 1 & clk $end
$var wire 1 5 d $end
$var wire 1 6 q $end
$var wire 1 . rst $end
$var reg 1 7 state $end
$upscope $end
$scope module d3 $end
$var wire 1 & clk $end
$var wire 1 8 d $end
$var wire 1 9 q $end
$var wire 1 . rst $end
$var reg 1 : state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sc_bench $end
$scope module DUT $end
$scope module clk_generator $end
$upscope $end
$scope module sc0 $end
$scope module d1 $end
$upscope $end
$scope module d2 $end
$upscope $end
$scope module d3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
x/
1.
1-
b0 ,
1+
1*
bx )
z(
x'
1&
b0 %
x$
1#
bx "
1!
$end
#50
0+
0&
0!
#100
b1 ,
04
07
0:
1+
1&
1!
#101
08
12
05
b1 0
03
06
09
b0 "
b0 )
b0 1
0/
#110
b1 %
#150
0+
0&
0!
#200
b10 ,
1+
1&
1!
#201
x.
0-
0*
0#
#210
b10 %
#250
0+
0&
0!
#300
b11 ,
x4
1+
1&
1!
#301
x2
x5
b0xx 0
x3
b0x "
b0x )
b0x 1
#310
b11 %
#350
0+
0&
0!
#400
x7
b100 ,
1+
1&
1!
#401
x8
bx 0
x6
b0xx "
b0xx )
b0xx 1
#410
b100 %
#450
0+
0&
0!
#500
b101 ,
x:
1+
1&
1!
#501
x9
bx "
bx )
bx 1
x/
#510
b101 %
#550
0+
0&
0!
#600
b110 ,
1+
1&
1!
#610
b110 %
