<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_ll_adc.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_08b87254197b135abc61821bb66d28f7.html">Src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_adc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__adc_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_ll_adc.c</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   ADC LL module driver</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2017 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span>
<a name="l00022"></a>00022 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__ll__adc_8h.html" title="Header file of ADC LL module.">stm32f1xx_ll_adc.h</a>&quot;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__ll__bus_8h.html" title="Header file of BUS LL module.">stm32f1xx_ll_bus.h</a>&quot;</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="preprocessor">#ifdef  USE_FULL_ASSERT</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">  #include &quot;stm32_assert.h&quot;</span>
<a name="l00028"></a>00028 <span class="preprocessor">#else</span>
<a name="l00029"></a><a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">00029</a> <span class="preprocessor"></span><span class="preprocessor">  #define assert_param(expr) ((void)0U)</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00032"></a>00032 <span class="comment">/** @addtogroup STM32F1xx_LL_Driver</span>
<a name="l00033"></a>00033 <span class="comment">  * @{</span>
<a name="l00034"></a>00034 <span class="comment">  */</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00038"></a>00038 <span class="comment">/** @addtogroup ADC_LL ADC</span>
<a name="l00039"></a>00039 <span class="comment">  * @{</span>
<a name="l00040"></a>00040 <span class="comment">  */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">/* Private types -------------------------------------------------------------*/</span>
<a name="l00043"></a>00043 <span class="comment">/* Private variables ---------------------------------------------------------*/</span>
<a name="l00044"></a>00044 <span class="comment">/* Private constants ---------------------------------------------------------*/</span>
<a name="l00045"></a>00045 <span class="comment">/* Private macros ------------------------------------------------------------*/</span>
<a name="l00046"></a>00046 <span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">/** @addtogroup ADC_LL_Private_Macros</span>
<a name="l00048"></a>00048 <span class="comment">  * @{</span>
<a name="l00049"></a>00049 <span class="comment">  */</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="l00052"></a>00052 <span class="comment">/* common to several ADC instances.                                           */</span>
<a name="l00053"></a>00053 <span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="l00054"></a>00054 <span class="comment">/* ADC instance.                                                              */</span>
<a name="l00055"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga5cffc5e6279a1d1b5bf89086877897be">00055</a> <span class="preprocessor">#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \</span>
<a name="l00056"></a>00056 <span class="preprocessor">  (   ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                            \</span>
<a name="l00057"></a>00057 <span class="preprocessor">   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \</span>
<a name="l00058"></a>00058 <span class="preprocessor">  )</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gab2f86c8ba49e1d371ed62e1a7cb57460">00060</a> <span class="preprocessor">#define IS_LL_ADC_SCAN_SELECTION(__SCAN_SELECTION__)                           \</span>
<a name="l00061"></a>00061 <span class="preprocessor">  (   ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_DISABLE)                        \</span>
<a name="l00062"></a>00062 <span class="preprocessor">   || ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_ENABLE)                         \</span>
<a name="l00063"></a>00063 <span class="preprocessor">  )</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga3517f5444b810023b816865cae1a85f9">00065</a> <span class="preprocessor">#define IS_LL_ADC_SEQ_SCAN_MODE(__SEQ_SCAN_MODE__)                             \</span>
<a name="l00066"></a>00066 <span class="preprocessor">  (   ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_DISABLE)                             \</span>
<a name="l00067"></a>00067 <span class="preprocessor">   || ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_ENABLE)                              \</span>
<a name="l00068"></a>00068 <span class="preprocessor">  )</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="l00071"></a>00071 <span class="comment">/* ADC group regular                                                          */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#if defined(ADC3)</span>
<a name="l00073"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gab888d0e460640c67a35207e8089918a2">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \</span>
<a name="l00074"></a>00074 <span class="preprocessor">  ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))              \</span>
<a name="l00075"></a>00075 <span class="preprocessor">    ? (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                  \</span>
<a name="l00076"></a>00076 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)              \</span>
<a name="l00077"></a>00077 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)              \</span>
<a name="l00078"></a>00078 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)              \</span>
<a name="l00079"></a>00079 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)              \</span>
<a name="l00080"></a>00080 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)             \</span>
<a name="l00081"></a>00081 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)              \</span>
<a name="l00082"></a>00082 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)           \</span>
<a name="l00083"></a>00083 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)             \</span>
<a name="l00084"></a>00084 <span class="preprocessor">      )                                                                        \</span>
<a name="l00085"></a>00085 <span class="preprocessor">      :                                                                        \</span>
<a name="l00086"></a>00086 <span class="preprocessor">      (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                  \</span>
<a name="l00087"></a>00087 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)              \</span>
<a name="l00088"></a>00088 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)              \</span>
<a name="l00089"></a>00089 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)              \</span>
<a name="l00090"></a>00090 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)              \</span>
<a name="l00091"></a>00091 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3)        \</span>
<a name="l00092"></a>00092 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH1)              \</span>
<a name="l00093"></a>00093 <span class="preprocessor">       || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH3)              \</span>
<a name="l00094"></a>00094 <span class="preprocessor">      )                                                                        \</span>
<a name="l00095"></a>00095 <span class="preprocessor">  )</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F105xC) || defined (STM32F107xC)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \</span>
<a name="l00099"></a>00099 <span class="preprocessor">  (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                      \</span>
<a name="l00100"></a>00100 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span>
<a name="l00101"></a>00101 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \</span>
<a name="l00102"></a>00102 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \</span>
<a name="l00103"></a>00103 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span>
<a name="l00104"></a>00104 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span>
<a name="l00105"></a>00105 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \</span>
<a name="l00106"></a>00106 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \</span>
<a name="l00107"></a>00107 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span>
<a name="l00108"></a>00108 <span class="preprocessor">  )</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \</span>
<a name="l00111"></a>00111 <span class="preprocessor">  (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                      \</span>
<a name="l00112"></a>00112 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span>
<a name="l00113"></a>00113 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \</span>
<a name="l00114"></a>00114 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \</span>
<a name="l00115"></a>00115 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span>
<a name="l00116"></a>00116 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span>
<a name="l00117"></a>00117 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \</span>
<a name="l00118"></a>00118 <span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \</span>
<a name="l00119"></a>00119 <span class="preprocessor">  )</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00122"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gaa0eeb18fe26e73411bc4ab40105a057d">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \</span>
<a name="l00123"></a>00123 <span class="preprocessor">  (   ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                    \</span>
<a name="l00124"></a>00124 <span class="preprocessor">   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \</span>
<a name="l00125"></a>00125 <span class="preprocessor">  )</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gac14f6ec1d7d0451a58218df8edf72aed">00127</a> <span class="preprocessor">#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \</span>
<a name="l00128"></a>00128 <span class="preprocessor">  (   ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                 \</span>
<a name="l00129"></a>00129 <span class="preprocessor">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \</span>
<a name="l00130"></a>00130 <span class="preprocessor">  )</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gaa11e62ce60da60765d5743d3b786c68f">00132</a> <span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \</span>
<a name="l00133"></a>00133 <span class="preprocessor">  (   ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)               \</span>
<a name="l00134"></a>00134 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \</span>
<a name="l00135"></a>00135 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \</span>
<a name="l00136"></a>00136 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \</span>
<a name="l00137"></a>00137 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \</span>
<a name="l00138"></a>00138 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \</span>
<a name="l00139"></a>00139 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \</span>
<a name="l00140"></a>00140 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \</span>
<a name="l00141"></a>00141 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \</span>
<a name="l00142"></a>00142 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \</span>
<a name="l00143"></a>00143 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \</span>
<a name="l00144"></a>00144 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \</span>
<a name="l00145"></a>00145 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \</span>
<a name="l00146"></a>00146 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \</span>
<a name="l00147"></a>00147 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \</span>
<a name="l00148"></a>00148 <span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \</span>
<a name="l00149"></a>00149 <span class="preprocessor">  )</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga912befda003947e4ec40c2a5f7e7674d">00151</a> <span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \</span>
<a name="l00152"></a>00152 <span class="preprocessor">  (   ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)           \</span>
<a name="l00153"></a>00153 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \</span>
<a name="l00154"></a>00154 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \</span>
<a name="l00155"></a>00155 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \</span>
<a name="l00156"></a>00156 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \</span>
<a name="l00157"></a>00157 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \</span>
<a name="l00158"></a>00158 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \</span>
<a name="l00159"></a>00159 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \</span>
<a name="l00160"></a>00160 <span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \</span>
<a name="l00161"></a>00161 <span class="preprocessor">  )</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="l00164"></a>00164 <span class="comment">/* ADC group injected                                                         */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#if defined(ADC3)</span>
<a name="l00166"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gaf2fdbd0f4e6c29aa704cc9e8dba763ac">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \</span>
<a name="l00167"></a>00167 <span class="preprocessor">  ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))              \</span>
<a name="l00168"></a>00168 <span class="preprocessor">    ? (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                  \</span>
<a name="l00169"></a>00169 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)             \</span>
<a name="l00170"></a>00170 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)              \</span>
<a name="l00171"></a>00171 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)             \</span>
<a name="l00172"></a>00172 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)              \</span>
<a name="l00173"></a>00173 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)              \</span>
<a name="l00174"></a>00174 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)             \</span>
<a name="l00175"></a>00175 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)           \</span>
<a name="l00176"></a>00176 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)              \</span>
<a name="l00177"></a>00177 <span class="preprocessor">      )                                                                        \</span>
<a name="l00178"></a>00178 <span class="preprocessor">      :                                                                        \</span>
<a name="l00179"></a>00179 <span class="preprocessor">      (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                  \</span>
<a name="l00180"></a>00180 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)             \</span>
<a name="l00181"></a>00181 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)              \</span>
<a name="l00182"></a>00182 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)              \</span>
<a name="l00183"></a>00183 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)              \</span>
<a name="l00184"></a>00184 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC3)         \</span>
<a name="l00185"></a>00185 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_TRGO)             \</span>
<a name="l00186"></a>00186 <span class="preprocessor">       || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_CH4)              \</span>
<a name="l00187"></a>00187 <span class="preprocessor">      )                                                                        \</span>
<a name="l00188"></a>00188 <span class="preprocessor">  )</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F105xC) || defined (STM32F107xC)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__)                         \</span>
<a name="l00192"></a>00192 <span class="preprocessor">  (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                      \</span>
<a name="l00193"></a>00193 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span>
<a name="l00194"></a>00194 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span>
<a name="l00195"></a>00195 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span>
<a name="l00196"></a>00196 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \</span>
<a name="l00197"></a>00197 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \</span>
<a name="l00198"></a>00198 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span>
<a name="l00199"></a>00199 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \</span>
<a name="l00200"></a>00200 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span>
<a name="l00201"></a>00201 <span class="preprocessor">  )</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__)                         \</span>
<a name="l00204"></a>00204 <span class="preprocessor">  (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                      \</span>
<a name="l00205"></a>00205 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span>
<a name="l00206"></a>00206 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span>
<a name="l00207"></a>00207 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span>
<a name="l00208"></a>00208 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \</span>
<a name="l00209"></a>00209 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \</span>
<a name="l00210"></a>00210 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span>
<a name="l00211"></a>00211 <span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \</span>
<a name="l00212"></a>00212 <span class="preprocessor">  )</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00215"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga45c919b072e997ccaf704cd53129aaa5">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \</span>
<a name="l00216"></a>00216 <span class="preprocessor">  (   ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                     \</span>
<a name="l00217"></a>00217 <span class="preprocessor">   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \</span>
<a name="l00218"></a>00218 <span class="preprocessor">  )</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>
<a name="l00220"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga0dac3075014944d254b1f9ff3734d544">00220</a> <span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \</span>
<a name="l00221"></a>00221 <span class="preprocessor">  (   ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)               \</span>
<a name="l00222"></a>00222 <span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \</span>
<a name="l00223"></a>00223 <span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \</span>
<a name="l00224"></a>00224 <span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \</span>
<a name="l00225"></a>00225 <span class="preprocessor">  )</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga4375df2c05c704a7f99100615beec717">00227</a> <span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \</span>
<a name="l00228"></a>00228 <span class="preprocessor">  (   ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)           \</span>
<a name="l00229"></a>00229 <span class="preprocessor">   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \</span>
<a name="l00230"></a>00230 <span class="preprocessor">  )</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span>
<a name="l00234"></a>00234 <span class="comment">/* multimode.                                                                 */</span>
<a name="l00235"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#gac7e1b27983b0de26f76348741e424380">00235</a> <span class="preprocessor">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span>
<a name="l00236"></a>00236 <span class="preprocessor">  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \</span>
<a name="l00237"></a>00237 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span>
<a name="l00238"></a>00238 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL_FAST)                  \</span>
<a name="l00239"></a>00239 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL_SLOW)                  \</span>
<a name="l00240"></a>00240 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span>
<a name="l00241"></a>00241 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span>
<a name="l00242"></a>00242 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span>
<a name="l00243"></a>00243 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span>
<a name="l00244"></a>00244 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTFAST_INJ_SIM)              \</span>
<a name="l00245"></a>00245 <span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTSLOW_INJ_SIM)              \</span>
<a name="l00246"></a>00246 <span class="preprocessor">  )</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span>
<a name="l00248"></a><a class="code" href="group/group__ADC__LL__Private__Macros.html#ga151a894e7d26bd9ba596b687f2447e29">00248</a> <span class="preprocessor">#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \</span>
<a name="l00249"></a>00249 <span class="preprocessor">  (   ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                        \</span>
<a name="l00250"></a>00250 <span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \</span>
<a name="l00251"></a>00251 <span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \</span>
<a name="l00252"></a>00252 <span class="preprocessor">  )</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>
<a name="l00254"></a>00254 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l00255"></a>00255 <span class="comment">/**</span>
<a name="l00256"></a>00256 <span class="comment">  * @}</span>
<a name="l00257"></a>00257 <span class="comment">  */</span>
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 
<a name="l00260"></a>00260 <span class="comment">/* Private function prototypes -----------------------------------------------*/</span>
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00263"></a>00263 <span class="comment">/** @addtogroup ADC_LL_Exported_Functions</span>
<a name="l00264"></a>00264 <span class="comment">  * @{</span>
<a name="l00265"></a>00265 <span class="comment">  */</span>
<a name="l00266"></a>00266 <span class="comment"></span>
<a name="l00267"></a>00267 <span class="comment">/** @addtogroup ADC_LL_EF_Init</span>
<a name="l00268"></a>00268 <span class="comment">  * @{</span>
<a name="l00269"></a>00269 <span class="comment">  */</span>
<a name="l00270"></a>00270 <span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment">  * @brief  De-initialize registers of all ADC instances belonging to</span>
<a name="l00273"></a>00273 <span class="comment">  *         the same ADC common instance to their default reset values.</span>
<a name="l00274"></a>00274 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l00275"></a>00275 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l00276"></a>00276 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00277"></a>00277 <span class="comment">  *          - SUCCESS: ADC common registers are de-initialized</span>
<a name="l00278"></a>00278 <span class="comment">  *          - ERROR: not applicable</span>
<a name="l00279"></a>00279 <span class="comment">  */</span>
<a name="l00280"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gaabf4980383a969a50936309e5ce84627">00280</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#gaabf4980383a969a50936309e5ce84627" title="De-initialize registers of all ADC instances belonging to the same ADC common instance to their defau...">LL_ADC_CommonDeInit</a>(ADC_Common_TypeDef *ADCxy_COMMON)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282   <span class="comment">/* Check the parameters */</span>
<a name="l00283"></a>00283   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
<a name="l00284"></a>00284   
<a name="l00285"></a>00285   <span class="comment">/* Force reset of ADC clock (core clock) */</span>
<a name="l00286"></a>00286   <a class="code" href="group/group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad" title="Force APB2 peripherals reset.">LL_APB2_GRP1_ForceReset</a>(<a class="code" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga95a083b31baf3b4bd9abed94fa42d35f">LL_APB2_GRP1_PERIPH_ADC1</a>);
<a name="l00287"></a>00287   
<a name="l00288"></a>00288   <span class="comment">/* Release reset of ADC clock (core clock) */</span>
<a name="l00289"></a>00289   <a class="code" href="group/group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd" title="Release APB2 peripherals reset.">LL_APB2_GRP1_ReleaseReset</a>(<a class="code" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga95a083b31baf3b4bd9abed94fa42d35f">LL_APB2_GRP1_PERIPH_ADC1</a>);
<a name="l00290"></a>00290   
<a name="l00291"></a>00291   <span class="keywordflow">return</span> SUCCESS;
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 <span class="comment"></span>
<a name="l00294"></a>00294 <span class="comment">/**</span>
<a name="l00295"></a>00295 <span class="comment">  * @brief  Initialize some features of ADC common parameters</span>
<a name="l00296"></a>00296 <span class="comment">  *         (all ADC instances belonging to the same ADC common instance)</span>
<a name="l00297"></a>00297 <span class="comment">  *         and multimode (for devices with several ADC instances available).</span>
<a name="l00298"></a>00298 <span class="comment">  * @note   The setting of ADC common parameters is conditioned to</span>
<a name="l00299"></a>00299 <span class="comment">  *         ADC instances state:</span>
<a name="l00300"></a>00300 <span class="comment">  *         All ADC instances belonging to the same ADC common instance</span>
<a name="l00301"></a>00301 <span class="comment">  *         must be disabled.</span>
<a name="l00302"></a>00302 <span class="comment">  * @param  ADCxy_COMMON ADC common instance</span>
<a name="l00303"></a>00303 <span class="comment">  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )</span>
<a name="l00304"></a>00304 <span class="comment">  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure</span>
<a name="l00305"></a>00305 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00306"></a>00306 <span class="comment">  *          - SUCCESS: ADC common registers are initialized</span>
<a name="l00307"></a>00307 <span class="comment">  *          - ERROR: ADC common registers are not initialized</span>
<a name="l00308"></a>00308 <span class="comment">  */</span>
<a name="l00309"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#ga4a9e97a6e29cb1d9d997171600830c24">00309</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#ga4a9e97a6e29cb1d9d997171600830c24" title="Initialize some features of ADC common parameters (all ADC instances belonging to the same ADC common...">LL_ADC_CommonInit</a>(ADC_Common_TypeDef *ADCxy_COMMON, <a class="code" href="structLL__ADC__CommonInitTypeDef.html" title="Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311   ErrorStatus status = SUCCESS;
<a name="l00312"></a>00312   
<a name="l00313"></a>00313   <span class="comment">/* Check the parameters */</span>
<a name="l00314"></a>00314   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
<a name="l00315"></a>00315 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gac7e1b27983b0de26f76348741e424380">IS_LL_ADC_MULTI_MODE</a>(ADC_CommonInitStruct-&gt;<a class="code" href="structLL__ADC__CommonInitTypeDef.html#a4e01cebf086b406cecedac6eb254fdff">Multimode</a>));
<a name="l00317"></a>00317 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l00318"></a>00318 
<a name="l00319"></a>00319   <span class="comment">/* Note: Hardware constraint (refer to description of functions             */</span>
<a name="l00320"></a>00320   <span class="comment">/*       &quot;LL_ADC_SetCommonXXX()&quot; and &quot;LL_ADC_SetMultiXXX()&quot;):               */</span>
<a name="l00321"></a>00321   <span class="comment">/*       On this STM32 serie, setting of these features is conditioned to   */</span>
<a name="l00322"></a>00322   <span class="comment">/*       ADC state:                                                         */</span>
<a name="l00323"></a>00323   <span class="comment">/*       All ADC instances of the ADC common group must be disabled.        */</span>
<a name="l00324"></a>00324   <span class="keywordflow">if</span>(<a class="code" href="group/group__ADC__LL__EM__HELPER__MACRO.html#ga7389f2efada78ba7e5794169c8e7cfb6" title="Helper macro to check if all ADC instances sharing the same ADC common instance are disabled...">__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE</a>(ADCxy_COMMON) == 0U)
<a name="l00325"></a>00325   {
<a name="l00326"></a>00326     <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="l00327"></a>00327     <span class="comment">/*  - common to several ADC                                               */</span>
<a name="l00328"></a>00328     <span class="comment">/*    (all ADC instances belonging to the same ADC common instance)       */</span>
<a name="l00329"></a>00329     <span class="comment">/*  - multimode (if several ADC instances available on the                */</span>
<a name="l00330"></a>00330     <span class="comment">/*    selected device)                                                    */</span>
<a name="l00331"></a>00331     <span class="comment">/*    - Set ADC multimode configuration                                   */</span>
<a name="l00332"></a>00332     <span class="comment">/*    - Set ADC multimode DMA transfer                                    */</span>
<a name="l00333"></a>00333     <span class="comment">/*    - Set ADC multimode: delay between 2 sampling phases                */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>    <span class="keywordflow">if</span>(ADC_CommonInitStruct-&gt;<a class="code" href="structLL__ADC__CommonInitTypeDef.html#a4e01cebf086b406cecedac6eb254fdff">Multimode</a> != <a class="code" href="group/group__ADC__LL__EC__MULTI__MODE.html#gac2fc08072a3bb2b5e097a52ebf24facc">LL_ADC_MULTI_INDEPENDENT</a>)
<a name="l00336"></a>00336     {
<a name="l00337"></a>00337       MODIFY_REG(ADCxy_COMMON-&gt;CR1,
<a name="l00338"></a>00338                  ADC_CR1_DUALMOD,
<a name="l00339"></a>00339                  ADC_CommonInitStruct-&gt;<a class="code" href="structLL__ADC__CommonInitTypeDef.html#a4e01cebf086b406cecedac6eb254fdff">Multimode</a>
<a name="l00340"></a>00340                 );
<a name="l00341"></a>00341     }
<a name="l00342"></a>00342     <span class="keywordflow">else</span>
<a name="l00343"></a>00343     {
<a name="l00344"></a>00344       MODIFY_REG(ADCxy_COMMON-&gt;CR1,
<a name="l00345"></a>00345                  ADC_CR1_DUALMOD,
<a name="l00346"></a>00346                  <a class="code" href="group/group__ADC__LL__EC__MULTI__MODE.html#gac2fc08072a3bb2b5e097a52ebf24facc">LL_ADC_MULTI_INDEPENDENT</a>
<a name="l00347"></a>00347                 );
<a name="l00348"></a>00348     }
<a name="l00349"></a>00349 <span class="preprocessor">#endif</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>  }
<a name="l00351"></a>00351   <span class="keywordflow">else</span>
<a name="l00352"></a>00352   {
<a name="l00353"></a>00353     <span class="comment">/* Initialization error: One or several ADC instances belonging to        */</span>
<a name="l00354"></a>00354     <span class="comment">/* the same ADC common instance are not disabled.                         */</span>
<a name="l00355"></a>00355     status = ERROR;
<a name="l00356"></a>00356   }
<a name="l00357"></a>00357   
<a name="l00358"></a>00358   <span class="keywordflow">return</span> status;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">/**</span>
<a name="l00362"></a>00362 <span class="comment">  * @brief  Set each @ref LL_ADC_CommonInitTypeDef field to default value.</span>
<a name="l00363"></a>00363 <span class="comment">  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure</span>
<a name="l00364"></a>00364 <span class="comment">  *                              whose fields will be set to default values.</span>
<a name="l00365"></a>00365 <span class="comment">  * @retval None</span>
<a name="l00366"></a>00366 <span class="comment">  */</span>
<a name="l00367"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gad89d3f232fa24cc05c4332dc237e4105">00367</a> <span class="keywordtype">void</span> <a class="code" href="group/group__ADC__LL__EF__Init.html#gad89d3f232fa24cc05c4332dc237e4105" title="Set each LL_ADC_CommonInitTypeDef field to default value.">LL_ADC_CommonStructInit</a>(<a class="code" href="structLL__ADC__CommonInitTypeDef.html" title="Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct)
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369   <span class="comment">/* Set ADC_CommonInitStruct fields to default values */</span>
<a name="l00370"></a>00370   <span class="comment">/* Set fields of ADC common */</span>
<a name="l00371"></a>00371   <span class="comment">/* (all ADC instances belonging to the same ADC common instance) */</span>
<a name="l00372"></a>00372   
<a name="l00373"></a>00373 <span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>  <span class="comment">/* Set fields of ADC multimode */</span>
<a name="l00375"></a>00375   ADC_CommonInitStruct-&gt;<a class="code" href="structLL__ADC__CommonInitTypeDef.html#a4e01cebf086b406cecedac6eb254fdff">Multimode</a>             = <a class="code" href="group/group__ADC__LL__EC__MULTI__MODE.html#gac2fc08072a3bb2b5e097a52ebf24facc">LL_ADC_MULTI_INDEPENDENT</a>;
<a name="l00376"></a>00376 <span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span>
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 <span class="comment"></span>
<a name="l00379"></a>00379 <span class="comment">/**</span>
<a name="l00380"></a>00380 <span class="comment">  * @brief  De-initialize registers of the selected ADC instance</span>
<a name="l00381"></a>00381 <span class="comment">  *         to their default reset values.</span>
<a name="l00382"></a>00382 <span class="comment">  * @note   To reset all ADC instances quickly (perform a hard reset),</span>
<a name="l00383"></a>00383 <span class="comment">  *         use function @ref LL_ADC_CommonDeInit().</span>
<a name="l00384"></a>00384 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l00385"></a>00385 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00386"></a>00386 <span class="comment">  *          - SUCCESS: ADC registers are de-initialized</span>
<a name="l00387"></a>00387 <span class="comment">  *          - ERROR: ADC registers are not de-initialized</span>
<a name="l00388"></a>00388 <span class="comment">  */</span>
<a name="l00389"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gaa9250cf719912495b65f1b3598a5540f">00389</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#gaa9250cf719912495b65f1b3598a5540f" title="De-initialize registers of the selected ADC instance to their default reset values.">LL_ADC_DeInit</a>(ADC_TypeDef *ADCx)
<a name="l00390"></a>00390 {
<a name="l00391"></a>00391   ErrorStatus status = SUCCESS;
<a name="l00392"></a>00392   
<a name="l00393"></a>00393   <span class="comment">/* Check the parameters */</span>
<a name="l00394"></a>00394   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));
<a name="l00395"></a>00395   
<a name="l00396"></a>00396   <span class="comment">/* Disable ADC instance if not already disabled.                            */</span>
<a name="l00397"></a>00397   <span class="keywordflow">if</span>(<a class="code" href="group/group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7" title="Get the selected ADC instance enable state.">LL_ADC_IsEnabled</a>(ADCx) == 1U)
<a name="l00398"></a>00398   {
<a name="l00399"></a>00399     <span class="comment">/* Set ADC group regular trigger source to SW start to ensure to not      */</span>
<a name="l00400"></a>00400     <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span>
<a name="l00401"></a>00401     <span class="comment">/* ADC disable process.                                                   */</span>
<a name="l00402"></a>00402     <a class="code" href="group/group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee" title="Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event...">LL_ADC_REG_SetTriggerSource</a>(ADCx, <a class="code" href="group/group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>);
<a name="l00403"></a>00403     
<a name="l00404"></a>00404     <span class="comment">/* Set ADC group injected trigger source to SW start to ensure to not     */</span>
<a name="l00405"></a>00405     <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span>
<a name="l00406"></a>00406     <span class="comment">/* ADC disable process.                                                   */</span>
<a name="l00407"></a>00407     <a class="code" href="group/group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga0fb7ff462ebb4012826511d784a695dd" title="Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer even...">LL_ADC_INJ_SetTriggerSource</a>(ADCx, <a class="code" href="group/group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga59323553c029c5328dc8d5328ac9b4fc">LL_ADC_INJ_TRIG_SOFTWARE</a>);
<a name="l00408"></a>00408     
<a name="l00409"></a>00409     <span class="comment">/* Disable the ADC instance */</span>
<a name="l00410"></a>00410     <a class="code" href="group/group__ADC__LL__EF__Operation__ADC__Instance.html#ga31da4d9d6e18538b71d54d253de8428e" title="Disable the selected ADC instance.">LL_ADC_Disable</a>(ADCx);
<a name="l00411"></a>00411   }
<a name="l00412"></a>00412   
<a name="l00413"></a>00413   <span class="comment">/* Check whether ADC state is compliant with expected state */</span>
<a name="l00414"></a>00414   <span class="comment">/* (hardware requirements of bits state to reset registers below) */</span>
<a name="l00415"></a>00415   <span class="keywordflow">if</span>(READ_BIT(ADCx-&gt;CR2, ADC_CR2_ADON) == 0U)
<a name="l00416"></a>00416   {
<a name="l00417"></a>00417     <span class="comment">/* ========== Reset ADC registers ========== */</span>
<a name="l00418"></a>00418     <span class="comment">/* Reset register SR */</span>
<a name="l00419"></a>00419     CLEAR_BIT(ADCx-&gt;SR,
<a name="l00420"></a>00420               (  <a class="code" href="group/group__ADC__LL__EC__FLAG.html#ga7da5d7360f982275d863debfe41b043b">LL_ADC_FLAG_STRT</a>
<a name="l00421"></a>00421                | <a class="code" href="group/group__ADC__LL__EC__FLAG.html#gaaf22b393f63d98d2dc918606ee93b8e6">LL_ADC_FLAG_JSTRT</a>
<a name="l00422"></a>00422                | <a class="code" href="group/group__ADC__LL__EC__FLAG.html#ga769f70361a80b7d226dc8c81f2919b27">LL_ADC_FLAG_EOS</a>
<a name="l00423"></a>00423                | <a class="code" href="group/group__ADC__LL__EC__FLAG.html#ga2554751824e0d4697fbaaf650d3daa59">LL_ADC_FLAG_JEOS</a>
<a name="l00424"></a>00424                | <a class="code" href="group/group__ADC__LL__EC__FLAG.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a> )
<a name="l00425"></a>00425              );
<a name="l00426"></a>00426     
<a name="l00427"></a>00427     <span class="comment">/* Reset register CR1 */</span>
<a name="l00428"></a>00428 <span class="preprocessor">  #if defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>
<a name="l00430"></a>00430     CLEAR_BIT(ADCx-&gt;CR1,
<a name="l00431"></a>00431               (  ADC_CR1_AWDEN   | ADC_CR1_JAWDEN  | ADC_CR1_DUALMOD
<a name="l00432"></a>00432                | ADC_CR1_DISCNUM | ADC_CR1_JDISCEN | ADC_CR1_DISCEN
<a name="l00433"></a>00433                | ADC_CR1_JAUTO   | ADC_CR1_AWDSGL  | ADC_CR1_SCAN
<a name="l00434"></a>00434                | ADC_CR1_JEOCIE  | ADC_CR1_AWDIE   | ADC_CR1_EOCIE
<a name="l00435"></a>00435                | ADC_CR1_AWDCH                                     )
<a name="l00436"></a>00436              );
<a name="l00437"></a>00437 <span class="preprocessor">  #else </span>
<a name="l00438"></a>00438 <span class="preprocessor"></span>
<a name="l00439"></a>00439     CLEAR_BIT(ADCx-&gt;CR1,
<a name="l00440"></a>00440               (  ADC_CR1_AWDEN   | ADC_CR1_JAWDEN  | ADC_CR1_DISCNUM 
<a name="l00441"></a>00441                | ADC_CR1_JDISCEN | ADC_CR1_DISCEN  | ADC_CR1_JAUTO
<a name="l00442"></a>00442                | ADC_CR1_AWDSGL  | ADC_CR1_SCAN    | ADC_CR1_JEOCIE  
<a name="l00443"></a>00443                | ADC_CR1_AWDIE   | ADC_CR1_EOCIE   | ADC_CR1_AWDCH )
<a name="l00444"></a>00444              );
<a name="l00445"></a>00445 <span class="preprocessor">  #endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    
<a name="l00447"></a>00447     <span class="comment">/* Reset register CR2 */</span>
<a name="l00448"></a>00448     CLEAR_BIT(ADCx-&gt;CR2,
<a name="l00449"></a>00449               (  ADC_CR2_TSVREFE
<a name="l00450"></a>00450                | ADC_CR2_SWSTART  | ADC_CR2_EXTTRIG  | ADC_CR2_EXTSEL
<a name="l00451"></a>00451                | ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL
<a name="l00452"></a>00452                | ADC_CR2_ALIGN    | ADC_CR2_DMA
<a name="l00453"></a>00453                | ADC_CR2_RSTCAL   | ADC_CR2_CAL
<a name="l00454"></a>00454                | ADC_CR2_CONT     | ADC_CR2_ADON                      )
<a name="l00455"></a>00455              );
<a name="l00456"></a>00456     
<a name="l00457"></a>00457     <span class="comment">/* Reset register SMPR1 */</span>
<a name="l00458"></a>00458     CLEAR_BIT(ADCx-&gt;SMPR1,
<a name="l00459"></a>00459               (  ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16
<a name="l00460"></a>00460                | ADC_SMPR1_SMP15 | ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13
<a name="l00461"></a>00461                | ADC_SMPR1_SMP12 | ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10)
<a name="l00462"></a>00462              );
<a name="l00463"></a>00463     
<a name="l00464"></a>00464     <span class="comment">/* Reset register SMPR2 */</span>
<a name="l00465"></a>00465     CLEAR_BIT(ADCx-&gt;SMPR2,
<a name="l00466"></a>00466               (  ADC_SMPR2_SMP9
<a name="l00467"></a>00467                | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | ADC_SMPR2_SMP6
<a name="l00468"></a>00468                | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | ADC_SMPR2_SMP3
<a name="l00469"></a>00469                | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | ADC_SMPR2_SMP0)
<a name="l00470"></a>00470              );
<a name="l00471"></a>00471     
<a name="l00472"></a>00472     <span class="comment">/* Reset register JOFR1 */</span>
<a name="l00473"></a>00473     CLEAR_BIT(ADCx-&gt;JOFR1, ADC_JOFR1_JOFFSET1);
<a name="l00474"></a>00474     <span class="comment">/* Reset register JOFR2 */</span>
<a name="l00475"></a>00475     CLEAR_BIT(ADCx-&gt;JOFR2, ADC_JOFR2_JOFFSET2);
<a name="l00476"></a>00476     <span class="comment">/* Reset register JOFR3 */</span>
<a name="l00477"></a>00477     CLEAR_BIT(ADCx-&gt;JOFR3, ADC_JOFR3_JOFFSET3);
<a name="l00478"></a>00478     <span class="comment">/* Reset register JOFR4 */</span>
<a name="l00479"></a>00479     CLEAR_BIT(ADCx-&gt;JOFR4, ADC_JOFR4_JOFFSET4);
<a name="l00480"></a>00480     
<a name="l00481"></a>00481     <span class="comment">/* Reset register HTR */</span>
<a name="l00482"></a>00482     SET_BIT(ADCx-&gt;HTR, ADC_HTR_HT);
<a name="l00483"></a>00483     <span class="comment">/* Reset register LTR */</span>
<a name="l00484"></a>00484     CLEAR_BIT(ADCx-&gt;LTR, ADC_LTR_LT);
<a name="l00485"></a>00485     
<a name="l00486"></a>00486     <span class="comment">/* Reset register SQR1 */</span>
<a name="l00487"></a>00487     CLEAR_BIT(ADCx-&gt;SQR1,
<a name="l00488"></a>00488               (  ADC_SQR1_L
<a name="l00489"></a>00489                | ADC_SQR1_SQ16
<a name="l00490"></a>00490                | ADC_SQR1_SQ15 | ADC_SQR1_SQ14 | ADC_SQR1_SQ13)
<a name="l00491"></a>00491              );
<a name="l00492"></a>00492              
<a name="l00493"></a>00493     <span class="comment">/* Reset register SQR2 */</span>
<a name="l00494"></a>00494     CLEAR_BIT(ADCx-&gt;SQR2,
<a name="l00495"></a>00495               (  ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10
<a name="l00496"></a>00496                | ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7)
<a name="l00497"></a>00497              );
<a name="l00498"></a>00498     
<a name="l00499"></a>00499     
<a name="l00500"></a>00500     <span class="comment">/* Reset register JSQR */</span>
<a name="l00501"></a>00501     CLEAR_BIT(ADCx-&gt;JSQR,
<a name="l00502"></a>00502               (  ADC_JSQR_JL
<a name="l00503"></a>00503                | ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3
<a name="l00504"></a>00504                | ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  )
<a name="l00505"></a>00505              );
<a name="l00506"></a>00506     
<a name="l00507"></a>00507     <span class="comment">/* Reset register DR */</span>
<a name="l00508"></a>00508     <span class="comment">/* bits in access mode read only, no direct reset applicable */</span>
<a name="l00509"></a>00509     
<a name="l00510"></a>00510     <span class="comment">/* Reset registers JDR1, JDR2, JDR3, JDR4 */</span>
<a name="l00511"></a>00511     <span class="comment">/* bits in access mode read only, no direct reset applicable */</span>
<a name="l00512"></a>00512     
<a name="l00513"></a>00513   }
<a name="l00514"></a>00514   
<a name="l00515"></a>00515   <span class="keywordflow">return</span> status;
<a name="l00516"></a>00516 }
<a name="l00517"></a>00517 <span class="comment"></span>
<a name="l00518"></a>00518 <span class="comment">/**</span>
<a name="l00519"></a>00519 <span class="comment">  * @brief  Initialize some features of ADC instance.</span>
<a name="l00520"></a>00520 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC instance.</span>
<a name="l00521"></a>00521 <span class="comment">  *         Affects both group regular and group injected (availability</span>
<a name="l00522"></a>00522 <span class="comment">  *         of ADC group injected depends on STM32 families).</span>
<a name="l00523"></a>00523 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00524"></a>00524 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Instance .</span>
<a name="l00525"></a>00525 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="l00526"></a>00526 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00527"></a>00527 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00528"></a>00528 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00529"></a>00529 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00530"></a>00530 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00531"></a>00531 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00532"></a>00532 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00533"></a>00533 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00534"></a>00534 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00535"></a>00535 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00536"></a>00536 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00537"></a>00537 <span class="comment">  * @note   After using this function, some other features must be configured</span>
<a name="l00538"></a>00538 <span class="comment">  *         using LL unitary functions.</span>
<a name="l00539"></a>00539 <span class="comment">  *         The minimum configuration remaining to be done is:</span>
<a name="l00540"></a>00540 <span class="comment">  *          - Set ADC group regular or group injected sequencer:</span>
<a name="l00541"></a>00541 <span class="comment">  *            map channel on the selected sequencer rank.</span>
<a name="l00542"></a>00542 <span class="comment">  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().</span>
<a name="l00543"></a>00543 <span class="comment">  *          - Set ADC channel sampling time</span>
<a name="l00544"></a>00544 <span class="comment">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="l00545"></a>00545 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l00546"></a>00546 <span class="comment">  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="l00547"></a>00547 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00548"></a>00548 <span class="comment">  *          - SUCCESS: ADC registers are initialized</span>
<a name="l00549"></a>00549 <span class="comment">  *          - ERROR: ADC registers are not initialized</span>
<a name="l00550"></a>00550 <span class="comment">  */</span>
<a name="l00551"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gaf56b9dfe03236adc5be79e69748a894e">00551</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#gaf56b9dfe03236adc5be79e69748a894e" title="Initialize some features of ADC instance.">LL_ADC_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__InitTypeDef.html" title="Structure definition of some features of ADC instance.">LL_ADC_InitTypeDef</a> *ADC_InitStruct)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553   ErrorStatus status = SUCCESS;
<a name="l00554"></a>00554   
<a name="l00555"></a>00555   <span class="comment">/* Check the parameters */</span>
<a name="l00556"></a>00556   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));
<a name="l00557"></a>00557   
<a name="l00558"></a>00558   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#ga5cffc5e6279a1d1b5bf89086877897be">IS_LL_ADC_DATA_ALIGN</a>(ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#a72da6ace16b0af53bf5d7d6f30045e27">DataAlignment</a>));
<a name="l00559"></a>00559   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gab2f86c8ba49e1d371ed62e1a7cb57460">IS_LL_ADC_SCAN_SELECTION</a>(ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#ad2aef0646a50cb064658bdf1adacdd2b">SequencersScanMode</a>));
<a name="l00560"></a>00560   
<a name="l00561"></a>00561   <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="l00562"></a>00562   <span class="comment">/*       ADC instance must be disabled.                                     */</span>
<a name="l00563"></a>00563   <span class="keywordflow">if</span>(<a class="code" href="group/group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7" title="Get the selected ADC instance enable state.">LL_ADC_IsEnabled</a>(ADCx) == 0U)
<a name="l00564"></a>00564   {
<a name="l00565"></a>00565     <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="l00566"></a>00566     <span class="comment">/*  - ADC instance                                                        */</span>
<a name="l00567"></a>00567     <span class="comment">/*    - Set ADC conversion data alignment                                 */</span>
<a name="l00568"></a>00568     MODIFY_REG(ADCx-&gt;CR1,
<a name="l00569"></a>00569                  ADC_CR1_SCAN
<a name="l00570"></a>00570               ,
<a name="l00571"></a>00571                  ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#ad2aef0646a50cb064658bdf1adacdd2b">SequencersScanMode</a>
<a name="l00572"></a>00572               );
<a name="l00573"></a>00573     
<a name="l00574"></a>00574     MODIFY_REG(ADCx-&gt;CR2,
<a name="l00575"></a>00575                  ADC_CR2_ALIGN
<a name="l00576"></a>00576               ,
<a name="l00577"></a>00577                  ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#a72da6ace16b0af53bf5d7d6f30045e27">DataAlignment</a>
<a name="l00578"></a>00578               );
<a name="l00579"></a>00579 
<a name="l00580"></a>00580   }
<a name="l00581"></a>00581   <span class="keywordflow">else</span>
<a name="l00582"></a>00582   {
<a name="l00583"></a>00583     <span class="comment">/* Initialization error: ADC instance is not disabled. */</span>
<a name="l00584"></a>00584     status = ERROR;
<a name="l00585"></a>00585   }
<a name="l00586"></a>00586   <span class="keywordflow">return</span> status;
<a name="l00587"></a>00587 }
<a name="l00588"></a>00588 <span class="comment"></span>
<a name="l00589"></a>00589 <span class="comment">/**</span>
<a name="l00590"></a>00590 <span class="comment">  * @brief  Set each @ref LL_ADC_InitTypeDef field to default value.</span>
<a name="l00591"></a>00591 <span class="comment">  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure</span>
<a name="l00592"></a>00592 <span class="comment">  *                        whose fields will be set to default values.</span>
<a name="l00593"></a>00593 <span class="comment">  * @retval None</span>
<a name="l00594"></a>00594 <span class="comment">  */</span>
<a name="l00595"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#ga5b6f8e2487153c8b4de0fe554188df31">00595</a> <span class="keywordtype">void</span> <a class="code" href="group/group__ADC__LL__EF__Init.html#ga5b6f8e2487153c8b4de0fe554188df31" title="Set each LL_ADC_InitTypeDef field to default value.">LL_ADC_StructInit</a>(<a class="code" href="structLL__ADC__InitTypeDef.html" title="Structure definition of some features of ADC instance.">LL_ADC_InitTypeDef</a> *ADC_InitStruct)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597   <span class="comment">/* Set ADC_InitStruct fields to default values */</span>
<a name="l00598"></a>00598   <span class="comment">/* Set fields of ADC instance */</span>
<a name="l00599"></a>00599   ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#a72da6ace16b0af53bf5d7d6f30045e27">DataAlignment</a> = <a class="code" href="group/group__ADC__LL__EC__DATA__ALIGN.html#ga6bb1015a409e372bc898cbfebb7b9e73">LL_ADC_DATA_ALIGN_RIGHT</a>;
<a name="l00600"></a>00600   
<a name="l00601"></a>00601   <span class="comment">/* Enable scan mode to have a generic behavior with ADC of other            */</span>
<a name="l00602"></a>00602   <span class="comment">/* STM32 families, without this setting available:                          */</span>
<a name="l00603"></a>00603   <span class="comment">/* ADC group regular sequencer and ADC group injected sequencer depend      */</span>
<a name="l00604"></a>00604   <span class="comment">/* only of their own configuration.                                         */</span>
<a name="l00605"></a>00605   ADC_InitStruct-&gt;<a class="code" href="structLL__ADC__InitTypeDef.html#ad2aef0646a50cb064658bdf1adacdd2b">SequencersScanMode</a>      = <a class="code" href="group/group__ADC__LL__EC__SCAN__SELECTION.html#ga80fd835218759eb4252628f9af01dd1d">LL_ADC_SEQ_SCAN_ENABLE</a>;
<a name="l00606"></a>00606   
<a name="l00607"></a>00607 }
<a name="l00608"></a>00608 <span class="comment"></span>
<a name="l00609"></a>00609 <span class="comment">/**</span>
<a name="l00610"></a>00610 <span class="comment">  * @brief  Initialize some features of ADC group regular.</span>
<a name="l00611"></a>00611 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC group regular.</span>
<a name="l00612"></a>00612 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00613"></a>00613 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="l00614"></a>00614 <span class="comment">  *         (functions with prefix &quot;REG&quot;).</span>
<a name="l00615"></a>00615 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="l00616"></a>00616 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00617"></a>00617 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00618"></a>00618 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00619"></a>00619 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00620"></a>00620 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00621"></a>00621 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00622"></a>00622 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00623"></a>00623 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00624"></a>00624 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00625"></a>00625 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00626"></a>00626 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00627"></a>00627 <span class="comment">  * @note   After using this function, other features must be configured</span>
<a name="l00628"></a>00628 <span class="comment">  *         using LL unitary functions.</span>
<a name="l00629"></a>00629 <span class="comment">  *         The minimum configuration remaining to be done is:</span>
<a name="l00630"></a>00630 <span class="comment">  *          - Set ADC group regular or group injected sequencer:</span>
<a name="l00631"></a>00631 <span class="comment">  *            map channel on the selected sequencer rank.</span>
<a name="l00632"></a>00632 <span class="comment">  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().</span>
<a name="l00633"></a>00633 <span class="comment">  *          - Set ADC channel sampling time</span>
<a name="l00634"></a>00634 <span class="comment">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="l00635"></a>00635 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l00636"></a>00636 <span class="comment">  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="l00637"></a>00637 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00638"></a>00638 <span class="comment">  *          - SUCCESS: ADC registers are initialized</span>
<a name="l00639"></a>00639 <span class="comment">  *          - ERROR: ADC registers are not initialized</span>
<a name="l00640"></a>00640 <span class="comment">  */</span>
<a name="l00641"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#ga842216ce3c54aca39aac803a5f005c94">00641</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#ga842216ce3c54aca39aac803a5f005c94" title="Initialize some features of ADC group regular.">LL_ADC_REG_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__REG__InitTypeDef.html" title="Structure definition of some features of ADC group regular.">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct)
<a name="l00642"></a>00642 {
<a name="l00643"></a>00643   ErrorStatus status = SUCCESS;
<a name="l00644"></a>00644   
<a name="l00645"></a>00645   <span class="comment">/* Check the parameters */</span>
<a name="l00646"></a>00646   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));
<a name="l00647"></a>00647 <span class="preprocessor">#if defined(ADC3)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gab888d0e460640c67a35207e8089918a2">IS_LL_ADC_REG_TRIG_SOURCE</a>(ADCx, ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a>));
<a name="l00649"></a>00649 <span class="preprocessor">#else</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gab888d0e460640c67a35207e8089918a2">IS_LL_ADC_REG_TRIG_SOURCE</a>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a>));
<a name="l00651"></a>00651 <span class="preprocessor">#endif</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gaa11e62ce60da60765d5743d3b786c68f">IS_LL_ADC_REG_SEQ_SCAN_LENGTH</a>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>));
<a name="l00653"></a>00653   <span class="keywordflow">if</span>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a> != <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>)
<a name="l00654"></a>00654   {
<a name="l00655"></a>00655     <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#ga912befda003947e4ec40c2a5f7e7674d">IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE</a>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">SequencerDiscont</a>));
<a name="l00656"></a>00656   }
<a name="l00657"></a>00657   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gaa0eeb18fe26e73411bc4ab40105a057d">IS_LL_ADC_REG_CONTINUOUS_MODE</a>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">ContinuousMode</a>));
<a name="l00658"></a>00658   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gac14f6ec1d7d0451a58218df8edf72aed">IS_LL_ADC_REG_DMA_TRANSFER</a>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">DMATransfer</a>));
<a name="l00659"></a>00659   
<a name="l00660"></a>00660   <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="l00661"></a>00661   <span class="comment">/*       ADC instance must be disabled.                                     */</span>
<a name="l00662"></a>00662   <span class="keywordflow">if</span>(<a class="code" href="group/group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7" title="Get the selected ADC instance enable state.">LL_ADC_IsEnabled</a>(ADCx) == 0U)
<a name="l00663"></a>00663   {
<a name="l00664"></a>00664     <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="l00665"></a>00665     <span class="comment">/*  - ADC group regular                                                   */</span>
<a name="l00666"></a>00666     <span class="comment">/*    - Set ADC group regular trigger source                              */</span>
<a name="l00667"></a>00667     <span class="comment">/*    - Set ADC group regular sequencer length                            */</span>
<a name="l00668"></a>00668     <span class="comment">/*    - Set ADC group regular sequencer discontinuous mode                */</span>
<a name="l00669"></a>00669     <span class="comment">/*    - Set ADC group regular continuous mode                             */</span>
<a name="l00670"></a>00670     <span class="comment">/*    - Set ADC group regular conversion data transfer: no transfer or    */</span>
<a name="l00671"></a>00671     <span class="comment">/*      transfer by DMA, and DMA requests mode                            */</span>
<a name="l00672"></a>00672     <span class="comment">/* Note: On this STM32 serie, ADC trigger edge is set when starting       */</span>
<a name="l00673"></a>00673     <span class="comment">/*       ADC conversion.                                                  */</span>
<a name="l00674"></a>00674     <span class="comment">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */</span>
<a name="l00675"></a>00675     <span class="keywordflow">if</span>(ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a> != <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>)
<a name="l00676"></a>00676     {
<a name="l00677"></a>00677       MODIFY_REG(ADCx-&gt;CR1,
<a name="l00678"></a>00678                    ADC_CR1_DISCEN
<a name="l00679"></a>00679                  | ADC_CR1_DISCNUM
<a name="l00680"></a>00680                 ,
<a name="l00681"></a>00681                    ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>
<a name="l00682"></a>00682                  | ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">SequencerDiscont</a>
<a name="l00683"></a>00683                 );
<a name="l00684"></a>00684     }
<a name="l00685"></a>00685     <span class="keywordflow">else</span>
<a name="l00686"></a>00686     {
<a name="l00687"></a>00687       MODIFY_REG(ADCx-&gt;CR1,
<a name="l00688"></a>00688                    ADC_CR1_DISCEN
<a name="l00689"></a>00689                  | ADC_CR1_DISCNUM
<a name="l00690"></a>00690                 ,
<a name="l00691"></a>00691                    ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>
<a name="l00692"></a>00692                  | <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>
<a name="l00693"></a>00693                 );
<a name="l00694"></a>00694     }
<a name="l00695"></a>00695     
<a name="l00696"></a>00696     MODIFY_REG(ADCx-&gt;CR2,
<a name="l00697"></a>00697                  ADC_CR2_EXTSEL
<a name="l00698"></a>00698                | ADC_CR2_CONT
<a name="l00699"></a>00699                | ADC_CR2_DMA
<a name="l00700"></a>00700               ,
<a name="l00701"></a>00701                  ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a>
<a name="l00702"></a>00702                | ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">ContinuousMode</a>
<a name="l00703"></a>00703                | ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">DMATransfer</a>
<a name="l00704"></a>00704               );
<a name="l00705"></a>00705 
<a name="l00706"></a>00706     <span class="comment">/* Set ADC group regular sequencer length and scan direction */</span>
<a name="l00707"></a>00707     <span class="comment">/* Note: Hardware constraint (refer to description of this function):     */</span>
<a name="l00708"></a>00708     <span class="comment">/* Note: If ADC instance feature scan mode is disabled                    */</span>
<a name="l00709"></a>00709     <span class="comment">/*       (refer to  ADC instance initialization structure                 */</span>
<a name="l00710"></a>00710     <span class="comment">/*       parameter @ref SequencersScanMode                                */</span>
<a name="l00711"></a>00711     <span class="comment">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span>
<a name="l00712"></a>00712     <span class="comment">/*       this parameter is discarded.                                     */</span>
<a name="l00713"></a>00713     <a class="code" href="group/group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64" title="Set ADC group regular sequencer length and scan direction.">LL_ADC_REG_SetSequencerLength</a>(ADCx, ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>);
<a name="l00714"></a>00714   }
<a name="l00715"></a>00715   <span class="keywordflow">else</span>
<a name="l00716"></a>00716   {
<a name="l00717"></a>00717     <span class="comment">/* Initialization error: ADC instance is not disabled. */</span>
<a name="l00718"></a>00718     status = ERROR;
<a name="l00719"></a>00719   }
<a name="l00720"></a>00720   <span class="keywordflow">return</span> status;
<a name="l00721"></a>00721 }
<a name="l00722"></a>00722 <span class="comment"></span>
<a name="l00723"></a>00723 <span class="comment">/**</span>
<a name="l00724"></a>00724 <span class="comment">  * @brief  Set each @ref LL_ADC_REG_InitTypeDef field to default value.</span>
<a name="l00725"></a>00725 <span class="comment">  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure</span>
<a name="l00726"></a>00726 <span class="comment">  *                            whose fields will be set to default values.</span>
<a name="l00727"></a>00727 <span class="comment">  * @retval None</span>
<a name="l00728"></a>00728 <span class="comment">  */</span>
<a name="l00729"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gadce6267720bcc1292a4345c9c3e12830">00729</a> <span class="keywordtype">void</span> <a class="code" href="group/group__ADC__LL__EF__Init.html#gadce6267720bcc1292a4345c9c3e12830" title="Set each LL_ADC_REG_InitTypeDef field to default value.">LL_ADC_REG_StructInit</a>(<a class="code" href="structLL__ADC__REG__InitTypeDef.html" title="Structure definition of some features of ADC group regular.">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct)
<a name="l00730"></a>00730 {
<a name="l00731"></a>00731   <span class="comment">/* Set ADC_REG_InitStruct fields to default values */</span>
<a name="l00732"></a>00732   <span class="comment">/* Set fields of ADC group regular */</span>
<a name="l00733"></a>00733   <span class="comment">/* Note: On this STM32 serie, ADC trigger edge is set when starting         */</span>
<a name="l00734"></a>00734   <span class="comment">/*       ADC conversion.                                                    */</span>
<a name="l00735"></a>00735   <span class="comment">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().        */</span>
<a name="l00736"></a>00736   ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a>    = <a class="code" href="group/group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>;
<a name="l00737"></a>00737   ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>  = <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>;
<a name="l00738"></a>00738   ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">SequencerDiscont</a> = <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>;
<a name="l00739"></a>00739   ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#abd2a88978c9930d333bf558b9b0a6c1d">ContinuousMode</a>   = <a class="code" href="group/group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga4e47576fcc0329cd8059910d98d96d06">LL_ADC_REG_CONV_SINGLE</a>;
<a name="l00740"></a>00740   ADC_REG_InitStruct-&gt;<a class="code" href="structLL__ADC__REG__InitTypeDef.html#ae373a0e46f197e84113f7f1a68e05345">DMATransfer</a>      = <a class="code" href="group/group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaf1d5dbb354d4159e0b60504afb8185df">LL_ADC_REG_DMA_TRANSFER_NONE</a>;
<a name="l00741"></a>00741 }
<a name="l00742"></a>00742 <span class="comment"></span>
<a name="l00743"></a>00743 <span class="comment">/**</span>
<a name="l00744"></a>00744 <span class="comment">  * @brief  Initialize some features of ADC group injected.</span>
<a name="l00745"></a>00745 <span class="comment">  * @note   These parameters have an impact on ADC scope: ADC group injected.</span>
<a name="l00746"></a>00746 <span class="comment">  *         Refer to corresponding unitary functions into</span>
<a name="l00747"></a>00747 <span class="comment">  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular</span>
<a name="l00748"></a>00748 <span class="comment">  *         (functions with prefix &quot;INJ&quot;).</span>
<a name="l00749"></a>00749 <span class="comment">  * @note   The setting of these parameters by function @ref LL_ADC_Init()</span>
<a name="l00750"></a>00750 <span class="comment">  *         is conditioned to ADC state:</span>
<a name="l00751"></a>00751 <span class="comment">  *         ADC instance must be disabled.</span>
<a name="l00752"></a>00752 <span class="comment">  *         This condition is applied to all ADC features, for efficiency</span>
<a name="l00753"></a>00753 <span class="comment">  *         and compatibility over all STM32 families. However, the different</span>
<a name="l00754"></a>00754 <span class="comment">  *         features can be set under different ADC state conditions</span>
<a name="l00755"></a>00755 <span class="comment">  *         (setting possible with ADC enabled without conversion on going,</span>
<a name="l00756"></a>00756 <span class="comment">  *         ADC enabled with conversion on going, ...)</span>
<a name="l00757"></a>00757 <span class="comment">  *         Each feature can be updated afterwards with a unitary function</span>
<a name="l00758"></a>00758 <span class="comment">  *         and potentially with ADC in a different state than disabled,</span>
<a name="l00759"></a>00759 <span class="comment">  *         refer to description of each function for setting</span>
<a name="l00760"></a>00760 <span class="comment">  *         conditioned to ADC state.</span>
<a name="l00761"></a>00761 <span class="comment">  * @note   After using this function, other features must be configured</span>
<a name="l00762"></a>00762 <span class="comment">  *         using LL unitary functions.</span>
<a name="l00763"></a>00763 <span class="comment">  *         The minimum configuration remaining to be done is:</span>
<a name="l00764"></a>00764 <span class="comment">  *          - Set ADC group injected sequencer:</span>
<a name="l00765"></a>00765 <span class="comment">  *            map channel on the selected sequencer rank.</span>
<a name="l00766"></a>00766 <span class="comment">  *            Refer to function @ref LL_ADC_INJ_SetSequencerRanks().</span>
<a name="l00767"></a>00767 <span class="comment">  *          - Set ADC channel sampling time</span>
<a name="l00768"></a>00768 <span class="comment">  *            Refer to function LL_ADC_SetChannelSamplingTime();</span>
<a name="l00769"></a>00769 <span class="comment">  * @param  ADCx ADC instance</span>
<a name="l00770"></a>00770 <span class="comment">  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure</span>
<a name="l00771"></a>00771 <span class="comment">  * @retval An ErrorStatus enumeration value:</span>
<a name="l00772"></a>00772 <span class="comment">  *          - SUCCESS: ADC registers are initialized</span>
<a name="l00773"></a>00773 <span class="comment">  *          - ERROR: ADC registers are not initialized</span>
<a name="l00774"></a>00774 <span class="comment">  */</span>
<a name="l00775"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#gaf461b1071fe92a822a59f2c83d399482">00775</a> ErrorStatus <a class="code" href="group/group__ADC__LL__EF__Init.html#gaf461b1071fe92a822a59f2c83d399482" title="Initialize some features of ADC group injected.">LL_ADC_INJ_Init</a>(ADC_TypeDef *ADCx, <a class="code" href="structLL__ADC__INJ__InitTypeDef.html" title="Structure definition of some features of ADC group injected.">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct)
<a name="l00776"></a>00776 {
<a name="l00777"></a>00777   ErrorStatus status = SUCCESS;
<a name="l00778"></a>00778   
<a name="l00779"></a>00779   <span class="comment">/* Check the parameters */</span>
<a name="l00780"></a>00780   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ADC_ALL_INSTANCE(ADCx));
<a name="l00781"></a>00781 <span class="preprocessor">#if defined(ADC3)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gaf2fdbd0f4e6c29aa704cc9e8dba763ac">IS_LL_ADC_INJ_TRIG_SOURCE</a>(ADCx, ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a8276891f43e707b29ac776d0060eed26">TriggerSource</a>));
<a name="l00783"></a>00783 <span class="preprocessor">#else</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#gaf2fdbd0f4e6c29aa704cc9e8dba763ac">IS_LL_ADC_INJ_TRIG_SOURCE</a>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a8276891f43e707b29ac776d0060eed26">TriggerSource</a>));
<a name="l00785"></a>00785 <span class="preprocessor">#endif</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span>  <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#ga0dac3075014944d254b1f9ff3734d544">IS_LL_ADC_INJ_SEQ_SCAN_LENGTH</a>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a>));
<a name="l00787"></a>00787   <span class="keywordflow">if</span>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a> != <a class="code" href="group/group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#gaa2f63cfa4df8b648da32e2d480ffde33">LL_ADC_INJ_SEQ_SCAN_DISABLE</a>)
<a name="l00788"></a>00788   {
<a name="l00789"></a>00789     <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#ga4375df2c05c704a7f99100615beec717">IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE</a>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#af5315212626d936a234e71ffd5faaa1a">SequencerDiscont</a>));
<a name="l00790"></a>00790   }
<a name="l00791"></a>00791   <a class="code" href="stm32f1xx__ll__adc_8c.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group/group__ADC__LL__Private__Macros.html#ga45c919b072e997ccaf704cd53129aaa5">IS_LL_ADC_INJ_TRIG_AUTO</a>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a4453cedc5a0cb5042398a2ab24873a51">TrigAuto</a>));
<a name="l00792"></a>00792   
<a name="l00793"></a>00793   <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span>
<a name="l00794"></a>00794   <span class="comment">/*       ADC instance must be disabled.                                     */</span>
<a name="l00795"></a>00795   <span class="keywordflow">if</span>(<a class="code" href="group/group__ADC__LL__EF__Operation__ADC__Instance.html#ga454aa94716b38980c9aba0cee71074a7" title="Get the selected ADC instance enable state.">LL_ADC_IsEnabled</a>(ADCx) == 0U)
<a name="l00796"></a>00796   {
<a name="l00797"></a>00797     <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span>
<a name="l00798"></a>00798     <span class="comment">/*  - ADC group injected                                                  */</span>
<a name="l00799"></a>00799     <span class="comment">/*    - Set ADC group injected trigger source                             */</span>
<a name="l00800"></a>00800     <span class="comment">/*    - Set ADC group injected sequencer length                           */</span>
<a name="l00801"></a>00801     <span class="comment">/*    - Set ADC group injected sequencer discontinuous mode               */</span>
<a name="l00802"></a>00802     <span class="comment">/*    - Set ADC group injected conversion trigger: independent or         */</span>
<a name="l00803"></a>00803     <span class="comment">/*      from ADC group regular                                            */</span>
<a name="l00804"></a>00804     <span class="comment">/* Note: On this STM32 serie, ADC trigger edge is set when starting       */</span>
<a name="l00805"></a>00805     <span class="comment">/*       ADC conversion.                                                  */</span>
<a name="l00806"></a>00806     <span class="comment">/*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */</span>
<a name="l00807"></a>00807     <span class="keywordflow">if</span>(ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a> != <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>)
<a name="l00808"></a>00808     {
<a name="l00809"></a>00809       MODIFY_REG(ADCx-&gt;CR1,
<a name="l00810"></a>00810                    ADC_CR1_JDISCEN
<a name="l00811"></a>00811                  | ADC_CR1_JAUTO
<a name="l00812"></a>00812                 ,
<a name="l00813"></a>00813                    ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#af5315212626d936a234e71ffd5faaa1a">SequencerDiscont</a>
<a name="l00814"></a>00814                  | ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a4453cedc5a0cb5042398a2ab24873a51">TrigAuto</a>
<a name="l00815"></a>00815                 );
<a name="l00816"></a>00816     }
<a name="l00817"></a>00817     <span class="keywordflow">else</span>
<a name="l00818"></a>00818     {
<a name="l00819"></a>00819       MODIFY_REG(ADCx-&gt;CR1,
<a name="l00820"></a>00820                    ADC_CR1_JDISCEN
<a name="l00821"></a>00821                  | ADC_CR1_JAUTO
<a name="l00822"></a>00822                 ,
<a name="l00823"></a>00823                    <a class="code" href="group/group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>
<a name="l00824"></a>00824                  | ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a4453cedc5a0cb5042398a2ab24873a51">TrigAuto</a>
<a name="l00825"></a>00825                 );
<a name="l00826"></a>00826     }
<a name="l00827"></a>00827     
<a name="l00828"></a>00828     MODIFY_REG(ADCx-&gt;CR2,
<a name="l00829"></a>00829                ADC_CR2_JEXTSEL
<a name="l00830"></a>00830               ,
<a name="l00831"></a>00831                ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a8276891f43e707b29ac776d0060eed26">TriggerSource</a>
<a name="l00832"></a>00832               );
<a name="l00833"></a>00833     
<a name="l00834"></a>00834     <span class="comment">/* Note: Hardware constraint (refer to description of this function):     */</span>
<a name="l00835"></a>00835     <span class="comment">/* Note: If ADC instance feature scan mode is disabled                    */</span>
<a name="l00836"></a>00836     <span class="comment">/*       (refer to  ADC instance initialization structure                 */</span>
<a name="l00837"></a>00837     <span class="comment">/*       parameter @ref SequencersScanMode                                */</span>
<a name="l00838"></a>00838     <span class="comment">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span>
<a name="l00839"></a>00839     <span class="comment">/*       this parameter is discarded.                                     */</span>
<a name="l00840"></a>00840     <a class="code" href="group/group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaa49f5a606336cc4842e6825d40142933" title="Set ADC group injected sequencer length and scan direction.">LL_ADC_INJ_SetSequencerLength</a>(ADCx, ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a>);
<a name="l00841"></a>00841   }
<a name="l00842"></a>00842   <span class="keywordflow">else</span>
<a name="l00843"></a>00843   {
<a name="l00844"></a>00844     <span class="comment">/* Initialization error: ADC instance is not disabled. */</span>
<a name="l00845"></a>00845     status = ERROR;
<a name="l00846"></a>00846   }
<a name="l00847"></a>00847   <span class="keywordflow">return</span> status;
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 <span class="comment"></span>
<a name="l00850"></a>00850 <span class="comment">/**</span>
<a name="l00851"></a>00851 <span class="comment">  * @brief  Set each @ref LL_ADC_INJ_InitTypeDef field to default value.</span>
<a name="l00852"></a>00852 <span class="comment">  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure</span>
<a name="l00853"></a>00853 <span class="comment">  *                            whose fields will be set to default values.</span>
<a name="l00854"></a>00854 <span class="comment">  * @retval None</span>
<a name="l00855"></a>00855 <span class="comment">  */</span>
<a name="l00856"></a><a class="code" href="group/group__ADC__LL__EF__Init.html#ga53338c211cee9c750ab4c97345600578">00856</a> <span class="keywordtype">void</span> <a class="code" href="group/group__ADC__LL__EF__Init.html#ga53338c211cee9c750ab4c97345600578" title="Set each LL_ADC_INJ_InitTypeDef field to default value.">LL_ADC_INJ_StructInit</a>(<a class="code" href="structLL__ADC__INJ__InitTypeDef.html" title="Structure definition of some features of ADC group injected.">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct)
<a name="l00857"></a>00857 {
<a name="l00858"></a>00858   <span class="comment">/* Set ADC_INJ_InitStruct fields to default values */</span>
<a name="l00859"></a>00859   <span class="comment">/* Set fields of ADC group injected */</span>
<a name="l00860"></a>00860   ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a8276891f43e707b29ac776d0060eed26">TriggerSource</a>    = <a class="code" href="group/group__ADC__LL__EC__INJ__TRIGGER__SOURCE.html#ga59323553c029c5328dc8d5328ac9b4fc">LL_ADC_INJ_TRIG_SOFTWARE</a>;
<a name="l00861"></a>00861   ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a>  = <a class="code" href="group/group__ADC__LL__EC__INJ__SEQ__SCAN__LENGTH.html#gaa2f63cfa4df8b648da32e2d480ffde33">LL_ADC_INJ_SEQ_SCAN_DISABLE</a>;
<a name="l00862"></a>00862   ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#af5315212626d936a234e71ffd5faaa1a">SequencerDiscont</a> = <a class="code" href="group/group__ADC__LL__EC__INJ__SEQ__DISCONT__MODE.html#ga9b8c280d34aa8a4a31a9c6ddb424d007">LL_ADC_INJ_SEQ_DISCONT_DISABLE</a>;
<a name="l00863"></a>00863   ADC_INJ_InitStruct-&gt;<a class="code" href="structLL__ADC__INJ__InitTypeDef.html#a4453cedc5a0cb5042398a2ab24873a51">TrigAuto</a>         = <a class="code" href="group/group__ADC__LL__EC__INJ__TRIG__AUTO.html#ga497d56b9938e64af3814840fefc57a54">LL_ADC_INJ_TRIG_INDEPENDENT</a>;
<a name="l00864"></a>00864 }
<a name="l00865"></a>00865 <span class="comment"></span>
<a name="l00866"></a>00866 <span class="comment">/**</span>
<a name="l00867"></a>00867 <span class="comment">  * @}</span>
<a name="l00868"></a>00868 <span class="comment">  */</span>
<a name="l00869"></a>00869 <span class="comment"></span>
<a name="l00870"></a>00870 <span class="comment">/**</span>
<a name="l00871"></a>00871 <span class="comment">  * @}</span>
<a name="l00872"></a>00872 <span class="comment">  */</span>
<a name="l00873"></a>00873 <span class="comment"></span>
<a name="l00874"></a>00874 <span class="comment">/**</span>
<a name="l00875"></a>00875 <span class="comment">  * @}</span>
<a name="l00876"></a>00876 <span class="comment">  */</span>
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span>
<a name="l00879"></a>00879 <span class="comment"></span>
<a name="l00880"></a>00880 <span class="comment">/**</span>
<a name="l00881"></a>00881 <span class="comment">  * @}</span>
<a name="l00882"></a>00882 <span class="comment">  */</span>
<a name="l00883"></a>00883 
<a name="l00884"></a>00884 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l00885"></a>00885 
<a name="l00886"></a>00886 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:53 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
