<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_host_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_host_global_regs Struct Reference</h1><!-- doxytag: class="dwc_otg_host_global_regs" -->The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Configuration Register.  <a href="#fd7d93b5ffcb6c7c0a84ef656e6e68de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#d5ad893315e7b0dde27a3c5867dc56d0">hfir</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame Interval Register.  <a href="#d5ad893315e7b0dde27a3c5867dc56d0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#cebb0d86d0776473ef30eeac61e8692c">hfnum</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame Number / Frame Remaining Register.  <a href="#cebb0d86d0776473ef30eeac61e8692c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#fa21568e8b2f87538105f7109a9d1719">reserved40C</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved.  <a href="#fa21568e8b2f87538105f7109a9d1719"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#bf1a1528a2e479d86318d49ecd52ee40">hptxsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Periodic Transmit FIFO/ Queue Status Register.  <a href="#bf1a1528a2e479d86318d49ecd52ee40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#7c41808b0a69ed7d2125eb3afbbf6c14">haint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host All Channels Interrupt Register.  <a href="#7c41808b0a69ed7d2125eb3afbbf6c14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#317f5059d4c2dc91da041f5c0a4819fc">haintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host All Channels Interrupt Mask Register.  <a href="#317f5059d4c2dc91da041f5c0a4819fc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html#9a6af0a2c19d7b6228c7a40c9078907b">hflbaddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Frame List Base Address Register .  <a href="#9a6af0a2c19d7b6228c7a40c9078907b"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers. 
<p>
Host Global Registers offsets 400h-7FFh. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01627">1627</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="fd7d93b5ffcb6c7c0a84ef656e6e68de"></a><!-- doxytag: member="dwc_otg_host_global_regs::hcfg" ref="fd7d93b5ffcb6c7c0a84ef656e6e68de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">dwc_otg_host_global_regs::hcfg</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Configuration Register. 
<p>
<em>Offset: 400h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01629">1629</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="d5ad893315e7b0dde27a3c5867dc56d0"></a><!-- doxytag: member="dwc_otg_host_global_regs::hfir" ref="d5ad893315e7b0dde27a3c5867dc56d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#d5ad893315e7b0dde27a3c5867dc56d0">dwc_otg_host_global_regs::hfir</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Frame Interval Register. 
<p>
<em>Offset: 404h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01631">1631</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="cebb0d86d0776473ef30eeac61e8692c"></a><!-- doxytag: member="dwc_otg_host_global_regs::hfnum" ref="cebb0d86d0776473ef30eeac61e8692c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#cebb0d86d0776473ef30eeac61e8692c">dwc_otg_host_global_regs::hfnum</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Frame Number / Frame Remaining Register. 
<p>
<em>Offset: 408h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01633">1633</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="fa21568e8b2f87538105f7109a9d1719"></a><!-- doxytag: member="dwc_otg_host_global_regs::reserved40C" ref="fa21568e8b2f87538105f7109a9d1719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#fa21568e8b2f87538105f7109a9d1719">dwc_otg_host_global_regs::reserved40C</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved. 
<p>
<em>Offset: 40Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01635">1635</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="bf1a1528a2e479d86318d49ecd52ee40"></a><!-- doxytag: member="dwc_otg_host_global_regs::hptxsts" ref="bf1a1528a2e479d86318d49ecd52ee40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#bf1a1528a2e479d86318d49ecd52ee40">dwc_otg_host_global_regs::hptxsts</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Periodic Transmit FIFO/ Queue Status Register. 
<p>
<em>Offset: 410h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01637">1637</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="7c41808b0a69ed7d2125eb3afbbf6c14"></a><!-- doxytag: member="dwc_otg_host_global_regs::haint" ref="7c41808b0a69ed7d2125eb3afbbf6c14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#7c41808b0a69ed7d2125eb3afbbf6c14">dwc_otg_host_global_regs::haint</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host All Channels Interrupt Register. 
<p>
<em>Offset: 414h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01639">1639</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="317f5059d4c2dc91da041f5c0a4819fc"></a><!-- doxytag: member="dwc_otg_host_global_regs::haintmsk" ref="317f5059d4c2dc91da041f5c0a4819fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#317f5059d4c2dc91da041f5c0a4819fc">dwc_otg_host_global_regs::haintmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host All Channels Interrupt Mask Register. 
<p>
<em>Offset: 418h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01641">1641</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="9a6af0a2c19d7b6228c7a40c9078907b"></a><!-- doxytag: member="dwc_otg_host_global_regs::hflbaddr" ref="9a6af0a2c19d7b6228c7a40c9078907b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__host__global__regs.html#9a6af0a2c19d7b6228c7a40c9078907b">dwc_otg_host_global_regs::hflbaddr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Frame List Base Address Register . 
<p>
<em>Offset: 41Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01643">1643</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
