\hypertarget{union__hw__ftm__conf}{}\section{\+\_\+hw\+\_\+ftm\+\_\+conf Union Reference}
\label{union__hw__ftm__conf}\index{\+\_\+hw\+\_\+ftm\+\_\+conf@{\+\_\+hw\+\_\+ftm\+\_\+conf}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+O\+NF -\/ Configuration (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+conf\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__conf_aae8c557a114e38e6d72d382dea3a9716}{}\label{union__hw__ftm__conf_aae8c557a114e38e6d72d382dea3a9716}

\item 
struct \hyperlink{struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+conf\+::\+\_\+hw\+\_\+ftm\+\_\+conf\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__conf_a7187ba386ddf39f57e2ee107953b0d19}{}\label{union__hw__ftm__conf_a7187ba386ddf39f57e2ee107953b0d19}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+O\+NF -\/ Configuration (RW) 

Reset value\+: 0x00000000U

This register selects the number of times that the F\+TM counter overflow should occur before the T\+OF bit to be set, the F\+TM behavior in B\+DM modes, the use of an external global time base, and the global time base signal generation. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
