 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 12:31:48 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.53       0.63 f
  memblk/U86/Y (AND4X1_RVT)                               0.10       0.74 f
  memblk/U85/Y (AND4X1_RVT)                               0.13       0.87 f
  memblk/U84/Y (NAND3X0_RVT)                              0.36       1.23 r
  memblk/U17/Y (INVX1_RVT)                                3.45       4.68 f
  memblk/U5/Y (INVX1_RVT)                                 4.65       9.33 r
  memblk/U45/Y (AO22X1_RVT)                               3.96      13.29 r
  memblk/FIFO_reg[3][10]/D (DFFX1_RVT)                    0.01      13.30 r
  data arrival time                                                 13.30

  clock ideal_clock1 (rise edge)                         15.20      15.20
  clock network delay (ideal)                             0.00      15.20
  clock uncertainty                                      -0.10      15.10
  memblk/FIFO_reg[3][10]/CLK (DFFX1_RVT)                  0.00      15.10 r
  library setup time                                     -0.06      15.04
  data required time                                                15.04
  --------------------------------------------------------------------------
  data required time                                                15.04
  data arrival time                                                -13.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


1
