{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739835102664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739835102668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 17:31:42 2025 " "Processing started: Mon Feb 17 17:31:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739835102668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835102668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835102668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739835103648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739835103648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING spart.sv(37) " "Verilog HDL Declaration information at spart.sv(37): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739835108039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "transmitting TRANSMITTING spart.sv(37) " "Verilog HDL Declaration information at spart.sv(37): object \"transmitting\" differs only in case from object \"TRANSMITTING\" in the same scope" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739835108040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab3/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab3/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739835108048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835108048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab3/lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab3/lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "../lab1_spart.v" "" { Text "I:/ece554/ECE554_minilab3/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739835108100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835108100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab3/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab3/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../driver.sv" "" { Text "I:/ece554/ECE554_minilab3/driver.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739835108148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835108148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_spart " "Elaborating entity \"lab1_spart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739835109005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "../lab1_spart.v" "spart0" { Text "I:/ece554/ECE554_minilab3/lab1_spart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739835109070 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "spart.sv(49) " "Verilog HDL Conditional Statement error at spart.sv(49): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 49 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739835109072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "division_buffer spart.sv(46) " "Verilog HDL Always Construct warning at spart.sv(46): inferring latch(es) for variable \"division_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739835109072 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(65) " "Verilog HDL assignment warning at spart.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739835109072 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(70) " "Verilog HDL assignment warning at spart.sv(70): truncated value with size 32 to match size of target (16)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739835109072 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spart.sv(74) " "Verilog HDL assignment warning at spart.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739835109073 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(126) " "Verilog HDL assignment warning at spart.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739835109073 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spart.sv(157) " "Verilog HDL Case Statement information at spart.sv(157): all case item expressions in this case statement are onehot" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739835109075 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[0\] spart.sv(46) " "Inferred latch for \"division_buffer\[0\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109078 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[1\] spart.sv(46) " "Inferred latch for \"division_buffer\[1\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109078 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[2\] spart.sv(46) " "Inferred latch for \"division_buffer\[2\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109078 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[3\] spart.sv(46) " "Inferred latch for \"division_buffer\[3\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[4\] spart.sv(46) " "Inferred latch for \"division_buffer\[4\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[5\] spart.sv(46) " "Inferred latch for \"division_buffer\[5\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[6\] spart.sv(46) " "Inferred latch for \"division_buffer\[6\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[7\] spart.sv(46) " "Inferred latch for \"division_buffer\[7\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[8\] spart.sv(46) " "Inferred latch for \"division_buffer\[8\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[9\] spart.sv(46) " "Inferred latch for \"division_buffer\[9\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[10\] spart.sv(46) " "Inferred latch for \"division_buffer\[10\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109079 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[11\] spart.sv(46) " "Inferred latch for \"division_buffer\[11\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109081 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[12\] spart.sv(46) " "Inferred latch for \"division_buffer\[12\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109081 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[13\] spart.sv(46) " "Inferred latch for \"division_buffer\[13\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109081 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[14\] spart.sv(46) " "Inferred latch for \"division_buffer\[14\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109081 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division_buffer\[15\] spart.sv(46) " "Inferred latch for \"division_buffer\[15\]\" at spart.sv(46)" {  } { { "../spart.sv" "" { Text "I:/ece554/ECE554_minilab3/spart.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109081 "|lab1_spart|spart:spart0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "spart:spart0 " "Can't elaborate user hierarchy \"spart:spart0\"" {  } { { "../lab1_spart.v" "spart0" { Text "I:/ece554/ECE554_minilab3/lab1_spart.v" 71 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739835109084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece554/ECE554_minilab3/quartus/lab1_spart.map.smsg " "Generated suppressed messages file I:/ece554/ECE554_minilab3/quartus/lab1_spart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109130 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739835109352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 17 17:31:49 2025 " "Processing ended: Mon Feb 17 17:31:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739835109352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739835109352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739835109352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835109352 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739835110248 ""}
