Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/uart_tx.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/uart_rx.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/view_data.vhd" in Library work.
Entity <view_data> compiled.
Entity <view_data> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <view_data> in library <work> (architecture <behavioral>) with generics.
	HZ_mux = 120
	HZ_reloj = 12000000
	periodo_t = 100000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing generic Entity <view_data> in library <work> (Architecture <behavioral>).
	HZ_mux = 120
	HZ_reloj = 12000000
	periodo_t = 100000
Entity <view_data> analyzed. Unit <view_data> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_tx>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/uart_tx.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IO_P1>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$addsub0000>.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 47.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 61.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 62.
    Found 8-bit register for signal <puente>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/uart_rx.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <salida_bit>.
    Found 8-bit register for signal <salida_datos>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$share0000> created at line 36.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 48.
    Found 7-bit comparator less for signal <estado$cmp_lt0001> created at line 60.
    Found 3-bit comparator less for signal <estado$cmp_lt0002> created at line 66.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 67.
    Found 8-bit register for signal <info>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/mux.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <estado_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado_1> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <estado_1>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado_1> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
Unit <mux> synthesized.


Synthesizing Unit <view_data>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/view_data.vhd".
    Found 17-bit up counter for signal <conteo>.
    Found 3-bit up counter for signal <num_dis>.
    Found 3-bit comparator less for signal <num_dis$cmp_lt0000> created at line 35.
    Found 17-bit comparator less for signal <num_dis$cmp_lt0001> created at line 31.
    Found 8-bit 4-to-1 multiplexer for signal <salto>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <view_data> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/TOP.vhd".
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 4
 7-bit adder                                           : 4
# Counters                                             : 2
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 32
 1-bit register                                        : 20
 3-bit register                                        : 4
 7-bit register                                        : 4
 8-bit register                                        : 4
# Latches                                              : 1
 2-bit latch                                           : 1
# Comparators                                          : 12
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 5
 7-bit comparator less                                 : 6
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_uart_rx_1/estado/FSM> on signal <estado[1:2]> with gray encoding.
Optimizing FSM <Inst_uart_rx_2/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_uart_tx_1/estado/FSM> on signal <estado[1:2]> with gray encoding.
Optimizing FSM <Inst_uart_tx_2/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 4
 7-bit adder                                           : 4
# Counters                                             : 2
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Latches                                              : 1
 2-bit latch                                           : 1
# Comparators                                          : 12
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 5
 7-bit comparator less                                 : 6
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <uart_rx> ...

Optimizing unit <view_data> ...

Optimizing unit <mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 21.
FlipFlop Inst_uart_rx_1/estado_FSM_FFd2 has been replicated 1 time(s)
FlipFlop Inst_uart_rx_2/estado_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 353
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 18
#      LUT2                        : 39
#      LUT2_L                      : 4
#      LUT3                        : 35
#      LUT3_D                      : 2
#      LUT4                        : 158
#      LUT4_D                      : 12
#      LUT4_L                      : 12
#      MUXCY                       : 23
#      MUXF5                       : 23
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 124
#      FD                          : 44
#      FDE                         : 32
#      FDR                         : 19
#      FDRE                        : 3
#      FDS                         : 24
#      LDC                         : 1
#      LDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 13
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      154  out of    704    21%  
 Number of Slice Flip Flops:            124  out of   1408     8%  
 Number of 4 input LUTs:                288  out of   1408    20%  
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    108    32%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK                                | BUFGP                    | 122   |
Inst_uart_rx_2/salida_bit          | NONE(Inst_mux/estado_1_1)| 2     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+--------------------------+-------+
Control Signal                                        | Buffer(FF name)          | Load  |
------------------------------------------------------+--------------------------+-------+
Inst_uart_rx_1/salida_bit(Inst_uart_rx_1/salida_bit:Q)| NONE(Inst_mux/estado_1_0)| 2     |
------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.264ns (Maximum Frequency: 189.971MHz)
   Minimum input arrival time before clock: 5.679ns
   Maximum output required time after clock: 7.842ns
   Maximum combinational path delay: 7.823ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.264ns (frequency: 189.971MHz)
  Total number of paths / destination ports: 2315 / 187
-------------------------------------------------------------------------
Delay:               5.264ns (Levels of Logic = 4)
  Source:            Inst_uart_rx_2/estado_FSM_FFd1 (FF)
  Destination:       Inst_uart_rx_2/conteo_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_uart_rx_2/estado_FSM_FFd1 to Inst_uart_rx_2/conteo_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.495   1.094  Inst_uart_rx_2/estado_FSM_FFd1 (Inst_uart_rx_2/estado_FSM_FFd1)
     LUT4_L:I2->LO         1   0.561   0.102  Inst_uart_rx_2/estado_cmp_lt00011_SW2 (N91)
     LUT4:I3->O            6   0.561   0.571  Inst_uart_rx_2/info_1_mux0000110 (Inst_uart_rx_2/N4)
     LUT4_D:I3->O          5   0.561   0.561  Inst_uart_rx_2/conteo_mux0000<0>1 (Inst_uart_rx_2/N01)
     LUT4:I2->O            1   0.561   0.000  Inst_uart_rx_2/conteo_mux0000<5>1 (Inst_uart_rx_2/conteo_mux0000<5>)
     FD:D                      0.197          Inst_uart_rx_2/conteo_5
    ----------------------------------------
    Total                      5.264ns (2.936ns logic, 2.328ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 156 / 94
-------------------------------------------------------------------------
Offset:              5.679ns (Levels of Logic = 5)
  Source:            SALIDA_P6 (PAD)
  Destination:       Inst_uart_rx_2/conteo_6 (FF)
  Destination Clock: CLK rising

  Data Path: SALIDA_P6 to Inst_uart_rx_2/conteo_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.824   1.180  SALIDA_P6_IBUF (SALIDA_P6_IBUF)
     LUT4_L:I0->LO         1   0.561   0.102  Inst_uart_rx_2/estado_cmp_lt00011_SW2 (N91)
     LUT4:I3->O            6   0.561   0.571  Inst_uart_rx_2/info_1_mux0000110 (Inst_uart_rx_2/N4)
     LUT4_D:I3->O          5   0.561   0.561  Inst_uart_rx_2/conteo_mux0000<0>1 (Inst_uart_rx_2/N01)
     LUT4:I2->O            1   0.561   0.000  Inst_uart_rx_2/conteo_mux0000<5>1 (Inst_uart_rx_2/conteo_mux0000<5>)
     FD:D                      0.197          Inst_uart_rx_2/conteo_5
    ----------------------------------------
    Total                      5.679ns (3.265ns logic, 2.414ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 51 / 20
-------------------------------------------------------------------------
Offset:              7.686ns (Levels of Logic = 3)
  Source:            Inst_view_data/num_dis_2 (FF)
  Destination:       DISPLAY<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_view_data/num_dis_2 to DISPLAY<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.495   0.805  Inst_view_data/num_dis_2 (Inst_view_data/num_dis_2)
     LUT3:I0->O            2   0.561   0.488  Inst_view_data/enable<0>1 (enable_0_OBUF)
     LUT4:I0->O            2   0.561   0.380  Inst_view_data/Display<7>1 (DISPLAY_1_OBUF)
     OBUF:I->O                 4.396          DISPLAY_7_OBUF (DISPLAY<7>)
    ----------------------------------------
    Total                      7.686ns (6.013ns logic, 1.673ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_uart_rx_2/salida_bit'
  Total number of paths / destination ports: 30 / 15
-------------------------------------------------------------------------
Offset:              7.842ns (Levels of Logic = 3)
  Source:            Inst_mux/estado_1_1 (LATCH)
  Destination:       DISPLAY<4> (PAD)
  Source Clock:      Inst_uart_rx_2/salida_bit falling

  Data Path: Inst_mux/estado_1_1 to DISPLAY<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             14   0.629   0.958  Inst_mux/estado_1_1 (Inst_mux/estado_1_1)
     LUT4:I0->O            1   0.561   0.380  Inst_view_data/Display<4>_SW2 (N189)
     LUT3:I2->O            1   0.561   0.357  Inst_view_data/Display<4> (DISPLAY_4_OBUF)
     OBUF:I->O                 4.396          DISPLAY_4_OBUF (DISPLAY<4>)
    ----------------------------------------
    Total                      7.842ns (6.147ns logic, 1.695ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               7.823ns (Levels of Logic = 4)
  Source:            PUSH_3 (PAD)
  Destination:       DISPLAY<3> (PAD)

  Data Path: PUSH_3 to DISPLAY<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  PUSH_3_IBUF (PUSH_3_IBUF)
     LUT4:I0->O            2   0.561   0.446  Inst_view_data/Display<5>_SW0 (N51)
     LUT4:I1->O            1   0.562   0.357  Inst_view_data/Display<3> (DISPLAY_3_OBUF)
     OBUF:I->O                 4.396          DISPLAY_3_OBUF (DISPLAY<3>)
    ----------------------------------------
    Total                      7.823ns (6.343ns logic, 1.480ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.33 secs
 
--> 

Total memory usage is 4513356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

