<module name="CTRL_MODULE_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_CORE_REVISION" acronym="CONTROL_CORE_REVISION" offset="0x0" width="32" description="Control module revision identifier Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="REVISON" width="32" begin="31" end="0" resetval="TI Internal data" description="IP Revision enum=hl_scheme . enum=legacy_scheme ." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CORE_HWINFO" acronym="CONTROL_CORE_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration i.e. typically the module HDL generics (if any). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="IP_HWINFO" width="32" begin="31" end="0" resetval="0x0000 0000" description="IP-module dependent" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CORE_SYSCONFIG" acronym="CONTROL_CORE_SYSCONFIG" offset="0x10" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IP_SYSCONFIG_IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="RESERVED (not used)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STATUS" acronym="CONTROL_STATUS" offset="0x134" width="32" description="Control Module Status Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DEVICE_TYPE" width="3" begin="8" end="6" resetval="0x0" description="Device type captured at reset time Device type value sampled at power-on reset. . ." range="" rwaccess="R">
      <bitenum value="3" id="dev_gp" token="DEVICE_TYPE_3_r" description="General Purpose (GP)"/>
    </bitfield>
    <bitfield id="SYS_BOOT" width="6" begin="5" end="0" resetval="0x00" description="Sys.Boot pins state captured at reset time Sys.Boot pin values sampled at power-on reset" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SEC_ERR_STATUS_FUNC" acronym="CONTROL_SEC_ERR_STATUS_FUNC" offset="0x148" width="32" description="Firewall Error Status functional Register Access conditions. Read Only">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="BB2D_FW_ERROR" width="1" begin="23" end="23" resetval="0" description="BB2D firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_bb2d_fw_error" token="BB2D_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="bb2d_fw_error" token="BB2D_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_WAKEUP_FW_ERROR" width="1" begin="22" end="22" resetval="0" description="L4 wakeup firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_l4wkup_fw_error" token="L4_WAKEUP_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4wkup_fw_error" token="L4_WAKEUP_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="AUDIOSS_FW_ERROR" width="1" begin="19" end="19" resetval="0" description="AUDIOSS firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_audioss_init_fw_err" token="AUDIOSS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="audioss_init_fw_err" token="AUDIOSS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DEBUGSS_FW_ERROR" width="1" begin="18" end="18" resetval="0" description="DebugSS firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_debugss_fw_err" token="DEBUGSS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="debugss_fw_err" token="DEBUGSS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_CONFIG_FW_ERROR" width="1" begin="17" end="17" resetval="0" description="L4 config firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_l4config_fw_err" token="L4_CONFIG_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4config_fw_err" token="L4_CONFIG_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_PERIPH_FW_ERROR" width="1" begin="16" end="16" resetval="0" description="L4 periph firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_l4periph_fw_err" token="L4_PERIPH_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4periph_fw_err" token="L4_PERIPH_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="ISS_FW_ERROR" width="1" begin="15" end="15" resetval="0" description="ISS firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_iss_fw_err" token="ISS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="iss_fw_err" token="ISS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DSS_FW_ERROR" width="1" begin="14" end="14" resetval="0" description="DSS firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_dss_fw_err" token="DSS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="dss_fw_err" token="DSS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPU_FW_ERROR" width="1" begin="13" end="13" resetval="0" description="GPU firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_gpu_fw_err" token="GPU_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="gpu_fw_err" token="GPU_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DISPDMA_ACC_ERROR" width="1" begin="10" end="10" resetval="0" description="DISPDMA target firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_dispdma_target_fw_err" token="DISPDMA_ACC_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="dispdma_target_fw_err" token="DISPDMA_ACC_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SYSTEMDMA_ACC_ERROR" width="1" begin="8" end="8" resetval="0" description="SYSTEMDMA target firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_systemdma_target_fw_err" token="SYSTEMDMA_ACC_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="systemdma_target_fw_err" token="SYSTEMDMA_ACC_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IVAHD_SL2_FW_ERROR" width="1" begin="6" end="6" resetval="0" description="IVAHD SL2 firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_ivahd_sl2_fw_err" token="IVAHD_SL2_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ivahd_sl2_fw_err" token="IVAHD_SL2_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DUAL_CORTEX_M4_FW_ERROR" width="1" begin="5" end="5" resetval="0" description="Dual Cortex M4 firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_ducati_fw_err" token="DUAL_CORTEX_M4_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ducati_fw_err" token="DUAL_CORTEX_M4_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="IVAHD_FW_ERROR" width="1" begin="4" end="4" resetval="0" description="IVAHD firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_ivahd_fw_err" token="IVAHD_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ivahd_fw_err" token="IVAHD_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="EMIF_FW_ERROR" width="1" begin="3" end="3" resetval="0" description="EMIF firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_emif_fw_err" token="EMIF_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="emif_fw_err" token="EMIF_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPMC_FW_ERROR" width="1" begin="2" end="2" resetval="0" description="GPMC firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_gpmc_fw_err" token="GPMC_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="gpmc_fw_err" token="GPMC_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L3RAM_FW_ERROR" width="1" begin="1" end="1" resetval="0" description="L3RAM firewall" range="" rwaccess="R">
      <bitenum value="0" id="no_l3ram_fw_err" token="L3RAM_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l3ram_fw_err" token="L3RAM_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SEC_ERR_STATUS_DEBUG" acronym="CONTROL_SEC_ERR_STATUS_DEBUG" offset="0x150" width="32" description="Firewall Error Status debug Register. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="BB2D_DBGFW_ERROR" width="1" begin="23" end="23" resetval="0" description="BB2D debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_bb2d_fw_error" token="BB2D_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="bb2d_fw_error" token="BB2D_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_WAKEUP_DBGFW_ERROR" width="1" begin="22" end="22" resetval="0" description="L4 wakeup debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_l4wkup_fw_error" token="L4_WAKEUP_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4wkup_fw_error" token="L4_WAKEUP_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="AUDIOSS_DBGFW_ERROR" width="1" begin="19" end="19" resetval="0" description="AUDIOSS debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_audioss_init_fw_err" token="AUDIOSS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="audioss_init_fw_err" token="AUDIOSS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DEBUGSS_DBGFW_ERROR" width="1" begin="18" end="18" resetval="0" description="DebugSS debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_debugss_fw_err" token="DEBUGSS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="debugss_fw_err" token="DEBUGSS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_CONFIG_DBGFW_ERROR" width="1" begin="17" end="17" resetval="0" description="L4 config debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_l4config_fw_err" token="L4_CONFIG_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4config_fw_err" token="L4_CONFIG_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_PERIPH_DBGFW_ERROR" width="1" begin="16" end="16" resetval="0" description="L4 periph debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_l4periph_fw_err" token="L4_PERIPH_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l4periph_fw_err" token="L4_PERIPH_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="ISS_DBGFW_ERROR" width="1" begin="15" end="15" resetval="0" description="ISS debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_iss_fw_err" token="ISS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="iss_fw_err" token="ISS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DSS_DBGFW_ERROR" width="1" begin="14" end="14" resetval="0" description="DSS debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_dss_fw_err" token="DSS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="dss_fw_err" token="DSS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPU_DBGFW_ERROR" width="1" begin="13" end="13" resetval="0" description="GPU debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_gpu_fw_err" token="GPU_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="gpu_fw_err" token="GPU_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="12" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVAHD_SL2_DBGFW_ERROR" width="1" begin="6" end="6" resetval="0" description="IVAHD SL2 debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_ivahd_sl2_fw_err" token="IVAHD_SL2_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ivahd_sl2_fw_err" token="IVAHD_SL2_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DUAL_CORTEX_M4_DBGFW_ERROR" width="1" begin="5" end="5" resetval="0" description="Dual Cortex M4 debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_ducati_fw_err" token="DUAL_CORTEX_M4_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ducati_fw_err" token="DUAL_CORTEX_M4_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="IVAHD_DBGFW_ERROR" width="1" begin="4" end="4" resetval="0" description="IVAHD debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_ivahd_fw_err" token="IVAHD_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="ivahd_fw_err" token="IVAHD_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="EMIF_DBGFW_ERROR" width="1" begin="3" end="3" resetval="0" description="EMIF debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_emif_fw_err" token="EMIF_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="emif_fw_err" token="EMIF_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPMC_DBGFW_ERROR" width="1" begin="2" end="2" resetval="0" description="GPMC debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_gpmc_fw_err" token="GPMC_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="gpmc_fw_err" token="GPMC_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L3RAM_DBGFW_ERROR" width="1" begin="1" end="1" resetval="0" description="L3RAM debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="no_l3ram_fw_err" token="L3RAM_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="l3ram_fw_err" token="L3RAM_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FORCEWRNP" acronym="CONTROL_FORCEWRNP" offset="0x15C" width="32" description="FORCE WRITE NON POSTED Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_FORCEWRNP" width="1" begin="0" end="0" resetval="0" description="Force mpu write non posted" range="" rwaccess="RW">
      <bitenum value="0" id="disable" token="MPU_FORCEWRNP_0" description="disable force wrnp"/>
      <bitenum value="1" id="enable" token="MPU_FORCEWRNP_1" description="force wrnp"/>
    </bitfield>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_0" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_0" offset="0x194" width="32" description="Standard Fuse OPP VDD_MM [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_1" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_1" offset="0x198" width="32" description="Standard Fuse OPP VDD_MM [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_2" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_2" offset="0x19C" width="32" description="Standard Fuse OPP VDD_MM [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_3" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_3" offset="0x1A0" width="32" description="Standard Fuse OPP VDD_MM [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_4" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_4" offset="0x1A4" width="32" description="Standard Fuse OPP VDD_MM [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_5" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_5" offset="0x1A8" width="32" description="Standard Fuse OPP VDD_MM [191:160]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_0" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_0" offset="0x1AC" width="32" description="Standard Fuse OPP VDD_MPU [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_1" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_1" offset="0x1B0" width="32" description="Standard Fuse OPP VDD_MPU [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_2" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_2" offset="0x1B4" width="32" description="Standard Fuse OPP VDD_MPU [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_3" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_3" offset="0x1B8" width="32" description="Standard Fuse OPP VDD_MPU [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_4" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_4" offset="0x1BC" width="32" description="Standard Fuse OPP VDD_MPU [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_5" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_5" offset="0x1C0" width="32" description="Standard Fuse OPP VDD_MPU [191:160]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_6" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_6" offset="0x1C4" width="32" description="Standard Fuse OPP VDD_MPU [223:192]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_6" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_7" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_7" offset="0x1C8" width="32" description="Standard Fuse OPP VDD_MPU [255:224]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_7" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_0" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_0" offset="0x1CC" width="32" description="Standard Fuse OPP VDD_CORE [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_1" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_1" offset="0x1D0" width="32" description="Standard Fuse OPP VDD_CORE [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_2" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_2" offset="0x1D4" width="32" description="Standard Fuse OPP VDD_CORE [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_3" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_3" offset="0x1D8" width="32" description="Standard Fuse OPP VDD_CORE [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_4" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_4" offset="0x1DC" width="32" description="Standard Fuse OPP VDD_CORE [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_BGAP_MM" acronym="CONTROL_STD_FUSE_OPP_BGAP_MM" offset="0x1E0" width="32" description="Standard Fuse OPP BGAP MM. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_BGAP_MM" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_BGAP_MPU" acronym="CONTROL_STD_FUSE_OPP_BGAP_MPU" offset="0x1E4" width="32" description="Standard Fuse OPP BGAP BGAP. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_BGAP_MPU" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_BGAP_CORE" acronym="CONTROL_STD_FUSE_OPP_BGAP_CORE" offset="0x1E8" width="32" description="Standard Fuse OPP BGAP CORE. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_BGAP_CORE" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_BGAP_MPU23" acronym="CONTROL_STD_FUSE_OPP_BGAP_MPU23" offset="0x1EC" width="32" description="Standard Fuse OPP BGAP MPU3. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_BGAP_MPU3" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_MPU2" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_0" acronym="CONTROL_STD_FUSE_DIE_ID_0" offset="0x200" width="32" description="Die ID Register - Part 0. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_1" acronym="CONTROL_STD_FUSE_DIE_ID_1" offset="0x208" width="32" description="Die ID Register - Part 1. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. For more information, see OMAP543x Family and Device Identification Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_2" acronym="CONTROL_STD_FUSE_DIE_ID_2" offset="0x20C" width="32" description="Die ID Register - Part 2. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. For more information, see OMAP543x Family and Device Identification Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_3" acronym="CONTROL_STD_FUSE_DIE_ID_3" offset="0x210" width="32" description="Die ID Register - Part 3. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. For more information, see OMAP543x Family and Device Identification Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_PROD_ID" acronym="CONTROL_STD_FUSE_PROD_ID" offset="0x214" width="32" description="Prod ID Register - Part 0. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_PROD_ID" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_CONF_ID_0" acronym="CONTROL_STD_FUSE_CONF_ID_0" offset="0x218" width="32" description="Standard Fuse conf [31:0]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_CONF_ID_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_CONF_ID_1" acronym="CONTROL_STD_FUSE_CONF_ID_1" offset="0x21C" width="32" description="Standard Fuse conf [63:32]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_CONF_ID_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_0" acronym="CONTROL_STD_FUSE_MPK_0" offset="0x220" width="32" description="Standard Fuse keys. Root_public_key_hash [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_1" acronym="CONTROL_STD_FUSE_MPK_1" offset="0x224" width="32" description="Standard Fuse keys. Root_public_key_hash [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_2" acronym="CONTROL_STD_FUSE_MPK_2" offset="0x228" width="32" description="Standard Fuse keys. Root_public_key_hash [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_3" acronym="CONTROL_STD_FUSE_MPK_3" offset="0x22C" width="32" description="Standard Fuse keys. Root_public_key_hash [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_4" acronym="CONTROL_STD_FUSE_MPK_4" offset="0x230" width="32" description="Standard Fuse keys. Root_public_key_hash [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_5" acronym="CONTROL_STD_FUSE_MPK_5" offset="0x234" width="32" description="Standard Fuse keys. Root_public_key_hash [191:160]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_6" acronym="CONTROL_STD_FUSE_MPK_6" offset="0x238" width="32" description="Standard Fuse keys. Root_public_key_hash [223:192]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_6" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_MPK_7" acronym="CONTROL_STD_FUSE_MPK_7" offset="0x23C" width="32" description="Standard Fuse keys. Root_public_key_hash [255:224]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_MPK_7" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_0" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_0" offset="0x240" width="32" description="Standard Fuse LVT OPP VDD_MM [31:0]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_1" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_1" offset="0x244" width="32" description="Standard Fuse LVT OPP VDD_MM [63:32]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_2" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_2" offset="0x248" width="32" description="Standard Fuse LVT OPP VDD_MM [95:64]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_3" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_3" offset="0x24C" width="32" description="Standard Fuse LVT OPP VDD_MM [127:96]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_4" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_4" offset="0x250" width="32" description="Standard Fuse LVT OPP VDD_MM [159:128]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_5" acronym="CONTROL_STD_FUSE_OPP_VDD_MM_LVT_5" offset="0x254" width="32" description="Standard Fuse LVT OPP VDD_MM [191:160]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MM_LVT_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_0" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_0" offset="0x258" width="32" description="Standard Fuse LVT OPP VDD_MPU [31:0]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_1" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_1" offset="0x25C" width="32" description="Standard Fuse LVT OPP VDD_MPU [63:32]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_2" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_2" offset="0x260" width="32" description="Standard Fuse LVT OPP VDD_MPU [95:64]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_3" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_3" offset="0x264" width="32" description="Standard Fuse LVT OPP VDD_MPU [127:96]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_4" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_4" offset="0x268" width="32" description="Standard Fuse LVT OPP VDD_MPU [159:128]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_5" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_5" offset="0x26C" width="32" description="Standard Fuse LVT OPP VDD_MPU [191:160]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_6" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_6" offset="0x270" width="32" description="Standard Fuse LVT OPP VDD_MPU [223:192]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_6" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_7" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_LVT_7" offset="0x274" width="32" description="Standard Fuse LVT OPP VDD_MPU [255:224]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_MPU_LVT_7" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_0" acronym="CONTROL_CUST_FUSE_SWRV_0" offset="0x2BC" width="32" description="Customer Fuse keys. Software Version Control [031:000] (16 bits upper Redundant field) [FIELD OVERFLOW]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_1" acronym="CONTROL_CUST_FUSE_SWRV_1" offset="0x2C0" width="32" description="Customer Fuse keys. Software Version Control [063:032] (16 bits upper Redundant field) [FIELD F]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_2" acronym="CONTROL_CUST_FUSE_SWRV_2" offset="0x2C4" width="32" description="Customer Fuse keys. Software Version Control [095:064] (16 bits upper Redundant field) [FIELD E]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_3" acronym="CONTROL_CUST_FUSE_SWRV_3" offset="0x2C8" width="32" description="Customer Fuse keys. Software Version Control [127:096] (16 bits upper Redundant field) [FIELD D]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_4" acronym="CONTROL_CUST_FUSE_SWRV_4" offset="0x2CC" width="32" description="Customer Fuse keys. Software Version Control [159:127] (16 bits upper Redundant field) [FIELD C]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_5" acronym="CONTROL_CUST_FUSE_SWRV_5" offset="0x2D0" width="32" description="Customer Fuse keys. Software Version Control [191:160] (16 bits upper Redundant field) [FIELD B]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_5" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CUST_FUSE_SWRV_6" acronym="CONTROL_CUST_FUSE_SWRV_6" offset="0x2D4" width="32" description="Customer Fuse keys. Software Version Control [223:192] (16 bits upper Redundant field) [FIELD A]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUST_FUSE_SWRV_6" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_HWOBSDIVIDER1" acronym="CONTROL_HWOBSDIVIDER1" offset="0x2D8" width="32" description="Divider selection register1. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBSDIV_USB" width="3" begin="29" end="27" resetval="0x0" description="Control USB DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_USB_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_USB_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_USB_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_USB_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_USB_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_USB_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_USB_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_USB_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="26" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBSDIV_SATA" width="3" begin="20" end="18" resetval="0x0" description="Control SATA DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_SATA_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_SATA_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_SATA_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_SATA_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_SATA_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_SATA_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_SATA_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_SATA_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_PER" width="3" begin="17" end="15" resetval="0x0" description="Control PER DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_PER_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_PER_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_PER_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_PER_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_PER_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_PER_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_PER_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_PER_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_HDMI" width="3" begin="14" end="12" resetval="0x0" description="Control HDMI DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_HDMI_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_HDMI_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_HDMI_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_HDMI_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_HDMI_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_HDMI_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_HDMI_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_HDMI_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_DSI1C" width="3" begin="11" end="9" resetval="0x0" description="Control DSI1C DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_DSI1C_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_DSI1C_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_DSI1C_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_DSI1C_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_DSI1C_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_DSI1C_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_DSI1C_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_DSI1C_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_DSI1A" width="3" begin="8" end="6" resetval="0x0" description="Control DSI1A DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_DSI1A_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_DSI1A_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_DSI1A_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_DSI1A_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_DSI1A_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_DSI1A_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_DSI1A_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_DSI1A_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_CORE" width="3" begin="5" end="3" resetval="0x0" description="Control CORE DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_CORE_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_CORE_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_CORE_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_CORE_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_CORE_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_CORE_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_CORE_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_CORE_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_ABE" width="3" begin="2" end="0" resetval="0x0" description="Control ABE DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_ABE_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_ABE_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_ABE_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_ABE_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_ABE_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_ABE_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_ABE_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_ABE_3" description="input is divided by 4"/>
    </bitfield>
  </register>
  <register id="CONTROL_HWOBSDIVIDER2" acronym="CONTROL_HWOBSDIVIDER2" offset="0x2DC" width="32" description="Divider selection register2. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="HWOBSDIV_SPARE" width="23" begin="31" end="9" resetval="0x00 0000" description="Spare, can be used to control resources" range="" rwaccess="RW"/>
    <bitfield id="HWOBSDIV_CORE13" width="3" begin="8" end="6" resetval="0x0" description="Control CORE13 divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_CORE13_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_CORE13_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_CORE13_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_CORE13_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_CORE13_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_CORE13_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_CORE13_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_CORE13_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_PER4" width="3" begin="5" end="3" resetval="0x0" description="Control PER4 divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_PER4_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_PER4_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_PER4_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_PER4_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_PER4_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_PER4_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_PER4_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_PER4_3" description="input is divided by 4"/>
    </bitfield>
    <bitfield id="HWOBSDIV_USBOTGSS" width="3" begin="2" end="0" resetval="0x0" description="Control USBOTGSS DPLL divider" range="" rwaccess="RW">
      <bitenum value="6" id="div32" token="HWOBSDIV_USBOTGSS_6" description="input is divided by 32"/>
      <bitenum value="1" id="div1" token="HWOBSDIV_USBOTGSS_1" description="input is divided by 1"/>
      <bitenum value="7" id="div64" token="HWOBSDIV_USBOTGSS_7" description="input is divided by 64"/>
      <bitenum value="0" id="noop" token="HWOBSDIV_USBOTGSS_0" description="output is 0"/>
      <bitenum value="2" id="div2" token="HWOBSDIV_USBOTGSS_2" description="input is divided by 2"/>
      <bitenum value="4" id="div8" token="HWOBSDIV_USBOTGSS_4" description="input is divided by 8"/>
      <bitenum value="5" id="div16" token="HWOBSDIV_USBOTGSS_5" description="input is divided by 16"/>
      <bitenum value="3" id="div4" token="HWOBSDIV_USBOTGSS_3" description="input is divided by 4"/>
    </bitfield>
  </register>
  <register id="CONTROL_DEV_CONF" acronym="CONTROL_DEV_CONF" offset="0x300" width="32" description="Device configuration register. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DEV_CONF" width="31" begin="31" end="1" resetval="0x0000 0000" description="Spare bits for device configuration." range="" rwaccess="RW"/>
    <bitfield id="USBPHY_PD" width="1" begin="0" end="0" resetval="0" description="Power down entire USB phy (data, common module and UTMI). Controls USB2PHYCORE.PD pin." range="" rwaccess="RW">
      <bitenum value="0" id="NormalOperation" token="USBPHY_PD_0" description="Normal operation"/>
      <bitenum value="1" id="PowerDown" token="USBPHY_PD_1" description="Power down the USB PHY"/>
    </bitfield>
  </register>
  <register id="CONTROL_DSP_BOOTADDR" acronym="CONTROL_DSP_BOOTADDR" offset="0x304" width="32" description="DSP boot loader physical address Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DSP_BOOT_LOAD_ADDR" width="22" begin="31" end="10" resetval="0x08 0000" description="DSP boot loader physical address This index addresses a 4kbytes page" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="10" begin="9" end="0" resetval="0x000" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_TEMP_SENSOR_MPU" acronym="CONTROL_TEMP_SENSOR_MPU" offset="0x32C" width="32" description="Control VBGAPTS temperature sensor and thermal comparator shutdown register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BGAP_TMPSOFF_MPU" width="1" begin="11" end="11" resetval="1" description="Temperature sensor and thermal shutdown mode." range="" rwaccess="R"/>
    <bitfield id="BGAP_EOCZ_MPU" width="1" begin="10" end="10" resetval="0" description="ADC End of Conversion. Active low, when CTRL_TEMP(9:0) is valid." range="" rwaccess="R"/>
    <bitfield id="BGAP_DTEMP_MPU" width="10" begin="9" end="0" resetval="0x000" description="Temperature data from the ADC. Valid if EOCZ is low." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_TEMP_SENSOR_MM" acronym="CONTROL_TEMP_SENSOR_MM" offset="0x330" width="32" description="Control VBGAPTS temperature sensor and thermal comparator shutdown register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BGAP_TMPSOFF_MM" width="1" begin="11" end="11" resetval="1" description="Temperature sensor and thermal shutdown mode." range="" rwaccess="R"/>
    <bitfield id="BGAP_EOCZ_MM" width="1" begin="10" end="10" resetval="0" description="ADC End of Conversion. Active low, when CTRL_TEMP(9:0) is valid." range="" rwaccess="R"/>
    <bitfield id="BGAP_DTEMP_MM" width="10" begin="9" end="0" resetval="0x000" description="Temperature data from the ADC. Valid if EOCZ is low." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_TEMP_SENSOR_CORE" acronym="CONTROL_TEMP_SENSOR_CORE" offset="0x334" width="32" description="Control VBGAPTS temperature sensor and thermal comparator shutdown register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BGAP_TMPSOFF_CORE" width="1" begin="11" end="11" resetval="1" description="Temperature sensor and thermal shutdown mode." range="" rwaccess="R"/>
    <bitfield id="BGAP_EOCZ_CORE" width="1" begin="10" end="10" resetval="0" description="ADC End of Conversion. Active low, when CTRL_TEMP(9:0) is valid." range="" rwaccess="R"/>
    <bitfield id="BGAP_DTEMP_CORE" width="10" begin="9" end="0" resetval="0x000" description="Temperature data from the ADC. Valid if EOCZ is low." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_LDOSRAM_MPU_LVT_VOLTAGE_CTRL" acronym="CONTROL_LDOSRAM_MPU_LVT_VOLTAGE_CTRL" offset="0x338" width="32" description="MPU LVT SRAM LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORTEX_M4_MMUADDRTRANSLTR" acronym="CONTROL_CORTEX_M4_MMUADDRTRANSLTR" offset="0x358" width="32" description="CORTEX_M4 reg Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M4_MMUADDRTRANSLTR" width="20" begin="19" end="0" resetval="0x0 0000" description="Used to save the mmu address boot" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORTEX_M4_MMUADDRLOGICTR" acronym="CONTROL_CORTEX_M4_MMUADDRLOGICTR" offset="0x35C" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M4_MMUADDRLOGICTR" width="20" begin="19" end="0" resetval="0x0 0000" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_HWOBS_CONTROL" acronym="CONTROL_HWOBS_CONTROL" offset="0x360" width="32" description="HW observability control. This register enables or disables HW observability outputs (to save power primarily) Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_CLKDIV_SEL_2" width="5" begin="18" end="14" resetval="0x00" description="Clock divider selection on po_hwobs(2)." range="" rwaccess="RW">
      <bitenum value="8" id="div8" token="HWOBS_CLKDIV_SEL_2_8" description="output is divided by 8"/>
      <bitenum value="1" id="nodiv" token="HWOBS_CLKDIV_SEL_2_1" description="output is not divided"/>
      <bitenum value="4" id="div4" token="HWOBS_CLKDIV_SEL_2_4" description="output is divided by 4"/>
      <bitenum value="16" id="div16" token="HWOBS_CLKDIV_SEL_2_16" description="output is divided by 16"/>
      <bitenum value="2" id="div2" token="HWOBS_CLKDIV_SEL_2_2" description="output is divided by 2"/>
    </bitfield>
    <bitfield id="HWOBS_CLKDIV_SEL_1" width="5" begin="13" end="9" resetval="0x00" description="Clock divider selection on po_hwobs(1)." range="" rwaccess="RW">
      <bitenum value="8" id="div8" token="HWOBS_CLKDIV_SEL_1_8" description="output is divided by 8"/>
      <bitenum value="1" id="nodiv" token="HWOBS_CLKDIV_SEL_1_1" description="output is not divided"/>
      <bitenum value="4" id="div4" token="HWOBS_CLKDIV_SEL_1_4" description="output is divided by 4"/>
      <bitenum value="16" id="div16" token="HWOBS_CLKDIV_SEL_1_16" description="output is divided by 16"/>
      <bitenum value="2" id="div2" token="HWOBS_CLKDIV_SEL_1_2" description="output is divided by 2"/>
    </bitfield>
    <bitfield id="HWOBS_CLKOBS_GATE_ENABLE" width="1" begin="8" end="8" resetval="0" description="Used to gate clk observable signals at the output of the DPLLs in order to save power" range="" rwaccess="RW"/>
    <bitfield id="HWOBS_CLKDIV_SEL" width="5" begin="7" end="3" resetval="0x00" description="Clock divider selection on po_hwobs(0)." range="" rwaccess="RW">
      <bitenum value="8" id="div8" token="HWOBS_CLKDIV_SEL_8" description="output is divided by 8"/>
      <bitenum value="1" id="nodiv" token="HWOBS_CLKDIV_SEL_1" description="output is not divided"/>
      <bitenum value="4" id="div4" token="HWOBS_CLKDIV_SEL_4" description="output is divided by 4"/>
      <bitenum value="16" id="div16" token="HWOBS_CLKDIV_SEL_16" description="output is divided by 16"/>
      <bitenum value="2" id="div2" token="HWOBS_CLKDIV_SEL_2" description="output is divided by 2"/>
    </bitfield>
    <bitfield id="HWOBS_ALL_ZERO_MODE" width="1" begin="2" end="2" resetval="0" description="Used to gate observable signals. When set all outputs are set to zero (can be used to check the path from HW observability to external pads)." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="HWOBS_ALL_ZERO_MODE_0" description="hw observability ports are not gated"/>
      <bitenum value="1" id="enabled" token="HWOBS_ALL_ZERO_MODE_1" description="hw observability ports are all set to 0"/>
    </bitfield>
    <bitfield id="HWOBS_ALL_ONE_MODE" width="1" begin="1" end="1" resetval="0" description="Used to gate observable signals. When set all outputs are set to one (can be used to check the path from HW observability to external pads)." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="HWOBS_ALL_ONE_MODE_0" description="hw observability ports are not gated"/>
      <bitenum value="1" id="enabled" token="HWOBS_ALL_ONE_MODE_1" description="hw observability ports are all set to 1"/>
    </bitfield>
    <bitfield id="HWOBS_MACRO_ENABLE" width="1" begin="0" end="0" resetval="0" description="Used to gate observable signals coming from macros using the 32-bit HWOBS bus definition. When deasserted all outputs of the HWOBS busdef are set to zero." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="HWOBS_MACRO_ENABLE_0" description="hw observability ports from macros are gated and set to zero"/>
      <bitenum value="1" id="enabled" token="HWOBS_MACRO_ENABLE_1" description="hw observability ports from macros are not gated"/>
    </bitfield>
  </register>
  <register id="CONTROL_PHY_POWER_USB" acronym="CONTROL_PHY_POWER_USB" offset="0x370" width="32" description="phy_power_usb Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="USB_PWRCTL_CLK_FREQ" width="10" begin="31" end="22" resetval="0x000" description="Indicates the frequency of REF_CLK 0x26: If SYSCLK = 38.4 MHz 0x1A: If SYSCLK = 26.0 MHz 0x13: If SYSCLK = 19.2 MHz 0x10: If SYSCLK = 16.8 MHz 0x0C: If SYSCLK = 12.0 MHz" range="" rwaccess="RW"/>
    <bitfield id="USB_PWRCTL_CLK_CMD" width="8" begin="21" end="14" resetval="0x00" description="Powers up/down the USB3_PHY_TX and USB3_PHY_RX modules." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_PHY_POWER_SATA" acronym="CONTROL_PHY_POWER_SATA" offset="0x374" width="32" description="phy_power_sata Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SATA_PWRCTL_CLK_FREQ" width="10" begin="31" end="22" resetval="0x000" description="Indicate the frequency of REF_CLK 0x26: If SYSCLK = 38.4 MHz 0x1A: If SYSCLK = 26.0 MHz 0x13: If SYSCLK = 19.2 MHz 0x10: If SYSCLK = 16.8 MHz 0x0C: If SYSCLK = 12.0 MHz" range="" rwaccess="RW"/>
    <bitfield id="SATA_PWRCTL_CLK_CMD" width="8" begin="21" end="14" resetval="0x00" description="Powers up/down the SATA_PHY_TX and SATA_PHY_RX modules 0x0: powers down SATA_PHY_TX and SATA_PHY_RX 0x1: powers up the SATA_PHY_RX only. 0x2: powers up the SATA_PHY_TX only. 0x3: simultaneously powers up the SATA_PHY_RX and the SATA_PHY_TX" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_MASK" acronym="CONTROL_BANDGAP_MASK" offset="0x380" width="32" description="bgap_mask Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SIDLEMODE" width="2" begin="31" end="30" resetval="0x2" description="sidlemode for bandgap" range="" rwaccess="RW">
      <bitenum value="0" id="NoIdle" token="SIDLEMODE_0" description="No Idle"/>
      <bitenum value="1" id="ForceIdle" token="SIDLEMODE_1" description="Force Idle"/>
      <bitenum value="3" id="NoFunc" token="SIDLEMODE_3" description="Reserved"/>
      <bitenum value="2" id="SmartIdle" token="SIDLEMODE_2" description="Smart Idle"/>
    </bitfield>
    <bitfield id="COUNTER_DELAY" width="3" begin="29" end="27" resetval="0x2" description="Counter delay" range="" rwaccess="RW">
      <bitenum value="1" id="c_1ms" token="COUNTER_DELAY_1" description="Delay of 1ms"/>
      <bitenum value="0" id="c_imediat" token="COUNTER_DELAY_0" description="Immediate"/>
      <bitenum value="2" id="c_10ms" token="COUNTER_DELAY_2" description="Delay of 10ms"/>
      <bitenum value="4" id="c_250ms" token="COUNTER_DELAY_4" description="Delay of 250ms"/>
      <bitenum value="5" id="c_500ms" token="COUNTER_DELAY_5" description="Delay of 500ms"/>
      <bitenum value="3" id="c_100ms" token="COUNTER_DELAY_3" description="Delay of 100ms"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREEZE_CORE" width="1" begin="23" end="23" resetval="0" description="Freeze the FIFO CORE" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="FREEZE_CORE_0" description="No operation"/>
      <bitenum value="1" id="freeze" token="FREEZE_CORE_1" description="Freeze the FIFO"/>
    </bitfield>
    <bitfield id="FREEZE_MM" width="1" begin="22" end="22" resetval="0" description="Freeze the FIFO MM" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="FREEZE_MM_0" description="No operation"/>
      <bitenum value="1" id="freeze" token="FREEZE_MM_1" description="Freeze the FIFO"/>
    </bitfield>
    <bitfield id="FREEZE_MPU" width="1" begin="21" end="21" resetval="0" description="Freeze the FIFO MPU" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="FREEZE_MPU_0" description="No operation"/>
      <bitenum value="1" id="freeze" token="FREEZE_MPU_1" description="Freeze the FIFO"/>
    </bitfield>
    <bitfield id="CLEAR_CORE" width="1" begin="20" end="20" resetval="0" description="Reset the FIFO CORE" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_CORE_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_CORE_1" description="Reset the FIFO"/>
    </bitfield>
    <bitfield id="CLEAR_MM" width="1" begin="19" end="19" resetval="0" description="Reset the FIFO MM" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_MM_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_MM_1" description="Reset the FIFO"/>
    </bitfield>
    <bitfield id="CLEAR_MPU" width="1" begin="18" end="18" resetval="0" description="Reset the FIFO MPU" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_MPU_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_MPU_1" description="Reset the FIFO"/>
    </bitfield>
    <bitfield id="CLEAR_ACCUM_CORE" width="1" begin="17" end="17" resetval="0" description="Reset the accumulator CORE. Reset also the FIFO CORE" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_ACCUM_CORE_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_ACCUM_CORE_1" description="Reset the accumulator"/>
    </bitfield>
    <bitfield id="CLEAR_ACCUM_MM" width="1" begin="16" end="16" resetval="0" description="Reset the accumulator MM. Reset also the FIFO MM" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_ACCUM_MM_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_ACCUM_MM_1" description="Reset the accumulator"/>
    </bitfield>
    <bitfield id="CLEAR_ACCUM_MPU" width="1" begin="15" end="15" resetval="0" description="Reset the accumulator MPU. Reset also the FIFO MPU" range="" rwaccess="RW">
      <bitenum value="0" id="no_op" token="CLEAR_ACCUM_MPU_0" description="No operation"/>
      <bitenum value="1" id="reset" token="CLEAR_ACCUM_MPU_1" description="Reset the accumulator"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="MASK_HOT_CORE" width="1" begin="5" end="5" resetval="0" description="Mask for hot event CORE" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_HOT_CORE_0" description="hot event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_HOT_CORE_1" description="hot event is unmasked"/>
    </bitfield>
    <bitfield id="MASK_COLD_CORE" width="1" begin="4" end="4" resetval="0" description="Mask for cold event CORE" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_COLD_CORE_0" description="cold event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_COLD_CORE_1" description="cold event is unmasked"/>
    </bitfield>
    <bitfield id="MASK_HOT_MM" width="1" begin="3" end="3" resetval="0" description="Mask for hot event MM" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_HOT_MM_0" description="hot event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_HOT_MM_1" description="hot event is unmasked"/>
    </bitfield>
    <bitfield id="MASK_COLD_MM" width="1" begin="2" end="2" resetval="0" description="Mask for cold event MM" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_COLD_MM_0" description="cold event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_COLD_MM_1" description="cold event is unmasked"/>
    </bitfield>
    <bitfield id="MASK_HOT_MPU" width="1" begin="1" end="1" resetval="0" description="Mask for hot event MPU" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_HOT_MPU_0" description="hot event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_HOT_MPU_1" description="hot event is unmasked"/>
    </bitfield>
    <bitfield id="MASK_COLD_MPU" width="1" begin="0" end="0" resetval="0" description="Mask for cold event MPU" range="" rwaccess="RW">
      <bitenum value="0" id="masked" token="MASK_COLD_MPU_0" description="cold event is masked"/>
      <bitenum value="1" id="unmasked" token="MASK_COLD_MPU_1" description="cold event is unmasked"/>
    </bitfield>
  </register>
  <register id="CONTROL_BANDGAP_THRESHOLD_MPU" acronym="CONTROL_BANDGAP_THRESHOLD_MPU" offset="0x384" width="32" description="BGAP THRESHOLD MPU Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_HOT_MPU" width="10" begin="25" end="16" resetval="0x000" description="alert value hot" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_COLD_MPU" width="10" begin="9" end="0" resetval="0x000" description="alert value cold" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_BANDGAP_THRESHOLD_MM" acronym="CONTROL_BANDGAP_THRESHOLD_MM" offset="0x388" width="32" description="BGAP THRESHOLD MM Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_HOT_MM" width="10" begin="25" end="16" resetval="0x000" description="alert value hot" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_COLD_MM" width="10" begin="9" end="0" resetval="0x000" description="alert value cold" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_BANDGAP_THRESHOLD_CORE" acronym="CONTROL_BANDGAP_THRESHOLD_CORE" offset="0x38C" width="32" description="BGAP THRESHOLD CORE Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_HOT_CORE" width="10" begin="25" end="16" resetval="0x000" description="alert value hot" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_COLD_CORE" width="10" begin="9" end="0" resetval="0x000" description="alert value cold" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_BANDGAP_TSHUT_MPU" acronym="CONTROL_BANDGAP_TSHUT_MPU" offset="0x390" width="32" description="BGAP TSHUT THRESHOLD MPU Access conditions. Read Only">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_HOT_MPU" width="10" begin="25" end="16" resetval="0x000" description="tshut value hot" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_COLD_MPU" width="10" begin="9" end="0" resetval="0x000" description="tshut value cold" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_TSHUT_MM" acronym="CONTROL_BANDGAP_TSHUT_MM" offset="0x394" width="32" description="BGAP TSHUT THRESHOLD MM Access conditions. Read Only">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_HOT_MM" width="10" begin="25" end="16" resetval="0x000" description="tshut value hot" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_COLD_MM" width="10" begin="9" end="0" resetval="0x000" description="tshut value cold" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_TSHUT_CORE" acronym="CONTROL_BANDGAP_TSHUT_CORE" offset="0x398" width="32" description="BGAP TSHUT THRESHOLD CORE Access conditions. Read Only">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_HOT_CORE" width="10" begin="25" end="16" resetval="0x000" description="tshut value hot" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSHUT_COLD_CORE" width="10" begin="9" end="0" resetval="0x000" description="tshut value cold" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_CUMUL_DTEMP_MPU" acronym="CONTROL_BANDGAP_CUMUL_DTEMP_MPU" offset="0x39C" width="32" description="BGAP TEMPERATURE ACCUMULATOR MPU Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUMUL_DTEMP_MPU" width="32" begin="31" end="0" resetval="0x0000 0000" description="temperature accumulator" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_CUMUL_DTEMP_MM" acronym="CONTROL_BANDGAP_CUMUL_DTEMP_MM" offset="0x3A0" width="32" description="BGAP TEMPERATURE ACCUMULATOR MM Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUMUL_DTEMP_MM" width="32" begin="31" end="0" resetval="0x0000 0000" description="temperature accumulator" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_CUMUL_DTEMP_CORE" acronym="CONTROL_BANDGAP_CUMUL_DTEMP_CORE" offset="0x3A4" width="32" description="BGAP TEMPERATURE ACCUMULATOR CORE Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CUMUL_DTEMP_CORE" width="32" begin="31" end="0" resetval="0x0000 0000" description="temperature accumulator" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_STATUS" acronym="CONTROL_BANDGAP_STATUS" offset="0x3A8" width="32" description="BGAP STATUS Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="ALERT" width="1" begin="31" end="31" resetval="0" description="Alert temperature when '1'" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="HOT_CORE" width="1" begin="5" end="5" resetval="0" description="Event for hot temperature mpu bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="HOT_CORE_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="HOT_CORE_0_r" description="event not detected"/>
    </bitfield>
    <bitfield id="COLD_CORE" width="1" begin="4" end="4" resetval="0" description="Event for cold temperature mpu bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="COLD_CORE_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="COLD_CORE_0_r" description="event not detected"/>
    </bitfield>
    <bitfield id="HOT_MM" width="1" begin="3" end="3" resetval="0" description="Event for hot temperature mm bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="HOT_MM_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="HOT_MM_0_r" description="event not detected"/>
    </bitfield>
    <bitfield id="COLD_MM" width="1" begin="2" end="2" resetval="0" description="Event for cold temperature mm bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="COLD_MM_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="COLD_MM_0_r" description="event not detected"/>
    </bitfield>
    <bitfield id="HOT_MPU" width="1" begin="1" end="1" resetval="0" description="Event for hot temperature core bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="HOT_MPU_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="HOT_MPU_0_r" description="event not detected"/>
    </bitfield>
    <bitfield id="COLD_MPU" width="1" begin="0" end="0" resetval="0" description="Event for cold temperature core bandgap when '1'" range="" rwaccess="R">
      <bitenum value="1" id="event" token="COLD_MPU_1_r" description="event detected"/>
      <bitenum value="0" id="noevent" token="COLD_MPU_0_r" description="event not detected"/>
    </bitfield>
  </register>
  <register id="CONTROL_SATA_EXT_MODE" acronym="CONTROL_SATA_EXT_MODE" offset="0x3AC" width="32" description="SATA EXTENDED MODE Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SATA_EXTENDED_MODE" width="1" begin="0" end="0" resetval="0" description="sata extended mode" range="" rwaccess="RW">
      <bitenum value="0" id="no_ex" token="SATA_EXTENDED_MODE_0" description="no extended mode"/>
      <bitenum value="1" id="extended" token="SATA_EXTENDED_MODE_1" description="extended mode"/>
    </bitfield>
  </register>
  <register id="CONTROL_DTEMP_MPU_0" acronym="CONTROL_DTEMP_MPU_0" offset="0x3C0" width="32" description="TAGGED TEMPERATURE MPU DOMAIN. Most recent sample Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MPU_0" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MPU_0" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MPU_1" acronym="CONTROL_DTEMP_MPU_1" offset="0x3C4" width="32" description="TAGGED TEMPERATURE MPU DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MPU_1" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MPU_1" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MPU_2" acronym="CONTROL_DTEMP_MPU_2" offset="0x3C8" width="32" description="TAGGED TEMPERATURE MPU DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MPU_2" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MPU_2" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MPU_3" acronym="CONTROL_DTEMP_MPU_3" offset="0x3CC" width="32" description="TAGGED TEMPERATURE MPU DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MPU_3" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MPU_3" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MPU_4" acronym="CONTROL_DTEMP_MPU_4" offset="0x3D0" width="32" description="TAGGED TEMPERATURE MPU DOMAIN. Oldest sample Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MPU_4" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MPU_4" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MM_0" acronym="CONTROL_DTEMP_MM_0" offset="0x3D4" width="32" description="TAGGED TEMPERATURE MM DOMAIN. Most recent sample. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MM_0" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MM_0" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MM_1" acronym="CONTROL_DTEMP_MM_1" offset="0x3D8" width="32" description="TAGGED TEMPERATURE MM DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MM_1" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MM_1" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MM_2" acronym="CONTROL_DTEMP_MM_2" offset="0x3DC" width="32" description="TAGGED TEMPERATURE MM DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MM_2" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MM_2" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MM_3" acronym="CONTROL_DTEMP_MM_3" offset="0x3E0" width="32" description="TAGGED TEMPERATURE MM DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MM_3" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MM_3" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_MM_4" acronym="CONTROL_DTEMP_MM_4" offset="0x3E4" width="32" description="TAGGED TEMPERATURE MM DOMAIN. Oldest sample. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_MM_4" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_MM_4" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_CORE_0" acronym="CONTROL_DTEMP_CORE_0" offset="0x3E8" width="32" description="TAGGED TEMPERATURE CORE DOMAIN. Most recent sample. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_CORE_0" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_0" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_CORE_1" acronym="CONTROL_DTEMP_CORE_1" offset="0x3EC" width="32" description="TAGGED TEMPERATURE CORE DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_CORE_1" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_1" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_CORE_2" acronym="CONTROL_DTEMP_CORE_2" offset="0x3F0" width="32" description="TAGGED TEMPERATURE CORE DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_CORE_2" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_2" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_CORE_3" acronym="CONTROL_DTEMP_CORE_3" offset="0x3F4" width="32" description="TAGGED TEMPERATURE CORE DOMAIN Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_CORE_3" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_3" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DTEMP_CORE_4" acronym="CONTROL_DTEMP_CORE_4" offset="0x3F8" width="32" description="TAGGED TEMPERATURE CORE DOMAIN. Oldest sample. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DTEMP_TAG_CORE_4" width="22" begin="31" end="10" resetval="0x00 0000" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_4" width="10" begin="9" end="0" resetval="0x000" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_OCPREG_SPARE" acronym="CONTROL_OCPREG_SPARE" offset="0x3FC" width="32" description="Spare Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="OCPREG_SPARE" width="32" begin="31" end="0" resetval="0x0000 0000" description="Spare register" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_FINAL_MUX_SEL" acronym="CONTROL_DEBOBS_FINAL_MUX_SEL" offset="0x400" width="32" description="Final mux select signal. It selects between core and wkup signal (controls external observability logic). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SELECT" width="32" begin="31" end="0" resetval="0x0000 0000" description="(Control external observability logic)" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_OCPWP_SYS_EVENT_SEL" acronym="CONTROL_DEBOBS_OCPWP_SYS_EVENT_SEL" offset="0x404" width="32" description="Selection between debug module (0) or PRM (1) outputs for OCP WP (controls external observability logic). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT" width="16" begin="15" end="0" resetval="0x0000" description="(Control external observability logic)" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_MMR_MPU" acronym="CONTROL_DEBOBS_MMR_MPU" offset="0x408" width="32" description="MPU MMR register to control HW observability muxing inside mpu (controls external observability logic). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT" width="4" begin="3" end="0" resetval="0x0" description="(Control external observability logic)" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL0" acronym="CONTROL_CONF_SDMA_REQ_SEL0" offset="0x42C" width="32" description="System DMA requests view channel 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="114" id="MULT_I114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="107" id="MULT_I107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="119" id="MULT_I119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="46" id="MULT_I46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="72" id="MULT_I72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="96" id="MULT_I96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="54" id="MULT_I54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="126" id="MULT_I126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="29" id="MULT_I29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="20" id="MULT_I20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="37" id="MULT_I37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="100" id="MULT_I100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="32" id="MULT_I32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="23" id="MULT_I23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="91" id="MULT_I91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="53" id="MULT_I53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="49" id="MULT_I49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="123" id="MULT_I123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="18" id="MULT_I18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="77" id="MULT_I77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="70" id="MULT_I70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="43" id="MULT_I43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="55" id="MULT_I55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="MULT_I56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="48" id="MULT_I48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="81" id="MULT_I81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="73" id="MULT_I73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="85" id="MULT_I85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="115" id="MULT_I115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="78" id="MULT_I78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="34" id="MULT_I34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="104" id="MULT_I104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="67" id="MULT_I67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="99" id="MULT_I99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="82" id="MULT_I82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="97" id="MULT_I97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="109" id="MULT_I109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="124" id="MULT_I124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="66" id="MULT_I66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="63" id="MULT_I63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="113" id="MULT_I113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="122" id="MULT_I122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="62" id="MULT_I62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="111" id="MULT_I111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="65" id="MULT_I65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="125" id="MULT_I125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="75" id="MULT_I75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="17" id="MULT_I17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="16" id="MULT_I16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="33" id="MULT_I33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="101" id="MULT_I101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="14" id="MULT_I14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="42" id="MULT_I42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="110" id="MULT_I110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="26" id="MULT_I26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="83" id="MULT_I83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="59" id="MULT_I59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="30" id="MULT_I30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="120" id="MULT_I120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="108" id="MULT_I108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="89" id="MULT_I89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="87" id="MULT_I87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="40" id="MULT_I40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="106" id="MULT_I106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="69" id="MULT_I69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="60" id="MULT_I60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="11" id="MULT_I11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="64" id="MULT_I64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="90" id="MULT_I90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="25" id="MULT_I25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="86" id="MULT_I86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="50" id="MULT_I50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="88" id="MULT_I88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="84" id="MULT_I84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="94" id="MULT_I94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="105" id="MULT_I105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="79" id="MULT_I79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="102" id="MULT_I102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="22" id="MULT_I22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="80" id="MULT_I80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="28" id="MULT_I28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="92" id="MULT_I92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="71" id="MULT_I71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="116" id="MULT_I116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="118" id="MULT_I118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="47" id="MULT_I47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="58" id="MULT_I58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="57" id="MULT_I57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="39" id="MULT_I39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="13" id="MULT_I13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="51" id="MULT_I51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="21" id="MULT_I21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="98" id="MULT_I98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="27" id="MULT_I27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="44" id="MULT_I44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="121" id="MULT_I121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="36" id="MULT_I36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="45" id="MULT_I45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="61" id="MULT_I61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="117" id="MULT_I117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="35" id="MULT_I35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="68" id="MULT_I68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="38" id="MULT_I38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="95" id="MULT_I95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="76" id="MULT_I76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="52" id="MULT_I52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="19" id="MULT_I19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="24" id="MULT_I24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="93" id="MULT_I93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="74" id="MULT_I74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="112" id="MULT_I112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="103" id="MULT_I103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="31" id="MULT_I31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="41" id="MULT_I41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="15" id="MULT_I15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="12" id="MULT_I12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL1" acronym="CONTROL_CONF_SDMA_REQ_SEL1" offset="0x430" width="32" description="System DMA requests view channel 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x01" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="114" id="MULT_I114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="107" id="MULT_I107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="119" id="MULT_I119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="46" id="MULT_I46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="72" id="MULT_I72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="96" id="MULT_I96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="54" id="MULT_I54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="126" id="MULT_I126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="29" id="MULT_I29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="20" id="MULT_I20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="37" id="MULT_I37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="100" id="MULT_I100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="32" id="MULT_I32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="23" id="MULT_I23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="91" id="MULT_I91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="53" id="MULT_I53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="49" id="MULT_I49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="123" id="MULT_I123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="18" id="MULT_I18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="77" id="MULT_I77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="70" id="MULT_I70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="43" id="MULT_I43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="55" id="MULT_I55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="MULT_I56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="48" id="MULT_I48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="81" id="MULT_I81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="73" id="MULT_I73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="85" id="MULT_I85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="115" id="MULT_I115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="78" id="MULT_I78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="34" id="MULT_I34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="104" id="MULT_I104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="67" id="MULT_I67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="99" id="MULT_I99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="82" id="MULT_I82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="97" id="MULT_I97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="109" id="MULT_I109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="124" id="MULT_I124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="66" id="MULT_I66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="63" id="MULT_I63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="113" id="MULT_I113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="122" id="MULT_I122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="62" id="MULT_I62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="111" id="MULT_I111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="65" id="MULT_I65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="125" id="MULT_I125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="75" id="MULT_I75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="17" id="MULT_I17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="16" id="MULT_I16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="33" id="MULT_I33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="101" id="MULT_I101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="14" id="MULT_I14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="42" id="MULT_I42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="110" id="MULT_I110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="26" id="MULT_I26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="83" id="MULT_I83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="59" id="MULT_I59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="30" id="MULT_I30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="120" id="MULT_I120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="108" id="MULT_I108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="89" id="MULT_I89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="87" id="MULT_I87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="40" id="MULT_I40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="106" id="MULT_I106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="69" id="MULT_I69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="60" id="MULT_I60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="11" id="MULT_I11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="64" id="MULT_I64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="90" id="MULT_I90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="25" id="MULT_I25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="86" id="MULT_I86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="50" id="MULT_I50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="88" id="MULT_I88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="84" id="MULT_I84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="94" id="MULT_I94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="105" id="MULT_I105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="79" id="MULT_I79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="102" id="MULT_I102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="22" id="MULT_I22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="80" id="MULT_I80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="28" id="MULT_I28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="92" id="MULT_I92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="71" id="MULT_I71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="116" id="MULT_I116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="118" id="MULT_I118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="47" id="MULT_I47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="58" id="MULT_I58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="57" id="MULT_I57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="39" id="MULT_I39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="13" id="MULT_I13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="51" id="MULT_I51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="21" id="MULT_I21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="98" id="MULT_I98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="27" id="MULT_I27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="44" id="MULT_I44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="121" id="MULT_I121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="36" id="MULT_I36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="45" id="MULT_I45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="61" id="MULT_I61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="117" id="MULT_I117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="35" id="MULT_I35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="68" id="MULT_I68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="38" id="MULT_I38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="95" id="MULT_I95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="76" id="MULT_I76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="52" id="MULT_I52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="19" id="MULT_I19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="24" id="MULT_I24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="93" id="MULT_I93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="74" id="MULT_I74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="112" id="MULT_I112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="103" id="MULT_I103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="31" id="MULT_I31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="41" id="MULT_I41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="15" id="MULT_I15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="12" id="MULT_I12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL2" acronym="CONTROL_CONF_SDMA_REQ_SEL2" offset="0x434" width="32" description="System DMA requests view channel 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x02" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="114" id="MULT_I114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="107" id="MULT_I107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="119" id="MULT_I119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="46" id="MULT_I46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="72" id="MULT_I72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="96" id="MULT_I96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="54" id="MULT_I54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="126" id="MULT_I126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="29" id="MULT_I29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="20" id="MULT_I20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="37" id="MULT_I37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="100" id="MULT_I100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="32" id="MULT_I32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="23" id="MULT_I23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="91" id="MULT_I91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="53" id="MULT_I53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="49" id="MULT_I49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="123" id="MULT_I123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="18" id="MULT_I18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="77" id="MULT_I77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="70" id="MULT_I70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="43" id="MULT_I43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="55" id="MULT_I55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="MULT_I56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="48" id="MULT_I48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="81" id="MULT_I81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="73" id="MULT_I73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="85" id="MULT_I85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="115" id="MULT_I115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="78" id="MULT_I78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="34" id="MULT_I34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="104" id="MULT_I104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="67" id="MULT_I67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="99" id="MULT_I99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="82" id="MULT_I82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="97" id="MULT_I97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="109" id="MULT_I109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="124" id="MULT_I124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="66" id="MULT_I66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="63" id="MULT_I63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="113" id="MULT_I113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="122" id="MULT_I122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="62" id="MULT_I62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="111" id="MULT_I111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="65" id="MULT_I65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="125" id="MULT_I125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="75" id="MULT_I75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="17" id="MULT_I17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="16" id="MULT_I16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="33" id="MULT_I33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="101" id="MULT_I101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="14" id="MULT_I14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="42" id="MULT_I42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="110" id="MULT_I110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="26" id="MULT_I26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="83" id="MULT_I83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="59" id="MULT_I59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="30" id="MULT_I30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="120" id="MULT_I120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="108" id="MULT_I108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="89" id="MULT_I89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="87" id="MULT_I87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="40" id="MULT_I40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="106" id="MULT_I106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="69" id="MULT_I69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="60" id="MULT_I60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="11" id="MULT_I11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="64" id="MULT_I64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="90" id="MULT_I90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="25" id="MULT_I25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="86" id="MULT_I86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="50" id="MULT_I50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="88" id="MULT_I88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="84" id="MULT_I84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="94" id="MULT_I94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="105" id="MULT_I105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="79" id="MULT_I79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="102" id="MULT_I102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="22" id="MULT_I22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="80" id="MULT_I80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="28" id="MULT_I28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="92" id="MULT_I92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="71" id="MULT_I71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="116" id="MULT_I116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="118" id="MULT_I118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="47" id="MULT_I47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="58" id="MULT_I58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="57" id="MULT_I57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="39" id="MULT_I39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="13" id="MULT_I13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="51" id="MULT_I51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="21" id="MULT_I21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="98" id="MULT_I98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="27" id="MULT_I27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="44" id="MULT_I44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="121" id="MULT_I121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="36" id="MULT_I36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="45" id="MULT_I45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="61" id="MULT_I61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="117" id="MULT_I117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="35" id="MULT_I35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="68" id="MULT_I68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="38" id="MULT_I38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="95" id="MULT_I95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="76" id="MULT_I76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="52" id="MULT_I52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="19" id="MULT_I19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="24" id="MULT_I24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="93" id="MULT_I93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="74" id="MULT_I74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="112" id="MULT_I112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="103" id="MULT_I103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="31" id="MULT_I31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="41" id="MULT_I41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="15" id="MULT_I15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="12" id="MULT_I12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL3" acronym="CONTROL_CONF_SDMA_REQ_SEL3" offset="0x438" width="32" description="System DMA requests view channel 3 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x03" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="114" id="MULT_I114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="107" id="MULT_I107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="119" id="MULT_I119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="46" id="MULT_I46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="72" id="MULT_I72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="96" id="MULT_I96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="54" id="MULT_I54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="126" id="MULT_I126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="29" id="MULT_I29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="20" id="MULT_I20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="37" id="MULT_I37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="100" id="MULT_I100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="32" id="MULT_I32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="23" id="MULT_I23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="91" id="MULT_I91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="53" id="MULT_I53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="49" id="MULT_I49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="123" id="MULT_I123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="18" id="MULT_I18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="77" id="MULT_I77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="70" id="MULT_I70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="43" id="MULT_I43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="55" id="MULT_I55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="MULT_I56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="48" id="MULT_I48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="81" id="MULT_I81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="73" id="MULT_I73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="85" id="MULT_I85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="115" id="MULT_I115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="78" id="MULT_I78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="34" id="MULT_I34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="104" id="MULT_I104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="67" id="MULT_I67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="99" id="MULT_I99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="82" id="MULT_I82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="97" id="MULT_I97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="109" id="MULT_I109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="124" id="MULT_I124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="66" id="MULT_I66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="63" id="MULT_I63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="113" id="MULT_I113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="122" id="MULT_I122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="62" id="MULT_I62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="111" id="MULT_I111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="65" id="MULT_I65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="125" id="MULT_I125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="75" id="MULT_I75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="17" id="MULT_I17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="16" id="MULT_I16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="33" id="MULT_I33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="101" id="MULT_I101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="14" id="MULT_I14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="42" id="MULT_I42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="110" id="MULT_I110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="26" id="MULT_I26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="83" id="MULT_I83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="59" id="MULT_I59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="30" id="MULT_I30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="120" id="MULT_I120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="108" id="MULT_I108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="89" id="MULT_I89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="87" id="MULT_I87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="40" id="MULT_I40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="106" id="MULT_I106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="69" id="MULT_I69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="60" id="MULT_I60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="11" id="MULT_I11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="64" id="MULT_I64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="90" id="MULT_I90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="25" id="MULT_I25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="86" id="MULT_I86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="50" id="MULT_I50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="88" id="MULT_I88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="84" id="MULT_I84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="94" id="MULT_I94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="105" id="MULT_I105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="79" id="MULT_I79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="102" id="MULT_I102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="22" id="MULT_I22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="80" id="MULT_I80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="28" id="MULT_I28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="92" id="MULT_I92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="71" id="MULT_I71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="116" id="MULT_I116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="118" id="MULT_I118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="47" id="MULT_I47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="58" id="MULT_I58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="57" id="MULT_I57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="39" id="MULT_I39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="13" id="MULT_I13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="51" id="MULT_I51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="21" id="MULT_I21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="98" id="MULT_I98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="27" id="MULT_I27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="44" id="MULT_I44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="121" id="MULT_I121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="36" id="MULT_I36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="45" id="MULT_I45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="61" id="MULT_I61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="117" id="MULT_I117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="35" id="MULT_I35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="68" id="MULT_I68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="38" id="MULT_I38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="95" id="MULT_I95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="76" id="MULT_I76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="52" id="MULT_I52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="19" id="MULT_I19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="24" id="MULT_I24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="93" id="MULT_I93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="74" id="MULT_I74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="112" id="MULT_I112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="103" id="MULT_I103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="31" id="MULT_I31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="41" id="MULT_I41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="15" id="MULT_I15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="12" id="MULT_I12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL0" acronym="CONTROL_CONF_CLK_SEL0" offset="0x440" width="32" description="clk view channel 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_clkout"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_clkout"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_clkout"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_clkout"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_clkout"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_clkout"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL1" acronym="CONTROL_CONF_CLK_SEL1" offset="0x444" width="32" description="clk view channel 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x1" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_clkout"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_clkout"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_clkout"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_clkout"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_clkout"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_clkout"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL2" acronym="CONTROL_CONF_CLK_SEL2" offset="0x448" width="32" description="clk view channel 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x2" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_clkout"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_clkout"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_clkout"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_clkout"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_clkout"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_clkout"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_FREQLOCK_SEL" acronym="CONTROL_CONF_DPLL_FREQLOCK_SEL" offset="0x44C" width="32" description="dpll_freqlock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_freqlock"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_freqlock"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_freqlock"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_freqlock"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_freqlock"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_freqlock"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_freqlock"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_freqlock"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_freqlock"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TINITZ_SEL" acronym="CONTROL_CONF_DPLL_TINITZ_SEL" offset="0x450" width="32" description="dpll_tinitz view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_tinitz"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_PHASELOCK_SEL" acronym="CONTROL_CONF_DPLL_PHASELOCK_SEL" offset="0x454" width="32" description="dpll_phaselock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_phaselock"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_phaselock"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_phaselock"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_phaselock"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_phaselock"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_phaselock"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_phaselock"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_phaselock"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_phaselock"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TENABLE_SEL" acronym="CONTROL_CONF_DPLL_TENABLE_SEL" offset="0x458" width="32" description="dpll_tenable view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_tenable"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_tenable"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_tenable"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_tenable"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_tenable"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_tenable"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_tenable"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_tenable"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_tenable"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TENABLEDIV_SEL" acronym="CONTROL_CONF_DPLL_TENABLEDIV_SEL" offset="0x45C" width="32" description="dpll_tenablediv view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_tenablediv"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_tenablediv"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_tenablediv"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_tenablediv"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_tenablediv"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_tenablediv"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_tenablediv"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_tenablediv"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_tenablediv"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_BYPASSACK_SEL" acronym="CONTROL_CONF_DPLL_BYPASSACK_SEL" offset="0x460" width="32" description="dpll_bypassack view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_bypassack"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_bypassack"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_bypassack"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_bypassack"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_bypassack"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_bypassack"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_bypassack"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_bypassack"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_bypassack"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_IDLE_SEL" acronym="CONTROL_CONF_DPLL_IDLE_SEL" offset="0x464" width="32" description="dpll_idle view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MULT_I6" token="MULT_6" description="hwobs_satadpll_idle"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_abedpll_idle"/>
      <bitenum value="10" id="MULT_I10" token="MULT_10" description="Reserved"/>
      <bitenum value="7" id="MULT_I7" token="MULT_7" description="hwobs_usbotgssdpll_idle"/>
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_coredpll_idle"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_perdpll_idle"/>
      <bitenum value="8" id="MULT_I8" token="MULT_8" description="hwobs_usbdpll_idle"/>
      <bitenum value="9" id="MULT_I9" token="MULT_9" description="Reserved"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_dsi1cdpll_idle"/>
      <bitenum value="5" id="MULT_I5" token="MULT_5" description="hwobs_hdmidpll_idle"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_dsi1adpll_idle"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLLCTRL_PLLLOCK_SEL" acronym="CONTROL_CONF_DPLLCTRL_PLLLOCK_SEL" offset="0x468" width="32" description="dpllctrl_plllock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_dsi1a_plllock"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_dsi1c_plllock"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sata_plllock"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_usbotgss_plllock"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_hdmi_plllock"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLLCTRL_PLLRECAL_SEL" acronym="CONTROL_CONF_DPLLCTRL_PLLRECAL_SEL" offset="0x46C" width="32" description="dpllctrl_pllrecal view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_dsi1a_pllrecal"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_dsi1c_pllrecal"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sata_pllrecal"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_usbotgss_pllrecal"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_hdmi_pllrecal"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLLCTRL_STOPCLOCK_SEL" acronym="CONTROL_CONF_DPLLCTRL_STOPCLOCK_SEL" offset="0x470" width="32" description="dpllctrl_stopclock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_dsi1a_stopclock"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_dsi1c_stopclock"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sata_stopclock"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_usbotgss_stopclock"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_hdmi_stopclock"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLLCTRL_STOPCLOCKACKZ_SEL" acronym="CONTROL_CONF_DPLLCTRL_STOPCLOCKACKZ_SEL" offset="0x474" width="32" description="dpllctrl_stopclockackz view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_dsi1a_stopclockackz"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_dsi1c_stopclockackz"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sata_stopclockackz"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_usbotgss_stopclockackz"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_hdmi_stopclockackz"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLLCTRL_DISPCUPDATESYNC_SEL" acronym="CONTROL_CONF_DPLLCTRL_DISPCUPDATESYNC_SEL" offset="0x478" width="32" description="dpllctrl_dispcupdatesync view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_dsi1a_dispcupdatesync"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_dsi1c_dispcupdatesync"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_sata_dispcupdatesync"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_usbotgss_dispcupdatesync"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_hdmi_dispcupdatesync"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_ADPIDLE_SEL" acronym="CONTROL_CONF_MMCX_ADPIDLE_SEL" offset="0x4AC" width="32" description="conf_mmcx_adpidle_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_adpidle"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_adpidle"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_adpidle"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_adpidle"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_adpidle"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_ADPDAT1PADEN_SEL" acronym="CONTROL_CONF_MMCX_ADPDAT1PADEN_SEL" offset="0x4B0" width="32" description="conf_mmcx_adpdat1paden_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_adpdat1paden"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_adpdat1paden"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_adpdat1paden"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_adpdat1paden"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_adpdat1paden"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_OCPL4IDLEREQ_SEL" acronym="CONTROL_CONF_MMCX_OCPL4IDLEREQ_SEL" offset="0x4B4" width="32" description="conf_mmcx_ocpl4idlereq_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_ocpl4idlereq"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_ocpl4idlereq"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_ocpl4idlereq"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_ocpl4idlereq"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_ocpl4idlereq"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_OCPL3MWAIT_SEL" acronym="CONTROL_CONF_MMCX_OCPL3MWAIT_SEL" offset="0x4B8" width="32" description="conf_mmcx_ocpl3mwait_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_ocpl3mwait"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_ocpl3mwait"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_ocpl3mwait"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_ocpl3mwait"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_ocpl3mwait"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_PIRFFRET_SEL" acronym="CONTROL_CONF_MMCX_PIRFFRET_SEL" offset="0x4BC" width="32" description="conf_mmcx_pirffret_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_pirffret"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_pirffret"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_pirffret"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_pirffret"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_pirffret"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_OCPL4SIDLEACKO1_SEL" acronym="CONTROL_CONF_MMCX_OCPL4SIDLEACKO1_SEL" offset="0x4C0" width="32" description="conf_mmcx_ocpl4sidleacko1_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_ocpl4sidleacko_1"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_ocpl4sidleacko_1"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_ocpl4sidleacko_1"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_ocpl4sidleacko_1"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_ocpl4sidleacko_1"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_OCPL4SIDLEACKO0_SEL" acronym="CONTROL_CONF_MMCX_OCPL4SIDLEACKO0_SEL" offset="0x4C4" width="32" description="conf_mmcx_ocpl4sidleacko0_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_ocpl4sidleacko_0"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_ocpl4sidleacko_0"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_ocpl4sidleacko_0"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_ocpl4sidleacko_0"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_ocpl4sidleacko_0"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_OCPL3MSTANDBYO_SEL" acronym="CONTROL_CONF_MMCX_OCPL3MSTANDBYO_SEL" offset="0x4C8" width="32" description="conf_mmcx_ocpl3mstandbyo_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_ocpl3mstandbyo"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_ocpl3mstandbyo"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_ocpl3mstandbyo"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_ocpl3mstandbyo"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_ocpl3mstandbyo"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_MMCX_SWAKEUP_SEL" acronym="CONTROL_CONF_MMCX_SWAKEUP_SEL" offset="0x4CC" width="32" description="conf_mmcx_swakeup_view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MULT_I0" token="MULT_0" description="hwobs_mmc1_swakeup"/>
      <bitenum value="1" id="MULT_I1" token="MULT_1" description="hwobs_mmc2_swakeup"/>
      <bitenum value="3" id="MULT_I3" token="MULT_3" description="hwobs_mmc4_swakeup"/>
      <bitenum value="4" id="MULT_I4" token="MULT_4" description="hwobs_mmc5_swakeup"/>
      <bitenum value="2" id="MULT_I2" token="MULT_2" description="hwobs_mmc3_swakeup"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_0" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_0" offset="0x4D0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_0"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_debug_dsp_1"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_0"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="clk_view_0"/>
      <bitenum value="29" id="MODE_I29" token="MODE_29" description="hwobs_bb2d_sys_interrupt_reqz"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_0"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpllctrl_plllock"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_0"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="hwobs_debug_dsp_2"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_1" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_1" offset="0x4D4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_1"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_1"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="clk_view_1"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_1"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpllctrl_pllrecal"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_1"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_pwr_sidlereq"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_2" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_2" offset="0x4D8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_2"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_2"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="clk_view_2"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_2"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="hwobs_dsshdmiphypwrcmdtxon"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpllctrl_stopclock"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_2"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_pwr_sidleack_1"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_3" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_3" offset="0x4DC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_3"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_3"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_freqlock"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_3"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="hwobs_dsshdmiphypwrcmdoff"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpllctrl_stopclockackz"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_3"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_pwr_sidleack_0"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_4" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_4" offset="0x4E0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_4"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_4"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_tinitz"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_4"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="hwobs_dsshdmiphypwrack"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpllctrl_dispcupdatesync"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_4"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_pwr_fclken"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_5" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_5" offset="0x4E4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_5"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_5"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_phaselock"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_5"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="hwobs_dsshdmihpd"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_5"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_sys_err_intr_req"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_6" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_6" offset="0x4E8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_6"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_6"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_tenable"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_6"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_6"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_sys_err_intr_pend"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_7" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_7" offset="0x4EC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_7"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="sdma_req_view_0"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_7"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_tenablediv"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_7"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_7"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_ll_err_intr_req"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_8" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_8" offset="0x4F0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_8"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="sdma_req_view_1"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_8"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_bypassack"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_8"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_8"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_ll_err_intr_pend"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_9" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_9" offset="0x4F4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_9"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="sdma_req_view_2"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_9"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="dpll_idle"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_9"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_9"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif1_ret_powerRet"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_10" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_10" offset="0x4F8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_10"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="sdma_req_view_3"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_10"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="Reserved"/>
      <bitenum value="29" id="MODE_I1" token="MODE_29" description="Reserved"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_10"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_10"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_11" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_11" offset="0x4FC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_11"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="sdma_req_view_all"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_11"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_pwr_sidlereq"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_11"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_11"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_12" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_12" offset="0x500" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_12"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="hwobs_coredivider_clkout3"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_12"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_pwr_sidleack_1"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_12"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_12"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_13" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_13" offset="0x504" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_13"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="hwobs_perdivider_clkout4"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_13"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_pwr_sidleack_0"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_13"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_13"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_pwr_sidlereq"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_14" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_14" offset="0x508" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_14"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="hwobs_pd_l4_per_per32k_gfclk"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_14"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_pwr_fclken"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_14"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_14"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_15" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_15" offset="0x50C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_15"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_15"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_sys_err_intr_req"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_15"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_freqlock"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_15"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_pwr_sidleack_0"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_16" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_16" offset="0x510" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_16"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="geni"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_16"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_sys_err_intr_pend"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_16"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_tinitz"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_16"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_pwr_fclken"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_17" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_17" offset="0x514" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_17"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="geno"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_17"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_ll_err_intr_req"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_17"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_phaselock"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_17"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_sys_err_intr_req"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_18" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_18" offset="0x518" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_18"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_18"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_ll_err_intr_pend"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_18"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_tenable"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_18"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_sys_err_intr_pend"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_19" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_19" offset="0x51C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_19"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_19"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif1_ret_powerRet"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_19"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_tenablediv"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_19"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_ll_err_intr_req"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_20" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_20" offset="0x520" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="Reserved"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_20"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_20"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="Reserved"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_20"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_bypassack"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_20"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_ll_err_intr_pend"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_21" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_21" offset="0x524" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_sidlereq"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_21"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_21"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="Reserved"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_21"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="dpll_idle"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_21"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="hwobs_emif2_ret_powerret"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="28" id="MODE_I28" token="MODE_28" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_22" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_22" offset="0x528" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_fclken"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_22"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_22"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_pwr_sidlereq"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_22"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_adpidle"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_22"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_23" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_23" offset="0x52C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_swakeup_1"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_23"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_23"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_pwr_sidleack_1"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_23"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_adpdat1paden"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_23"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_24" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_24" offset="0x530" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_swakeup_0"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_24"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_24"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_pwr_sidleack_0"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_24"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_ocpl4idlereq"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_24"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_25" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_25" offset="0x534" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_sidleack_1"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_25"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="Reserved"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_25"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_pwr_fclken"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_25"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="Reserved"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_ocpl3mwait"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_25"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_26" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_26" offset="0x538" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_sidleack_0"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_26"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_ocpclken"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_26"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_sys_err_intr_req"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_26"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_pirffret"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_26"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_27" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_27" offset="0x53C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_mwakeup"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_27"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_rstna"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_27"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_sys_err_intr_pend"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_27"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_ocpl4sidleacko1"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_27"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="sdma_req_view_0"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_28" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_28" offset="0x540" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_mwait"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_28"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_rstretna"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_28"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_ll_err_intr_req"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_28"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_ocpl4sidleacko0"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_28"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="sdma_req_view_1"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_29" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_29" offset="0x544" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_mstandby"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_29"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_idlereq"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_29"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_ll_err_intr_pend"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_29"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_ocpl3mstandbyo"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_29"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="sdma_req_view_2"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_30" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_30" offset="0x548" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="hwobs_hsi_retff"/>
      <bitenum value="21" id="MODE_I21" token="MODE_21" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_30"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="27" id="MODE_I27" token="MODE_27" description="Reserved"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_idleack_1"/>
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_30"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_emif2_ret_powerret"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_30"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="23" id="MODE_I23" token="MODE_23" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="mmcx_swakeup"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_30"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="24" id="MODE_I24" token="MODE_24" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="'0'"/>
      <bitenum value="22" id="MODE_I22" token="MODE_22" description="Reserved"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="25" id="MODE_I25" token="MODE_25" description="Reserved"/>
      <bitenum value="26" id="MODE_I26" token="MODE_26" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="sdma_req_view_3"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_31" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_31" offset="0x54C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="5" begin="4" end="0" resetval="0x00" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="6" id="MODE_I6" token="MODE_6" description="hwobs_debug_ivahd_31"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="Reserved"/>
      <bitenum value="10" id="MODE_I10" token="MODE_10" description="Reserved"/>
      <bitenum value="17" id="MODE_I17" token="MODE_17" description="'0'"/>
      <bitenum value="7" id="MODE_I7" token="MODE_7" description="Reserved"/>
      <bitenum value="13" id="MODE_I13" token="MODE_13" description="'0'"/>
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_debug_mpu_31"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="Reserved"/>
      <bitenum value="8" id="MODE_I8" token="MODE_8" description="hwobs_debug_abe_31"/>
      <bitenum value="9" id="MODE_I9" token="MODE_9" description="hwobs_debug_dsp_31"/>
      <bitenum value="16" id="MODE_I16" token="MODE_16" description="Reserved"/>
      <bitenum value="18" id="MODE_I18" token="MODE_18" description="Reserved"/>
      <bitenum value="11" id="MODE_I11" token="MODE_11" description="'0'"/>
      <bitenum value="19" id="MODE_I19" token="MODE_19" description="Reserved"/>
      <bitenum value="4" id="MODE_I4" token="MODE_4" description="hwobs_dmm_idleack_0"/>
      <bitenum value="5" id="MODE_I5" token="MODE_5" description="Reserved"/>
      <bitenum value="15" id="MODE_I15" token="MODE_15" description="Reserved"/>
      <bitenum value="12" id="MODE_I12" token="MODE_12" description="sdma_req_view_all"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="Reserved"/>
      <bitenum value="20" id="MODE_I20" token="MODE_20" description="Reserved"/>
      <bitenum value="14" id="MODE_I14" token="MODE_14" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_0" acronym="CONTROL_CORE_CONF_XBAR_SEL_0" offset="0x5DC" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_3" width="5" begin="28" end="24" resetval="0x03" description="Select for xbar test_port_3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_2" width="5" begin="20" end="16" resetval="0x02" description="Select for xbar test_port_2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_1" width="5" begin="12" end="8" resetval="0x01" description="Select for xbar test_port_1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_0" width="5" begin="4" end="0" resetval="0x00" description="Select for xbar test_port_0" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_4" acronym="CONTROL_CORE_CONF_XBAR_SEL_4" offset="0x5E0" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_7" width="5" begin="28" end="24" resetval="0x07" description="Select for xbar test_port_7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_6" width="5" begin="20" end="16" resetval="0x06" description="Select for xbar test_port_6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_5" width="5" begin="12" end="8" resetval="0x05" description="Select for xbar test_port_5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_4" width="5" begin="4" end="0" resetval="0x04" description="Select for xbar test_port_4" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_8" acronym="CONTROL_CORE_CONF_XBAR_SEL_8" offset="0x5E4" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_11" width="5" begin="28" end="24" resetval="0x0B" description="Select for xbar test_port_11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_10" width="5" begin="20" end="16" resetval="0x0A" description="Select for xbar test_port_10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_9" width="5" begin="12" end="8" resetval="0x09" description="Select for xbar test_port_9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_8" width="5" begin="4" end="0" resetval="0x08" description="Select for xbar test_port_8" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_12" acronym="CONTROL_CORE_CONF_XBAR_SEL_12" offset="0x5E8" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_15" width="5" begin="28" end="24" resetval="0x0F" description="Select for xbar test_port_15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_14" width="5" begin="20" end="16" resetval="0x0E" description="Select for xbar test_port_14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_13" width="5" begin="12" end="8" resetval="0x0D" description="Select for xbar test_port_13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_12" width="5" begin="4" end="0" resetval="0x0C" description="Select for xbar test_port_12" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_16" acronym="CONTROL_CORE_CONF_XBAR_SEL_16" offset="0x5EC" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_19" width="5" begin="28" end="24" resetval="0x13" description="Select for xbar test_port_19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_18" width="5" begin="20" end="16" resetval="0x12" description="Select for xbar test_port_18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_17" width="5" begin="12" end="8" resetval="0x11" description="Select for xbar test_port_17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_16" width="5" begin="4" end="0" resetval="0x10" description="Select for xbar test_port_16" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_20" acronym="CONTROL_CORE_CONF_XBAR_SEL_20" offset="0x5F0" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_23" width="5" begin="28" end="24" resetval="0x17" description="Select for xbar test_port_23" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_22" width="5" begin="20" end="16" resetval="0x16" description="Select for xbar test_port_22" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_21" width="5" begin="12" end="8" resetval="0x15" description="Select for xbar test_port_21" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_20" width="5" begin="4" end="0" resetval="0x14" description="Select for xbar test_port_20" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_24" acronym="CONTROL_CORE_CONF_XBAR_SEL_24" offset="0x5F4" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_27" width="5" begin="28" end="24" resetval="0x1B" description="Select for xbar test_port_27" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_26" width="5" begin="20" end="16" resetval="0x1A" description="Select for xbar test_port_26" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_25" width="5" begin="12" end="8" resetval="0x19" description="Select for xbar test_port_25" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_24" width="5" begin="4" end="0" resetval="0x18" description="Select for xbar test_port_24" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_SEL_28" acronym="CONTROL_CORE_CONF_XBAR_SEL_28" offset="0x5F8" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_31" width="5" begin="28" end="24" resetval="0x1F" description="Select for xbar test_port_31" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_30" width="5" begin="20" end="16" resetval="0x1E" description="Select for xbar test_port_30" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_29" width="5" begin="12" end="8" resetval="0x1D" description="Select for xbar test_port_29" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_28" width="5" begin="4" end="0" resetval="0x1C" description="Select for xbar test_port_28" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_CONF_XBAR_BYPASS" acronym="CONTROL_CORE_CONF_XBAR_BYPASS" offset="0x5FC" width="32" description="Crossbar bypass control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT" width="1" begin="0" end="0" resetval="1" description="Crossbar enable/disable" range="" rwaccess="RW">
      <bitenum value="0" id="enable_crossbar" token="SELECT_0" description="Crossbar is enabled"/>
      <bitenum value="1" id="disable_crossbar" token="SELECT_1" description="Crossbar is disabled (baypassed)"/>
    </bitfield>
  </register>
</module>
