
5. Printing statistics.

=== aes_core ===

   Number of wires:                 45
   Number of wire bits:            210
   Number of public wires:          44
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            6
     $shl                            4

=== aes_ip ===

   Number of wires:                 31
   Number of wire bits:            203
   Number of public wires:          31
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== control_unit ===

   Number of wires:                122
   Number of wire bits:            250
   Number of public wires:          34
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            4
     $adff                           4
     $adffe                          4
     $eq                            78
     $logic_and                      5
     $logic_not                     11
     $logic_or                       8
     $mux                          147
     $or                             1
     $pmux                          24
     $reduce_bool                    2
     $reduce_or                     40

=== data_swap ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             6
     $logic_not                      2
     $pmux                          32

=== datapath ===

   Number of wires:                201
   Number of wire bits:           3797
   Number of public wires:         112
   Number of public wire bits:    2424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                           32
     $adff                          21
     $adffe                        780
     $and                            9
     $dff                           32
     $eq                            26
     $logic_and                      6
     $logic_not                     11
     $logic_or                      16
     $mux                         1490
     $ne                             2
     $or                            20
     $pmux                         224
     $reduce_and                     2
     $xor                           96

=== host_interface ===

   Number of wires:                157
   Number of wire bits:            518
   Number of public wires:          61
   Number of public wire bits:     293
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $add                            2
     $adff                           2
     $adffe                         19
     $and                           32
     $eq                            64
     $logic_and                     20
     $logic_not                      9
     $logic_or                       3
     $mux                          172
     $ne                            15
     $not                            7
     $or                             1
     $pmux                          36
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     10
     $shr                            4
     $xor                            1

=== key_expander ===

   Number of wires:                 36
   Number of wire bits:            770
   Number of public wires:          21
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $eq                            12
     $logic_not                      4
     $mux                          104
     $shl                            8
     $shr                           32
     $sub                           32
     $xor                          200

=== mix_columns ===

   Number of wires:                 45
   Number of wire bits:            432
   Number of public wires:          25
   Number of public wire bits:     272
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $and                           72
     $xor                          240

=== sBox ===

   Number of wires:                  5
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== sBox_8 ===

   Number of wires:                244
   Number of wire bits:            490
   Number of public wires:         130
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $and                           34
     $dff                           12
     $mux                            8
     $not                           66
     $or                             6
     $reduce_xor                    24
     $xnor                          13
     $xor                           81

=== shift_rows ===

   Number of wires:                 51
   Number of wire bits:            768
   Number of public wires:          51
   Number of public wire bits:     768
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   aes_ip                            1
     aes_core                        0
       control_unit                  0
       datapath                      0
         data_swap                   0
         key_expander                0
         mix_columns                 0
         sBox                        0
           sBox_8                    0
         shift_rows                  0
     host_interface                  0

   Number of wires:                 31
   Number of wire bits:            203
   Number of public wires:          31
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

