/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x8ddf5b5d */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
extern char *IEEE_P_2592010699;
static const char *ng1 = "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_timebase_wdt_v1_01_a/hdl/vhdl/axi_timebase_wdt.vhd";

unsigned char ieee_p_2592010699_sub_3488768496604610246_503743352(char *, unsigned char , unsigned char );
unsigned char ieee_p_2592010699_sub_374109322130769762_503743352(char *, unsigned char );


unsigned char axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_sub_9199544104377530232_229454594(char *t1, char *t2, char *t3)
{
    char t4[128];
    char t5[24];
    char t9[8];
    unsigned char t0;
    char *t6;
    char *t7;
    char *t8;
    char *t10;
    char *t11;
    char *t12;
    unsigned char t13;
    char *t14;
    char *t15;
    int t16;
    char *t17;
    int t18;
    char *t19;
    int t20;
    int t21;
    int t22;
    int t23;
    int t24;
    char *t25;
    char *t26;
    unsigned char t27;
    int t28;
    char *t29;
    int t30;
    int t31;
    unsigned int t32;
    unsigned int t33;
    unsigned int t34;
    char *t35;
    unsigned char t36;
    unsigned char t37;
    char *t38;
    char *t39;

LAB0:    t6 = (t4 + 4U);
    t7 = ((IEEE_P_2592010699) + 3312);
    t8 = (t6 + 88U);
    *((char **)t8) = t7;
    t10 = (t6 + 56U);
    *((char **)t10) = t9;
    *((unsigned char *)t9) = (unsigned char)3;
    t11 = (t6 + 80U);
    *((unsigned int *)t11) = 1U;
    t12 = (t5 + 4U);
    t13 = (t2 != 0);
    if (t13 == 1)
        goto LAB3;

LAB2:    t14 = (t5 + 12U);
    *((char **)t14) = t3;
    t15 = (t3 + 8U);
    t16 = *((int *)t15);
    t17 = (t3 + 4U);
    t18 = *((int *)t17);
    t19 = (t3 + 0U);
    t20 = *((int *)t19);
    t21 = t20;
    t22 = t18;

LAB4:    t23 = (t22 * t16);
    t24 = (t21 * t16);
    if (t24 <= t23)
        goto LAB5;

LAB7:    t7 = (t6 + 56U);
    t8 = *((char **)t7);
    t13 = *((unsigned char *)t8);
    t0 = t13;

LAB1:    return t0;
LAB3:    *((char **)t12) = t2;
    goto LAB2;

LAB5:    t25 = (t6 + 56U);
    t26 = *((char **)t25);
    t27 = *((unsigned char *)t26);
    t25 = (t3 + 0U);
    t28 = *((int *)t25);
    t29 = (t3 + 8U);
    t30 = *((int *)t29);
    t31 = (t21 - t28);
    t32 = (t31 * t30);
    t33 = (1U * t32);
    t34 = (0 + t33);
    t35 = (t2 + t34);
    t36 = *((unsigned char *)t35);
    t37 = ieee_p_2592010699_sub_3488768496604610246_503743352(IEEE_P_2592010699, t27, t36);
    t38 = (t6 + 56U);
    t39 = *((char **)t38);
    t38 = (t39 + 0);
    *((unsigned char *)t38) = t37;

LAB6:    if (t21 == t22)
        goto LAB7;

LAB8:    t18 = (t21 + t16);
    t21 = t18;
    goto LAB4;

LAB9:;
}

static void axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_p_0(char *t0)
{
    char *t1;
    char *t2;
    int t3;
    unsigned int t4;
    unsigned int t5;
    unsigned int t6;
    unsigned char t7;
    char *t8;
    char *t9;
    unsigned char t10;
    unsigned char t11;
    unsigned char t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;
    char *t18;

LAB0:    xsi_set_current_line(289, ng1);

LAB3:    t1 = (t0 + 6312U);
    t2 = *((char **)t1);
    t3 = (0 - 0);
    t4 = (t3 * 1);
    t5 = (1U * t4);
    t6 = (0 + t5);
    t1 = (t2 + t6);
    t7 = *((unsigned char *)t1);
    t8 = (t0 + 6152U);
    t9 = *((char **)t8);
    t8 = (t0 + 19224U);
    t10 = axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_sub_9199544104377530232_229454594(t0, t9, t8);
    t11 = ieee_p_2592010699_sub_374109322130769762_503743352(IEEE_P_2592010699, t10);
    t12 = ieee_p_2592010699_sub_3488768496604610246_503743352(IEEE_P_2592010699, t7, t11);
    t13 = (t0 + 10160);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    *((unsigned char *)t17) = t12;
    xsi_driver_first_trans_fast(t13);

LAB2:    t18 = (t0 + 10064);
    *((int *)t18) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}

static void axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_p_1(char *t0)
{
    char *t1;
    char *t2;
    unsigned char t3;
    unsigned char t4;
    char *t5;
    char *t6;
    char *t7;
    char *t8;
    char *t9;

LAB0:    xsi_set_current_line(370, ng1);

LAB3:    t1 = (t0 + 5032U);
    t2 = *((char **)t1);
    t3 = *((unsigned char *)t2);
    t4 = ieee_p_2592010699_sub_374109322130769762_503743352(IEEE_P_2592010699, t3);
    t1 = (t0 + 10224);
    t5 = (t1 + 56U);
    t6 = *((char **)t5);
    t7 = (t6 + 56U);
    t8 = *((char **)t7);
    *((unsigned char *)t8) = t4;
    xsi_driver_first_trans_fast(t1);

LAB2:    t9 = (t0 + 10080);
    *((int *)t9) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}


extern void axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_init()
{
	static char *pe[] = {(void *)axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_p_0,(void *)axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_p_1};
	static char *se[] = {(void *)axi_timebase_wdt_v1_01_a_a_2224167158_3306564128_sub_9199544104377530232_229454594};
	xsi_register_didat("axi_timebase_wdt_v1_01_a_a_2224167158_3306564128", "isim/isim_system_axisim.sim/axi_timebase_wdt_v1_01_a/a_2224167158_3306564128.didat");
	xsi_register_executes(pe);
	xsi_register_subprogram_executes(se);
}
