  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/PJ/CNN_HLS/CNN_HLS 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/PJ/CNN_HLS/CNN_HLS'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.455 seconds; current allocated memory: 172.617 MB.
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.541 seconds; current allocated memory: 175.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,331 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,168 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,027 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,010 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,010 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,392 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,035 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,220 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,411 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'GlobalAveragePool1D(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:11:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_4> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_4> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_5> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_5> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_6> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_6> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_7> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_7> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:77:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_93_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:93:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:17:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_detect> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28:2 
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:20:3)
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_0' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:8:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:95:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:79:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:57:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_4' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:124:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_4' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:35:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_3' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:98:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_3' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:100:5)
INFO: [HLS 214-291] Loop 'loop_for_fc_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:72:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:74:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:13:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:46:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:48:5)
INFO: [HLS 214-291] Loop 'loop_for_fa_0' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:22:5)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:20:3) in function 'CNN' completely with a factor of 20 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:8:3) in function 'CNN' completely with a factor of 32 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:95:20) in function 'CNN' completely with a factor of 20 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:79:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:57:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:124:4) in function 'CNN' completely with a factor of 8 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:126:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:35:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:98:4) in function 'CNN' completely with a factor of 8 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:100:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:72:4) in function 'CNN' completely with a factor of 4 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:74:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:13:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:46:4) in function 'CNN' completely with a factor of 4 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:48:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:22:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_197_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_171_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_145_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_15_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv1' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'OutPadConv2' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv3' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv4' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=10 dim=1' for array 'OutPool3' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv1': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv2': Cyclic partitioning with factor 2 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv3': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv4': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPool3': Cyclic partitioning with factor 10 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.307 seconds; current allocated memory: 180.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.457 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 194.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 195.996 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5:2)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.699 seconds; current allocated memory: 226.055 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31:2) and 'loop_for_channel_pad_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41:19) and 'loop_for_ap_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_0'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8:2) and 'loop_for_weight_pool_0'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:11:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57:2) and 'loop_for_channel_pad_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_67_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67:19) and 'loop_for_ap_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83:2) and 'loop_for_channel_pad_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93:19) and 'loop_for_ap_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30:2) and 'loop_for_weight_pool_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109:2) and 'loop_for_channel_pad_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119:20) and 'loop_for_ap_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135:2) and 'loop_for_channel_pad_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) and 'loop_for_fa_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147:3) and 'loop_for_fc_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52:2) and 'loop_for_weight_pool_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161:2) and 'loop_for_channel_pad_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) and 'loop_for_fa_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173:3) and 'loop_for_fc_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187:2) and 'loop_for_channel_pad_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) and 'loop_for_fa_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199:3) and 'loop_for_fc_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74:2) and 'loop_for_weight_pool_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:77:3) in function 'CNN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74:2) in function 'CNN'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.941 seconds; current allocated memory: 436.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pad_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pad_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 441.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 442.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 442.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 443.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 443.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_loop_for_ap_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_9', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_10', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_12', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_14', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_24', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 38, loop 'VITIS_LOOP_41_1_loop_for_ap_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.031 seconds; current allocated memory: 447.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 448.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 448.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 448.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 449.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 449.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1_loop_for_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_45', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_47', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'VITIS_LOOP_67_1_loop_for_ap_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.664 seconds; current allocated memory: 452.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 452.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 453.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 453.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_loop_for_ap_3'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_52', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_53', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_85', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_87', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 58, loop 'VITIS_LOOP_93_1_loop_for_ap_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.586 seconds; current allocated memory: 460.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 461.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 462.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 462.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 462.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 462.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_loop_for_ap_4'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_90', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_91', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_93', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_125', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_127', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 56, loop 'VITIS_LOOP_119_1_loop_for_ap_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.64 seconds; current allocated memory: 469.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 470.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 470.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 470.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 471.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 471.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 471.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 471.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln164) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 472.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 472.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.769 seconds; current allocated memory: 472.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 473.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln190) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 473.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 473.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 473.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 474.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 474.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 475.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 475.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 475.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 35, loop 'loop_for_a_Dense_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 478.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 478.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_5', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_13', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'loop_for_a_Dense_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 480.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.914 seconds; current allocated memory: 480.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_detect'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_detect'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 481.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 481.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 483.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 483.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pad_0' pipeline 'loop_for_channel_pad_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pad_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 485.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_0' pipeline 'loop_for_ap_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 487.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline 'loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_3ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 489.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' pipeline 'VITIS_LOOP_41_1_loop_for_ap_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_10ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 495.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline 'loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.51 seconds; current allocated memory: 507.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline 'loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 507.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' pipeline 'VITIS_LOOP_67_1_loop_for_ap_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 508.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline 'loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 519.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' pipeline 'VITIS_LOOP_93_1_loop_for_ap_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_10ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_8ns_10ns_19_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 524.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline 'loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 545.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline 'loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 545.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' pipeline 'VITIS_LOOP_119_1_loop_for_ap_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 549.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline 'loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 570.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 570.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline 'loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 572.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline 'loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 574.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 576.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline 'loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 578.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.153 seconds; current allocated memory: 580.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline 'loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_4_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 583.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1' pipeline 'VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_18ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 586.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_0' pipeline 'loop_for_a_Dense_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12s_24ns_24_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 588.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_1' pipeline 'loop_for_a_Dense_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 597.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_detect' pipeline 'loop_detect' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_detect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 604.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/InModel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/OutModel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/Weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [RTMG 210-278] Implementing memory 'CNN_out_Dense_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' using auto RAMs with 4 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutDense0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 606.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 618.340 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 641.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 173.79 MHz
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 4 seconds. Total elapsed time: 101.232 seconds; peak allocated memory: 641.918 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 45s
