#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c9bbf15be0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f2f2d2ef018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9bbf10b30 .functor BUFZ 1, o0x7f2f2d2ef018, C4<0>, C4<0>, C4<0>;
v0x55c9bbef4420_0 .net "A", 0 0, o0x7f2f2d2ef018;  0 drivers
v0x55c9bbef4710_0 .net "Y", 0 0, L_0x55c9bbf10b30;  1 drivers
S_0x55c9bbf15d60 .scope module, "Banco_Fifo" "Banco_Fifo" 3 7;
 .timescale 0 0;
P_0x55c9bbf1cf10 .param/l "address_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x55c9bbf1cf50 .param/l "data_width" 0 3 9, +C4<00000000000000000000000000001010>;
v0x55c9bbf3f410_0 .net "FIFO_data_in", 9 0, v0x55c9bbf3e8f0_0;  1 drivers
v0x55c9bbf3f4f0_0 .net "FIFO_data_out", 9 0, v0x55c9bbef4d70_0;  1 drivers
o0x7f2f2d2efca8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55c9bbf3f5b0_0 .net "FIFO_data_out_synth", 9 0, o0x7f2f2d2efca8;  0 drivers
v0x55c9bbf3f650_0 .net "clk", 0 0, v0x55c9bbf3ebd0_0;  1 drivers
v0x55c9bbf3f6f0_0 .net "pop", 0 0, v0x55c9bbf3ecc0_0;  1 drivers
v0x55c9bbf3f830_0 .net "push", 0 0, v0x55c9bbf3edb0_0;  1 drivers
v0x55c9bbf3f920_0 .net "rd_enable", 0 0, v0x55c9bbf3ee50_0;  1 drivers
v0x55c9bbf3f9c0_0 .net "rd_ptr", 2 0, v0x55c9bbf3e000_0;  1 drivers
v0x55c9bbf3fa60_0 .net "reset", 0 0, v0x55c9bbf3f030_0;  1 drivers
v0x55c9bbf3fb00_0 .net "wr_enable", 0 0, v0x55c9bbf3f0d0_0;  1 drivers
v0x55c9bbf3fba0_0 .net "wr_ptr", 2 0, v0x55c9bbf3e270_0;  1 drivers
S_0x55c9bbf3b6d0 .scope module, "u_fifo" "Fifo" 3 37, 4 6 0, S_0x55c9bbf15d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 3 "wr_ptr"
    .port_info 13 /OUTPUT 3 "rd_ptr"
    .port_info 14 /OUTPUT 10 "FIFO_data_out"
P_0x55c9bbf3b8a0 .param/l "address_width" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55c9bbf3b8e0 .param/l "data_width" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x55c9bbf3b920 .param/l "size_fifo" 0 4 23, +C4<00000000000000000000000000001000>;
v0x55c9bbf3c8c0_0 .net "FIFO_data_out", 9 0, v0x55c9bbef4d70_0;  alias, 1 drivers
v0x55c9bbf3c9a0_0 .net *"_s0", 31 0, L_0x55c9bbf40d20;  1 drivers
L_0x7f2f2d2a60a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3ca60_0 .net *"_s11", 22 0, L_0x7f2f2d2a60a8;  1 drivers
L_0x7f2f2d2a60f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3cb50_0 .net/2u *"_s12", 31 0, L_0x7f2f2d2a60f0;  1 drivers
v0x55c9bbf3cc30_0 .net *"_s16", 31 0, L_0x55c9bbf512d0;  1 drivers
L_0x7f2f2d2a6138 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3cd10_0 .net *"_s19", 22 0, L_0x7f2f2d2a6138;  1 drivers
L_0x7f2f2d2a6180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3cdf0_0 .net/2u *"_s20", 31 0, L_0x7f2f2d2a6180;  1 drivers
v0x55c9bbf3ced0_0 .net *"_s24", 31 0, L_0x55c9bbf51590;  1 drivers
L_0x7f2f2d2a61c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3cfb0_0 .net *"_s27", 22 0, L_0x7f2f2d2a61c8;  1 drivers
L_0x7f2f2d2a6210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3d090_0 .net/2u *"_s28", 31 0, L_0x7f2f2d2a6210;  1 drivers
L_0x7f2f2d2a6018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3d170_0 .net *"_s3", 22 0, L_0x7f2f2d2a6018;  1 drivers
v0x55c9bbf3d250_0 .net *"_s32", 31 0, L_0x55c9bbf517c0;  1 drivers
L_0x7f2f2d2a6258 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3d330_0 .net *"_s35", 22 0, L_0x7f2f2d2a6258;  1 drivers
L_0x7f2f2d2a62a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3d410_0 .net/2u *"_s36", 31 0, L_0x7f2f2d2a62a0;  1 drivers
L_0x7f2f2d2a6060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55c9bbf3d4f0_0 .net/2u *"_s4", 31 0, L_0x7f2f2d2a6060;  1 drivers
v0x55c9bbf3d5d0_0 .net *"_s8", 31 0, L_0x55c9bbf50ff0;  1 drivers
v0x55c9bbf3d6b0_0 .net "almost_empty_fifo", 0 0, L_0x55c9bbf51630;  1 drivers
v0x55c9bbf3d880_0 .net "almost_full_fifo", 0 0, L_0x55c9bbf51940;  1 drivers
v0x55c9bbf3d940_0 .net "clk", 0 0, v0x55c9bbf3ebd0_0;  alias, 1 drivers
v0x55c9bbf3d9e0_0 .var "cnt", 8 0;
v0x55c9bbf3daa0_0 .net "data_in", 9 0, v0x55c9bbf3e8f0_0;  alias, 1 drivers
v0x55c9bbf3db90_0 .net "empty_fifo", 0 0, L_0x55c9bbf51130;  1 drivers
v0x55c9bbf3dc30_0 .net "error", 0 0, L_0x55c9bbf51410;  1 drivers
v0x55c9bbf3dcf0_0 .net "full_fifo", 0 0, L_0x55c9bbf50e80;  1 drivers
v0x55c9bbf3ddb0_0 .net "pop", 0 0, v0x55c9bbf3ecc0_0;  alias, 1 drivers
v0x55c9bbf3de70_0 .net "push", 0 0, v0x55c9bbf3edb0_0;  alias, 1 drivers
v0x55c9bbf3df30_0 .net "rd_enable", 0 0, v0x55c9bbf3ee50_0;  alias, 1 drivers
v0x55c9bbf3e000_0 .var "rd_ptr", 2 0;
v0x55c9bbf3e0d0_0 .net "reset", 0 0, v0x55c9bbf3f030_0;  alias, 1 drivers
v0x55c9bbf3e1a0_0 .net "wr_enable", 0 0, v0x55c9bbf3f0d0_0;  alias, 1 drivers
v0x55c9bbf3e270_0 .var "wr_ptr", 2 0;
E_0x55c9bbf188e0 .event edge, v0x55c9bbf3c620_0, v0x55c9bbf3c3c0_0, v0x55c9bbf3d9e0_0;
L_0x55c9bbf40d20 .concat [ 9 23 0 0], v0x55c9bbf3d9e0_0, L_0x7f2f2d2a6018;
L_0x55c9bbf50e80 .cmp/eq 32, L_0x55c9bbf40d20, L_0x7f2f2d2a6060;
L_0x55c9bbf50ff0 .concat [ 9 23 0 0], v0x55c9bbf3d9e0_0, L_0x7f2f2d2a60a8;
L_0x55c9bbf51130 .cmp/eq 32, L_0x55c9bbf50ff0, L_0x7f2f2d2a60f0;
L_0x55c9bbf512d0 .concat [ 9 23 0 0], v0x55c9bbf3d9e0_0, L_0x7f2f2d2a6138;
L_0x55c9bbf51410 .cmp/gt 32, L_0x55c9bbf512d0, L_0x7f2f2d2a6180;
L_0x55c9bbf51590 .concat [ 9 23 0 0], v0x55c9bbf3d9e0_0, L_0x7f2f2d2a61c8;
L_0x55c9bbf51630 .cmp/eq 32, L_0x55c9bbf51590, L_0x7f2f2d2a6210;
L_0x55c9bbf517c0 .concat [ 9 23 0 0], v0x55c9bbf3d9e0_0, L_0x7f2f2d2a6258;
L_0x55c9bbf51940 .cmp/eq 32, L_0x55c9bbf517c0, L_0x7f2f2d2a62a0;
S_0x55c9bbf3bc40 .scope module, "mem" "memoria" 4 33, 5 3 0, S_0x55c9bbf3b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "FIFO_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wr_enable"
    .port_info 4 /INPUT 1 "rd_enable"
    .port_info 5 /INPUT 3 "wr_ptr"
    .port_info 6 /INPUT 3 "rd_ptr"
    .port_info 7 /OUTPUT 10 "FIFO_data_out"
P_0x55c9bbf19f00 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55c9bbf19f40 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x55c9bbef4a40_0 .net "FIFO_data_in", 9 0, v0x55c9bbf3e8f0_0;  alias, 1 drivers
v0x55c9bbef4d70_0 .var "FIFO_data_out", 9 0;
v0x55c9bbef50a0_0 .net "clk", 0 0, v0x55c9bbf3ebd0_0;  alias, 1 drivers
v0x55c9bbef53d0_0 .var/i "i", 31 0;
v0x55c9bbf1bfe0 .array "mem", 0 7, 9 0;
v0x55c9bbf3c3c0_0 .net "rd_enable", 0 0, v0x55c9bbf3ee50_0;  alias, 1 drivers
v0x55c9bbf3c480_0 .net "rd_ptr", 2 0, v0x55c9bbf3e000_0;  alias, 1 drivers
v0x55c9bbf3c560_0 .net "reset", 0 0, v0x55c9bbf3f030_0;  alias, 1 drivers
v0x55c9bbf3c620_0 .net "wr_enable", 0 0, v0x55c9bbf3f0d0_0;  alias, 1 drivers
v0x55c9bbf3c6e0_0 .net "wr_ptr", 2 0, v0x55c9bbf3e270_0;  alias, 1 drivers
v0x55c9bbf1bfe0_0 .array/port v0x55c9bbf1bfe0, 0;
E_0x55c9bbf16e80/0 .event edge, v0x55c9bbf3c560_0, v0x55c9bbf3c3c0_0, v0x55c9bbf3c480_0, v0x55c9bbf1bfe0_0;
v0x55c9bbf1bfe0_1 .array/port v0x55c9bbf1bfe0, 1;
v0x55c9bbf1bfe0_2 .array/port v0x55c9bbf1bfe0, 2;
v0x55c9bbf1bfe0_3 .array/port v0x55c9bbf1bfe0, 3;
v0x55c9bbf1bfe0_4 .array/port v0x55c9bbf1bfe0, 4;
E_0x55c9bbf16e80/1 .event edge, v0x55c9bbf1bfe0_1, v0x55c9bbf1bfe0_2, v0x55c9bbf1bfe0_3, v0x55c9bbf1bfe0_4;
v0x55c9bbf1bfe0_5 .array/port v0x55c9bbf1bfe0, 5;
v0x55c9bbf1bfe0_6 .array/port v0x55c9bbf1bfe0, 6;
v0x55c9bbf1bfe0_7 .array/port v0x55c9bbf1bfe0, 7;
E_0x55c9bbf16e80/2 .event edge, v0x55c9bbf1bfe0_5, v0x55c9bbf1bfe0_6, v0x55c9bbf1bfe0_7;
E_0x55c9bbf16e80 .event/or E_0x55c9bbf16e80/0, E_0x55c9bbf16e80/1, E_0x55c9bbf16e80/2;
E_0x55c9bbf0b1d0 .event posedge, v0x55c9bbef50a0_0;
S_0x55c9bbf3e540 .scope module, "u_probador_fifos" "probador_fifo" 3 19, 6 1 0, S_0x55c9bbf15d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "wr_enable"
    .port_info 2 /OUTPUT 1 "rd_enable"
    .port_info 3 /OUTPUT 1 "reset"
    .port_info 4 /OUTPUT 10 "FIFO_data_in"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /INPUT 3 "wr_ptr"
    .port_info 8 /INPUT 3 "rd_ptr"
    .port_info 9 /INPUT 10 "FIFO_data_out"
    .port_info 10 /INPUT 10 "FIFO_data_out_synth"
P_0x55c9bbf19e70 .param/l "address_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55c9bbf19eb0 .param/l "data_width" 0 6 1, +C4<00000000000000000000000000001010>;
v0x55c9bbf3e8f0_0 .var "FIFO_data_in", 9 0;
v0x55c9bbf3ea00_0 .net "FIFO_data_out", 9 0, v0x55c9bbef4d70_0;  alias, 1 drivers
v0x55c9bbf3eb10_0 .net "FIFO_data_out_synth", 9 0, o0x7f2f2d2efca8;  alias, 0 drivers
v0x55c9bbf3ebd0_0 .var "clk", 0 0;
v0x55c9bbf3ecc0_0 .var "pop", 0 0;
v0x55c9bbf3edb0_0 .var "push", 0 0;
v0x55c9bbf3ee50_0 .var "rd_enable", 0 0;
v0x55c9bbf3ef40_0 .net "rd_ptr", 2 0, v0x55c9bbf3e000_0;  alias, 1 drivers
v0x55c9bbf3f030_0 .var "reset", 0 0;
v0x55c9bbf3f0d0_0 .var "wr_enable", 0 0;
v0x55c9bbf3f1c0_0 .net "wr_ptr", 2 0, v0x55c9bbf3e270_0;  alias, 1 drivers
S_0x55c9bbf0dc90 .scope module, "DFF" "DFF" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f2f2d2efee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf3fca0_0 .net "C", 0 0, o0x7f2f2d2efee8;  0 drivers
o0x7f2f2d2eff18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf3fd80_0 .net "D", 0 0, o0x7f2f2d2eff18;  0 drivers
v0x55c9bbf3fe40_0 .var "Q", 0 0;
E_0x55c9bbf0b2e0 .event posedge, v0x55c9bbf3fca0_0;
S_0x55c9bbf0de10 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f2f2d2f0008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf3ffc0_0 .net "C", 0 0, o0x7f2f2d2f0008;  0 drivers
o0x7f2f2d2f0038 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf400a0_0 .net "D", 0 0, o0x7f2f2d2f0038;  0 drivers
v0x55c9bbf40160_0 .var "Q", 0 0;
o0x7f2f2d2f0098 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf40200_0 .net "R", 0 0, o0x7f2f2d2f0098;  0 drivers
o0x7f2f2d2f00c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9bbf402c0_0 .net "S", 0 0, o0x7f2f2d2f00c8;  0 drivers
E_0x55c9bbf3ff60 .event posedge, v0x55c9bbf40200_0, v0x55c9bbf402c0_0, v0x55c9bbf3ffc0_0;
S_0x55c9bbf0eb00 .scope module, "NAND" "NAND" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f2f2d2f01e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f2f2d2f0218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9bbf10a00 .functor AND 1, o0x7f2f2d2f01e8, o0x7f2f2d2f0218, C4<1>, C4<1>;
L_0x55c9bbec76b0 .functor NOT 1, L_0x55c9bbf10a00, C4<0>, C4<0>, C4<0>;
v0x55c9bbf40420_0 .net "A", 0 0, o0x7f2f2d2f01e8;  0 drivers
v0x55c9bbf40500_0 .net "B", 0 0, o0x7f2f2d2f0218;  0 drivers
v0x55c9bbf405c0_0 .net "Y", 0 0, L_0x55c9bbec76b0;  1 drivers
v0x55c9bbf40660_0 .net *"_s0", 0 0, L_0x55c9bbf10a00;  1 drivers
S_0x55c9bbf0ed20 .scope module, "NOR" "NOR" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f2f2d2f0338 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f2f2d2f0368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9bbec7580 .functor OR 1, o0x7f2f2d2f0338, o0x7f2f2d2f0368, C4<0>, C4<0>;
L_0x55c9bbefe720 .functor NOT 1, L_0x55c9bbec7580, C4<0>, C4<0>, C4<0>;
v0x55c9bbf407c0_0 .net "A", 0 0, o0x7f2f2d2f0338;  0 drivers
v0x55c9bbf40880_0 .net "B", 0 0, o0x7f2f2d2f0368;  0 drivers
v0x55c9bbf40940_0 .net "Y", 0 0, L_0x55c9bbefe720;  1 drivers
v0x55c9bbf409e0_0 .net *"_s0", 0 0, L_0x55c9bbec7580;  1 drivers
S_0x55c9bbec7070 .scope module, "NOT" "NOT" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f2f2d2f0488 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9bbf16080 .functor NOT 1, o0x7f2f2d2f0488, C4<0>, C4<0>, C4<0>;
v0x55c9bbf40b40_0 .net "A", 0 0, o0x7f2f2d2f0488;  0 drivers
v0x55c9bbf40c00_0 .net "Y", 0 0, L_0x55c9bbf16080;  1 drivers
    .scope S_0x55c9bbf3e540;
T_0 ;
    %vpi_call 6 13 "$dumpfile", "FifoPushPop.vcd" {0 0 0};
    %vpi_call 6 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x55c9bbf3ee50_0, 0;
    %assign/vec4 v0x55c9bbf3f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf3f030_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %wait E_0x55c9bbf0b1d0;
    %wait E_0x55c9bbf0b1d0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf3edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9bbf3f030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf3f0d0_0, 0;
    %pushi/vec4 144, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 425, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 569, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 79, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 77, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 24, 0, 10;
    %assign/vec4 v0x55c9bbf3e8f0_0, 0;
    %wait E_0x55c9bbf0b1d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9bbf3f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf3ee50_0, 0;
    %vpi_call 6 150 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55c9bbf3e540;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf3ebd0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55c9bbf3e540;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55c9bbf3ebd0_0;
    %inv;
    %assign/vec4 v0x55c9bbf3ebd0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c9bbf3bc40;
T_3 ;
    %wait E_0x55c9bbf0b1d0;
    %load/vec4 v0x55c9bbf3c560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9bbef53d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55c9bbef53d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55c9bbef53d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bbf1bfe0, 0, 4;
    %load/vec4 v0x55c9bbef53d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9bbef53d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c9bbf3c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55c9bbef4a40_0;
    %load/vec4 v0x55c9bbf3c6e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bbf1bfe0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c9bbf3bc40;
T_4 ;
    %wait E_0x55c9bbf16e80;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9bbef4d70_0, 0, 10;
    %load/vec4 v0x55c9bbf3c560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9bbef4d70_0, 0, 10;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c9bbf3c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c9bbf3c480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9bbf1bfe0, 4;
    %store/vec4 v0x55c9bbef4d70_0, 0, 10;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c9bbf3b6d0;
T_5 ;
    %wait E_0x55c9bbf0b1d0;
    %load/vec4 v0x55c9bbf3e0d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %load/vec4 v0x55c9bbf3de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c9bbf3dcf0_0;
    %nor/r;
    %load/vec4 v0x55c9bbf3e1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55c9bbf3e270_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9bbf3e270_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55c9bbf3e270_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9bbf3e270_0, 0;
T_5.7 ;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0x55c9bbf3ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x55c9bbf3db90_0;
    %nor/r;
    %load/vec4 v0x55c9bbf3df30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x55c9bbf3e000_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9bbf3e000_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x55c9bbf3e000_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9bbf3e000_0, 0;
T_5.13 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9bbf3e270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9bbf3e000_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c9bbf3b6d0;
T_6 ;
    %wait E_0x55c9bbf188e0;
    %load/vec4 v0x55c9bbf3e1a0_0;
    %load/vec4 v0x55c9bbf3df30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x55c9bbf3d9e0_0;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55c9bbf3d9e0_0;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55c9bbf3d9e0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55c9bbf3d9e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55c9bbf3d9e0_0;
    %assign/vec4 v0x55c9bbf3d9e0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c9bbf0dc90;
T_7 ;
    %wait E_0x55c9bbf0b2e0;
    %load/vec4 v0x55c9bbf3fd80_0;
    %assign/vec4 v0x55c9bbf3fe40_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c9bbf0de10;
T_8 ;
    %wait E_0x55c9bbf3ff60;
    %load/vec4 v0x55c9bbf402c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9bbf40160_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c9bbf40200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9bbf40160_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c9bbf400a0_0;
    %assign/vec4 v0x55c9bbf40160_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "Banco_Fifo.v";
    "./Fifo.v";
    "./memoria.v";
    "./probador_fifo.v";
