

================================================================
== Vitis HLS Report for 'operator_s'
================================================================
* Date:           Sun Jul 27 18:01:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.008 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       62|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|       62|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |icmp_ln14_fu_42_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln15_fu_48_p2      |      icmp|   0|  0|  15|           8|           1|
    |select_ln14_1_fu_70_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln14_fu_62_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln15_fu_54_p3    |    select|   0|  0|  12|           1|          12|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  62|          19|          34|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|    operator()|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|    operator()|  return value|
|ap_return_1  |  out|   12|  ap_ctrl_hs|    operator()|  return value|
|a_0_val      |   in|    8|     ap_none|       a_0_val|        scalar|
|a_1_val      |   in|   12|     ap_none|       a_1_val|        scalar|
|b_0_val      |   in|    8|     ap_none|       b_0_val|        scalar|
|b_1_val      |   in|   12|     ap_none|       b_1_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

