Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyScheduleTest_isim_beh.exe -prj C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyScheduleTest_beh.prj work.keyScheduleTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/xor8.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/sbox.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/rbox.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/sbox4B.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/roundCounter.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/reg128.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/rcon.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/lrotate.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/keyMux.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/keySchedule.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyexp/keyScheduleTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity lrotate [lrotate_default]
Compiling architecture behavioral of entity sbox [sbox_default]
Compiling architecture behavioral of entity sbox4B [sbox4b_default]
Compiling architecture behavioral of entity roundCounter [roundcounter_default]
Compiling architecture behavioral of entity rbox [rbox_default]
Compiling architecture behavioral of entity xor8 [xor8_default]
Compiling architecture behavioral of entity rcon [rcon_default]
Compiling architecture behavioral of entity keyMux [keymux_default]
Compiling architecture behavioral of entity reg128 [reg128_default]
Compiling architecture behavioral of entity keySchedule [keyschedule_default]
Compiling architecture behavior of entity keyscheduletest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/keyScheduleTest_isim_beh.exe
Fuse Memory Usage: 38956 KB
Fuse CPU Usage: 638 ms
