#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 17 14:12:29 2020
# Process ID: 11785
# Current directory: /media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/project_1/project_1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/project_1/project_1.runs/synth_1/top.vds
# Journal file: /media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11804
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.156 ; gain = 0.000 ; free physical = 4392 ; free virtual = 12879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/top.vhd:13]
INFO: [Synth 8-3491] module 'memory' declared at '/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/memory.vhd:5' bound to instance 'uut0' of component 'memory' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/top.vhd:39]
INFO: [Synth 8-638] synthesizing module 'memory' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/memory.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'memory' (1#1) [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/memory.vhd:12]
INFO: [Synth 8-3491] module 'transfer' declared at '/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/transfer.vhd:5' bound to instance 'uut1' of component 'transfer' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'transfer' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/transfer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'transfer' (2#1) [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/transfer.vhd:13]
INFO: [Synth 8-3491] module 'parser' declared at '/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/parser.vhd:4' bound to instance 'uut2' of component 'parser' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parser' [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/parser.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'parser' (3#1) [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/parser.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/top.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2104.156 ; gain = 0.000 ; free physical = 5054 ; free virtual = 13538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2104.156 ; gain = 0.000 ; free physical = 5046 ; free virtual = 13531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 5046 ; free virtual = 13531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 5036 ; free virtual = 13523
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input   12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4795 ; free virtual = 13288
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4793 ; free virtual = 13286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4793 ; free virtual = 13286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     6|
|5     |FDCE |     3|
|6     |FDRE |    42|
|7     |IBUF |     3|
|8     |OBUF |    36|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    94|
|2     |  uut0   |memory   |     6|
|3     |  uut1   |transfer |    12|
|4     |  uut2   |parser   |    36|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4841 ; free virtual = 13338
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.047 ; gain = 7.891 ; free physical = 4844 ; free virtual = 13341
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.055 ; gain = 7.891 ; free physical = 4844 ; free virtual = 13341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.055 ; gain = 0.000 ; free physical = 4912 ; free virtual = 13409
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.887 ; gain = 0.000 ; free physical = 4820 ; free virtual = 13317
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.887 ; gain = 118.844 ; free physical = 4961 ; free virtual = 13458
INFO: [Common 17-1381] The checkpoint '/media/sytrics/Storage/git/EVEEX-FPGA/memory_to_macroblock/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 14:12:48 2020...
