
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000581                       # Number of seconds simulated
sim_ticks                                   580666000                       # Number of ticks simulated
final_tick                                  580666000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153768                       # Simulator instruction rate (inst/s)
host_op_rate                                   299046                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49429795                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451368                       # Number of bytes of host memory used
host_seconds                                    11.75                       # Real time elapsed on the host
sim_insts                                     1806354                       # Number of instructions simulated
sim_ops                                       3512977                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             313856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         173263115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367247264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540510379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    173263115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        173263115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         330655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               330655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         330655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        173263115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367247264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            540841034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000416114250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1060                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 309184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  313920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     580664000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.763654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.355338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.891718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          281     27.90%     27.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          262     26.02%     53.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96      9.53%     63.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      7.15%     70.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      4.87%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      4.47%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.99%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.28%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          159     15.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.806452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.774516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    171.102772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             43     69.35%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     14.52%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.84%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.23%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      9.68%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 165217181.650036334991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367247264.348179519176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111761322.343653678894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1060                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59422750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110753000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14750872500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37776.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33239.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13915917.45                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     79594500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               170175750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16475.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35225.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       532.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     757                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97345.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4505340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2371875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20591760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2792700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42594390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1447680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119764980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20334240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         44159580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              290523825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            500.328631                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            483276500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2245000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    167890500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     52951750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81410000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    262648750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2784600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1449690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13894440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2500380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             44669760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1864320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        96425760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22818720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         52985640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              268281390                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.023590                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            477833750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3036000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    206967250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     59419500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87576250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    211447000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  209495                       # Number of BP lookups
system.cpu.branchPred.condPredicted            209495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                78756                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24550                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                296                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           78756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              75180                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3576                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1511                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690864                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123582                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1865                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      215783                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           288                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       580666000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1161333                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             257003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2133913                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      209495                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              99730                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        807402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21764                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1536                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          625                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    215603                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3141                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1077657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.819993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.672892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   462308     42.90%     42.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7642      0.71%     43.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44001      4.08%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39849      3.70%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12170      1.13%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60144      5.58%     58.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14154      1.31%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31985      2.97%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   405404     37.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1077657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.180392                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.837469                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234931                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                245529                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    570016                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16299                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10882                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4017383                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10882                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   245355                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  136781                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5254                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    573952                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105433                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3966439                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2802                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11622                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12898                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78005                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4554672                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8816540                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3922786                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2803515                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018181                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   536491                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     64948                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695011                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              130930                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38581                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11487                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3879296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 285                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3761065                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3896                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          366603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       540224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            221                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1077657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.490039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.825169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              293532     27.24%     27.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54026      5.01%     32.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91495      8.49%     40.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91763      8.52%     49.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122347     11.35%     60.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115837     10.75%     71.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105150      9.76%     81.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               78769      7.31%     88.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124738     11.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1077657                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14854     11.55%     11.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   122      0.09%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     11.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.01%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    13      0.01%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59413     46.19%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48683     37.85%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1210      0.94%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   677      0.53%     97.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3580      2.78%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8984      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1729032     45.97%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9077      0.24%     46.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1607      0.04%     46.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430121     11.44%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  735      0.02%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19660      0.52%     58.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1993      0.05%     58.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297309      7.90%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                957      0.03%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.27%     72.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8019      0.21%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.53%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247282      6.57%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99243      2.64%     87.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437333     11.63%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25645      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3761065                       # Type of FU issued
system.cpu.iq.rate                           3.238576                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      128623                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034199                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4522156                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2176677                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1675120                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4210150                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2069572                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2044743                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1718861                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2161843                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108015                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53201                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14162                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           400                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10882                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   91928                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4479                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3879581                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1078                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695011                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               130930                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                177                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3514                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1825                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12531                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14356                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3738583                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                678706                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22482                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       802279                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   155982                       # Number of branches executed
system.cpu.iew.exec_stores                     123573                       # Number of stores executed
system.cpu.iew.exec_rate                     3.219217                       # Inst execution rate
system.cpu.iew.wb_sent                        3727025                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3719863                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2472609                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3879237                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.203098                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637396                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          366640                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10832                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1020834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.441281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.160812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       305314     29.91%     29.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104668     10.25%     40.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        91260      8.94%     49.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48171      4.72%     53.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        98650      9.66%     63.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44888      4.40%     67.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56037      5.49%     73.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48754      4.78%     78.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       223092     21.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1020834                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806354                       # Number of instructions committed
system.cpu.commit.committedOps                3512977                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758578                       # Number of memory references committed
system.cpu.commit.loads                        641810                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139849                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930655                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543213     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208572      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3512977                       # Class of committed instruction
system.cpu.commit.bw_lim_events                223092                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4677359                       # The number of ROB reads
system.cpu.rob.rob_writes                     7817138                       # The number of ROB writes
system.cpu.timesIdled                             785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806354                       # Number of Instructions Simulated
system.cpu.committedOps                       3512977                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.642916                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.642916                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.555414                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.555414                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3533412                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1431410                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2780936                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2019034                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    661789                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   803699                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1127943                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2222.683619                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  82                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                16                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.125000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2222.683619                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.271324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.271324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.404785                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396198                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       565322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          565322                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115748                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       681070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           681070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       681070                       # number of overall hits
system.cpu.dcache.overall_hits::total          681070                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14339                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1024                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15363                       # number of overall misses
system.cpu.dcache.overall_misses::total         15363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    756446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    756446500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68095000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    824541500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    824541500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    824541500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    824541500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       579661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       579661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       696433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       696433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       696433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       696433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024737                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022060                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52754.480787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52754.480787                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66499.023438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66499.023438                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53670.604700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53670.604700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53670.604700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53670.604700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11363                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.577640                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12026                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12031                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2313                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1019                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3332                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66550000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66550000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216173000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64687.851275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64687.851275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65309.126595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65309.126595                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64877.851140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64877.851140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64877.851140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64877.851140                       # average overall mshr miss latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.940303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               92825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1060                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.570755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.940303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            432776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           432776                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       213341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          213341                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       213341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           213341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       213341                       # number of overall hits
system.cpu.icache.overall_hits::total          213341                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2261                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2261                       # number of overall misses
system.cpu.icache.overall_misses::total          2261                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    143336497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143336497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    143336497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143336497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    143336497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143336497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       215602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215602                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010487                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010487                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63395.177797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63395.177797                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63395.177797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63395.177797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63395.177797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63395.177797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2101                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1060                       # number of writebacks
system.cpu.icache.writebacks::total              1060                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          688                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          688                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          688                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          688                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1573                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1573                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109638997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109638997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109638997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109638997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109638997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109638997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007296                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69700.570248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69700.570248                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69700.570248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69700.570248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69700.570248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69700.570248                       # average overall mshr miss latency
system.cpu.icache.replacements                   1060                       # number of replacements
system.membus.snoop_filter.tot_requests          5981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    580666000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1060                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1019                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2313                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  381888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4905                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001631                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4897     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4905                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11120000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8318248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17570000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
