Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  1 14:07:58 2020
| Host         : SHADOW-7JBOVR0F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: controller1/address_reg[0]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller1/address_reg[0]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: controller1/address_reg[0]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller1/address_reg[10]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller1/address_reg[10]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller1/address_reg[10]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/address_reg[11]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/address_reg[11]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/address_reg[11]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller1/address_reg[12]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller1/address_reg[12]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controller1/address_reg[12]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controller1/address_reg[13]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controller1/address_reg[13]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controller1/address_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controller1/address_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controller1/address_reg[14]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controller1/address_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller1/address_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller1/address_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller1/address_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: controller1/address_reg[1]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: controller1/address_reg[1]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: controller1/address_reg[1]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: controller1/address_reg[2]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: controller1/address_reg[2]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: controller1/address_reg[2]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller1/address_reg[3]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller1/address_reg[3]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: controller1/address_reg[3]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: controller1/address_reg[4]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: controller1/address_reg[4]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: controller1/address_reg[4]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: controller1/address_reg[5]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: controller1/address_reg[5]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: controller1/address_reg[5]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller1/address_reg[6]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller1/address_reg[6]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller1/address_reg[6]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controller1/address_reg[7]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controller1/address_reg[7]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controller1/address_reg[7]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller1/address_reg[8]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller1/address_reg[8]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: controller1/address_reg[8]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller1/address_reg[9]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller1/address_reg[9]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller1/address_reg[9]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder1/clock_count_reg[17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: deserializer1/clock_1MHz_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: deserializer1/done_o_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: serializer1/clock_1MHz_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: serializer1/done_o_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: synchronizer1/play_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: synchronizer1/record_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 275 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.549        0.000                      0                  443        0.221        0.000                      0                  443        4.500        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clock_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_1             1.549        0.000                      0                  443        0.221        0.000                      0                  443        4.500        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_1
  To Clock:  clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 0.664ns (8.724%)  route 6.947ns (91.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 f  controller1/state_reg[0]/Q
                         net (fo=69, routed)          1.179     6.913    controller1/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.146     7.059 r  controller1/mem2_i_2/O
                         net (fo=62, routed)          5.768    12.827    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y29         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.545    14.967    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.147    
                         clock uncertainty           -0.035    15.112    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    14.376    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.664ns (8.527%)  route 7.123ns (91.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 f  controller1/state_reg[0]/Q
                         net (fo=69, routed)          1.179     6.913    controller1/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.146     7.059 r  controller1/mem2_i_2/O
                         net (fo=62, routed)          5.944    13.003    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.721    15.144    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.324    
                         clock uncertainty           -0.035    15.288    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    14.552    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 0.994ns (12.393%)  route 7.027ns (87.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          0.754     6.487    controller1/Q[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  controller1/mem1_i_1/O
                         net (fo=118, routed)         5.930    12.568    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.326    12.894 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.343    13.236    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.728    15.151    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.338    
                         clock uncertainty           -0.035    15.302    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.859    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 0.664ns (8.928%)  route 6.774ns (91.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 f  controller1/state_reg[0]/Q
                         net (fo=69, routed)          1.179     6.913    controller1/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.146     7.059 r  controller1/mem2_i_2/O
                         net (fo=62, routed)          5.594    12.653    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y28         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.544    14.966    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    14.375    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.668ns (8.599%)  route 7.101ns (91.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          0.754     6.487    controller1/Q[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  controller1/mem1_i_1/O
                         net (fo=118, routed)         6.347    12.984    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.712    15.135    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    14.724    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.642ns (8.263%)  route 7.127ns (91.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          1.179     6.913    controller1/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.124     7.037 r  controller1/mem1_i_2/O
                         net (fo=62, routed)          5.948    12.985    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.726    15.149    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.336    
                         clock uncertainty           -0.035    15.300    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.768    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 0.994ns (12.664%)  route 6.855ns (87.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          0.754     6.487    controller1/Q[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  controller1/mem1_i_1/O
                         net (fo=118, routed)         5.759    12.396    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.326    12.722 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.343    13.065    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.726    15.149    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.336    
                         clock uncertainty           -0.035    15.300    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.857    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 0.642ns (8.280%)  route 7.111ns (91.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          1.179     6.913    controller1/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.124     7.037 r  controller1/mem1_i_2/O
                         net (fo=62, routed)          5.932    12.969    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.728    15.151    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.338    
                         clock uncertainty           -0.035    15.302    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.770    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.994ns (12.709%)  route 6.827ns (87.291%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 15.146 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          0.754     6.487    controller1/Q[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  controller1/mem1_i_1/O
                         net (fo=118, routed)         5.731    12.368    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.326    12.694 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.343    13.037    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.723    15.146    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.333    
                         clock uncertainty           -0.035    15.297    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.854    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 controller1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_1 rise@10.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 0.994ns (12.749%)  route 6.803ns (87.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.613     5.216    controller1/clock_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  controller1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.518     5.734 r  controller1/state_reg[0]/Q
                         net (fo=69, routed)          0.754     6.487    controller1/Q[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  controller1/mem1_i_1/O
                         net (fo=118, routed)         5.706    12.344    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X62Y12         LUT6 (Prop_lut6_I2_O)        0.326    12.670 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.343    13.012    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.707    15.130    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.317    
                         clock uncertainty           -0.035    15.281    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.838    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.554     1.473    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116     1.753    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.822     1.987    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.059     1.532    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.558     1.477    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.758    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.827     1.992    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.059     1.536    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.554     1.473    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.112     1.749    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.822     1.987    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y73         FDRE                                         r  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.052     1.525    mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.558     1.477    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112     1.753    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.827     1.992    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y118        FDRE                                         r  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.052     1.529    mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 deserializer1/count_clock_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deserializer1/count_clock_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.483    deserializer1/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  deserializer1/count_clock_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  deserializer1/count_clock_i_reg[0]/Q
                         net (fo=7, routed)           0.159     1.783    deserializer1/count_clock_i_reg_n_0_[0]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  deserializer1/count_clock_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    deserializer1/count_clock_i[3]
    SLICE_X52Y96         FDRE                                         r  deserializer1/count_clock_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    deserializer1/clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  deserializer1/count_clock_i_reg[3]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.603    deserializer1/count_clock_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 deserializer1/count_clock_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deserializer1/count_clock_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.483    deserializer1/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  deserializer1/count_clock_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  deserializer1/count_clock_i_reg[0]/Q
                         net (fo=7, routed)           0.159     1.783    deserializer1/count_clock_i_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  deserializer1/count_clock_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    deserializer1/count_clock_i[2]
    SLICE_X52Y96         FDRE                                         r  deserializer1/count_clock_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.834     1.999    deserializer1/clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  deserializer1/count_clock_i_reg[2]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     1.588    deserializer1/count_clock_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 controller1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller1/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.048%)  route 0.152ns (44.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.556     1.475    controller1/clock_IBUF_BUFG
    SLICE_X53Y80         FDCE                                         r  controller1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  controller1/state_reg[2]/Q
                         net (fo=66, routed)          0.152     1.768    controller1/out[2]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  controller1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    controller1/next_state[2]
    SLICE_X53Y80         FDCE                                         r  controller1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.824     1.989    controller1/clock_IBUF_BUFG
    SLICE_X53Y80         FDCE                                         r  controller1/state_reg[2]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X53Y80         FDCE (Hold_fdce_C_D)         0.091     1.566    controller1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 serializer1/count_clock_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serializer1/count_clock_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.192ns (53.689%)  route 0.166ns (46.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.555     1.474    serializer1/clock_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  serializer1/count_clock_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  serializer1/count_clock_i_reg[2]/Q
                         net (fo=5, routed)           0.166     1.781    serializer1/count_clock_i[2]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.051     1.832 r  serializer1/count_clock_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    serializer1/count_clock_i_1[3]
    SLICE_X65Y75         FDRE                                         r  serializer1/count_clock_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.824     1.989    serializer1/clock_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  serializer1/count_clock_i_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.107     1.581    serializer1/count_clock_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 decoder1/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/clock_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.596     1.515    decoder1/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  decoder1/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  decoder1/clock_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.794    decoder1/clock_count_reg_n_0_[2]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  decoder1/clock_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    decoder1/clock_count_reg[0]_i_1_n_5
    SLICE_X6Y81          FDRE                                         r  decoder1/clock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.865     2.030    decoder1/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  decoder1/clock_count_reg[2]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    decoder1/clock_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 decoder1/clock_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/clock_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_1 rise@0.000ns - clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.599     1.518    decoder1/clock_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  decoder1/clock_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  decoder1/clock_count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.797    decoder1/clock_count_reg_n_0_[14]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  decoder1/clock_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    decoder1/clock_count_reg[12]_i_1_n_5
    SLICE_X6Y84          FDRE                                         r  decoder1/clock_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.868     2.033    decoder1/clock_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  decoder1/clock_count_reg[14]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.134     1.652    decoder1/clock_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y33  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y35  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y34  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71  mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82   decoder1/clock_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82   decoder1/clock_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82   decoder1/clock_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y82   decoder1/clock_count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y27  mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_38_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84   synchronizer1/play_mem_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84   synchronizer1/record_mem_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y77  synchronizer1/record_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y83   decoder1/clock_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y83   decoder1/clock_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y84   decoder1/clock_count_reg[15]/C



