{"children":[{"children":[{"data":[84,95,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 192 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"192b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (matvec.cpp:14)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (matvec.cpp:14)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'tmp' (matvec.cpp:15)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 3600 bytes, implemented size 4096 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"3600 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n3600B requested,\n4096B implemented.","type":"brief"}],"name":"matvec.cpp:10 (M_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 120 bytes, implemented size 128 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"120 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n120B requested,\n128B implemented.","type":"brief"}],"name":"matvec.cpp:11 (V_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 120 bytes, implemented size 128 bytes, stall-free, 0 reads and 1 write. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"120 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n120B requested,\n128B implemented.","type":"brief"}],"name":"matvec.cpp:12 (Out_local)","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"9"}]],"name":"Stream Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":9}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:9","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[28,124,0,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[28,124,0,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"27"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":27}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"30"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"30"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"30"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"30"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":30}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"31"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"31"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"31"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":31}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"33"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":33}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":"40"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/matvec/matvec.cpp","line":40}]],"name":"/home/dirren/IntelHLS/matvec/matvec.cpp:40","replace_name":"true","type":"resource"}],"compute_units":1,"data":[311,456,2,1.5,15],"debug":[[{"filename":"matvec.cpp","line":10}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"matvec","total_kernel_resources":[311,456,2,1.5,15],"total_percent":[0.0895672,0.0715122,0.0266854,0.0737191,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[311,456,2,1.5,15],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[311,456,2,2,15],"total_percent":[0.0895672,0.0715122,0.0266854,0.0737191,0.131752],"type":"module"}