// Seed: 3732277811
module module_0 (
    input wor id_0,
    input wand id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wand id_11,
    output wire id_12,
    output supply0 id_13
);
  assign id_13 = 1;
  assign id_5  = id_11 - 1;
  logic [7:0] id_15, id_16, id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    output tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    output tri0 id_15
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_14,
      id_14,
      id_14,
      id_6,
      id_13,
      id_13
  );
  assign modCall_1.id_10 = 0;
endmodule
