# Reading C:/modeltech_6.5b/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.5b May 21 2009 
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do D18_genop_run_msim_rtl_vhdl.do 
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# vmap altera ./vhdl_libs/altera
# Copying C:\modeltech_6.5b\win32/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\modeltech_6.5b\win32/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vcom -93 -work altera {c:/altera/90sp2/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Compiling package altera_syn_attributes
# vcom -93 -work altera {c:/altera/90sp2/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# vcom -93 -work altera {c:/altera/90sp2/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity global
# -- Compiling architecture behavior of global
# -- Compiling entity carry
# -- Compiling architecture behavior of carry
# -- Compiling entity cascade
# -- Compiling architecture behavior of cascade
# -- Compiling entity carry_sum
# -- Compiling architecture behavior of carry_sum
# -- Compiling entity exp
# -- Compiling architecture behavior of exp
# -- Compiling entity soft
# -- Compiling architecture behavior of soft
# -- Compiling entity opndrn
# -- Compiling architecture behavior of opndrn
# -- Compiling entity row_global
# -- Compiling architecture behavior of row_global
# -- Compiling entity tri
# -- Compiling architecture behavior of tri
# -- Compiling entity lut_input
# -- Compiling architecture behavior of lut_input
# -- Compiling entity lut_output
# -- Compiling architecture behavior of lut_output
# -- Compiling entity latch
# -- Compiling architecture behavior of latch
# -- Compiling entity dlatch
# -- Compiling architecture behavior of dlatch
# -- Compiling entity prim_gdff
# -- Compiling architecture behavior of prim_gdff
# -- Loading entity prim_gdff
# -- Compiling entity dff
# -- Compiling architecture behavior of dff
# -- Compiling entity dffe
# -- Compiling architecture behavior of dffe
# -- Compiling entity dffea
# -- Compiling architecture behavior of dffea
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package dffeas_pack
# -- Compiling entity dffeas
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity prim_gtff
# -- Compiling architecture behavior of prim_gtff
# -- Loading entity prim_gtff
# -- Compiling entity tff
# -- Compiling architecture behavior of tff
# -- Compiling entity tffe
# -- Compiling architecture behavior of tffe
# -- Compiling entity prim_gjkff
# -- Compiling architecture behavior of prim_gjkff
# -- Loading entity prim_gjkff
# -- Compiling entity jkff
# -- Compiling architecture behavior of jkff
# -- Compiling entity jkffe
# -- Compiling architecture behavior of jkffe
# -- Compiling entity prim_gsrff
# -- Compiling architecture behavior of prim_gsrff
# -- Loading entity prim_gsrff
# -- Compiling entity srff
# -- Compiling architecture behavior of srff
# -- Compiling entity srffe
# -- Compiling architecture behavior of srffe
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture behavior of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture behavior of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture behavior of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture behavior of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture behavior of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture behavior of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture behavior of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture behavior of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture behavior of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture behavior of alt_bidir_buf
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# vmap lpm ./vhdl_libs/lpm
# Modifying modelsim.ini
# vcom -93 -work lpm {c:/altera/90sp2/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package lpm_components
# vcom -93 -work lpm {c:/altera/90sp2/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package lpm_common_conversion
# -- Compiling package body lpm_common_conversion
# -- Loading package lpm_common_conversion
# -- Compiling package lpm_hint_evaluation
# -- Compiling package body lpm_hint_evaluation
# -- Loading package lpm_hint_evaluation
# -- Compiling package lpm_device_families
# -- Compiling package body lpm_device_families
# -- Loading package lpm_device_families
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package lpm_components
# -- Compiling entity lpm_constant
# -- Compiling architecture lpm_syn of lpm_constant
# -- Compiling entity lpm_inv
# -- Compiling architecture lpm_syn of lpm_inv
# -- Compiling entity lpm_and
# -- Compiling architecture lpm_syn of lpm_and
# -- Compiling entity lpm_or
# -- Compiling architecture lpm_syn of lpm_or
# -- Compiling entity lpm_xor
# -- Compiling architecture lpm_syn of lpm_xor
# -- Compiling entity lpm_bustri
# -- Compiling architecture lpm_syn of lpm_bustri
# -- Compiling entity lpm_mux
# -- Compiling architecture lpm_syn of lpm_mux
# -- Compiling entity lpm_decode
# -- Compiling architecture lpm_syn of lpm_decode
# -- Compiling entity lpm_clshift
# -- Compiling architecture lpm_syn of lpm_clshift
# -- Loading package std_logic_signed
# -- Compiling entity lpm_add_sub_signed
# -- Compiling architecture lpm_syn of lpm_add_sub_signed
# -- Compiling entity lpm_add_sub_unsigned
# -- Compiling architecture lpm_syn of lpm_add_sub_unsigned
# -- Loading entity lpm_add_sub_signed
# -- Loading entity lpm_add_sub_unsigned
# -- Compiling entity lpm_add_sub
# -- Compiling architecture lpm_syn of lpm_add_sub
# -- Compiling entity lpm_compare_signed
# -- Compiling architecture lpm_syn of lpm_compare_signed
# -- Compiling entity lpm_compare_unsigned
# -- Compiling architecture lpm_syn of lpm_compare_unsigned
# -- Loading entity lpm_compare_signed
# -- Loading entity lpm_compare_unsigned
# -- Compiling entity lpm_compare
# -- Compiling architecture lpm_syn of lpm_compare
# -- Loading package lpm_hint_evaluation
# -- Compiling entity lpm_mult
# -- Compiling architecture lpm_syn of lpm_mult
# -- Compiling entity lpm_divide
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture lpm_syn of lpm_abs
# -- Loading package lpm_common_conversion
# -- Compiling entity lpm_counter
# -- Compiling architecture lpm_syn of lpm_counter
# -- Compiling entity lpm_latch
# -- Compiling architecture lpm_syn of lpm_latch
# -- Compiling entity lpm_ff
# -- Compiling architecture lpm_syn of lpm_ff
# -- Compiling entity lpm_shiftreg
# -- Compiling architecture lpm_syn of lpm_shiftreg
# -- Loading package lpm_device_families
# -- Compiling entity lpm_ram_dq
# -- Compiling architecture lpm_syn of lpm_ram_dq
# -- Compiling entity lpm_ram_dp
# -- Compiling architecture lpm_syn of lpm_ram_dp
# -- Compiling entity lpm_ram_io
# -- Compiling architecture lpm_syn of lpm_ram_io
# -- Compiling entity lpm_rom
# -- Compiling architecture lpm_syn of lpm_rom
# -- Compiling entity lpm_fifo
# -- Compiling architecture behavior of lpm_fifo
# -- Compiling entity lpm_fifo_dc_dffpipe
# -- Compiling architecture behavior of lpm_fifo_dc_dffpipe
# -- Compiling entity lpm_fifo_dc_fefifo
# -- Compiling architecture behavior of lpm_fifo_dc_fefifo
# -- Loading entity lpm_fifo_dc_fefifo
# -- Loading entity lpm_fifo_dc_dffpipe
# -- Compiling entity lpm_fifo_dc_async
# -- Compiling architecture behavior of lpm_fifo_dc_async
# -- Loading entity lpm_fifo_dc_async
# -- Compiling entity lpm_fifo_dc
# -- Compiling architecture behavior of lpm_fifo_dc
# -- Compiling entity lpm_inpad
# -- Compiling architecture lpm_syn of lpm_inpad
# -- Compiling entity lpm_outpad
# -- Compiling architecture lpm_syn of lpm_outpad
# -- Compiling entity lpm_bipad
# -- Compiling architecture lpm_syn of lpm_bipad
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# vmap sgate ./vhdl_libs/sgate
# Modifying modelsim.ini
# vcom -93 -work sgate {c:/altera/90sp2/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# vcom -93 -work sgate {c:/altera/90sp2/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package lpm_components
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package std_logic_unsigned
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# vmap altera_mf ./vhdl_libs/altera_mf
# Modifying modelsim.ini
# vcom -93 -work altera_mf {c:/altera/90sp2/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# vcom -93 -work altera_mf {c:/altera/90sp2/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity lcell
# -- Compiling architecture behavior of lcell
# -- Loading package textio
# -- Compiling package altera_common_conversion
# -- Compiling package body altera_common_conversion
# -- Loading package altera_common_conversion
# -- Compiling package altera_mf_hint_evaluation
# -- Compiling package body altera_mf_hint_evaluation
# -- Loading package altera_mf_hint_evaluation
# -- Compiling package altera_device_families
# -- Compiling package body altera_device_families
# -- Loading package altera_device_families
# -- Compiling package mf_pllpack
# -- Compiling package body mf_pllpack
# -- Loading package mf_pllpack
# -- Compiling entity dffp
# -- Compiling architecture behave of dffp
# -- Compiling entity pll_iobuf
# -- Compiling architecture behavior of pll_iobuf
# -- Compiling entity mf_m_cntr
# -- Compiling architecture behave of mf_m_cntr
# -- Compiling entity mf_n_cntr
# -- Compiling architecture behave of mf_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity mf_pll_reg
# -- Compiling architecture behave of mf_pll_reg
# -- Loading package mf_pllpack
# -- Loading entity mf_m_cntr
# -- Loading entity mf_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity dffp
# -- Loading entity mf_pll_reg
# -- Compiling entity mf_stratix_pll
# -- Compiling architecture vital_pll of mf_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity mf_stratixii_pll
# -- Compiling architecture vital_pll of mf_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mf_ttn_mn_cntr
# -- Compiling architecture behave of mf_ttn_mn_cntr
# -- Compiling entity mf_ttn_scale_cntr
# -- Compiling architecture behave of mf_ttn_scale_cntr
# -- Loading entity mf_ttn_mn_cntr
# -- Loading entity mf_ttn_scale_cntr
# -- Compiling entity mf_stratixiii_pll
# -- Compiling architecture vital_pll of mf_stratixiii_pll
# -- Compiling entity mf_cda_mn_cntr
# -- Compiling architecture behave of mf_cda_mn_cntr
# -- Compiling entity mf_cda_scale_cntr
# -- Compiling architecture behave of mf_cda_scale_cntr
# -- Loading entity mf_cda_mn_cntr
# -- Loading entity mf_cda_scale_cntr
# -- Compiling entity mf_cycloneiii_pll
# -- Compiling architecture vital_pll of mf_cycloneiii_pll
# -- Loading package altera_device_families
# -- Loading entity mf_stratix_pll
# -- Loading entity mf_stratixii_pll
# -- Loading entity mf_stratixiii_pll
# -- Loading entity mf_cycloneiii_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package altera_common_conversion
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity altclklock
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altcam
# -- Compiling architecture behave of altcam
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package altera_mf_hint_evaluation
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Compiling entity altqpram
# -- Compiling architecture behavior of altqpram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity scfifo
# -- Compiling architecture behavior of scfifo
# -- Compiling package dcfifo_pack
# -- Compiling package body dcfifo_pack
# -- Loading package dcfifo_pack
# -- Compiling entity dcfifo_dffpipe
# -- Compiling architecture behavior of dcfifo_dffpipe
# -- Compiling entity dcfifo_fefifo
# -- Compiling architecture behavior of dcfifo_fefifo
# -- Loading entity dcfifo_fefifo
# -- Loading entity dcfifo_dffpipe
# -- Compiling entity dcfifo_async
# -- Compiling architecture behavior of dcfifo_async
# -- Compiling entity dcfifo_sync
# -- Compiling architecture behavior of dcfifo_sync
# -- Compiling entity dcfifo_low_latency
# -- Compiling architecture behavior of dcfifo_low_latency
# -- Loading entity dcfifo_async
# -- Loading entity dcfifo_sync
# -- Loading entity dcfifo_low_latency
# -- Loading package dcfifo_pack
# -- Compiling entity dcfifo_mixed_widths
# -- Compiling architecture behavior of dcfifo_mixed_widths
# -- Loading entity dcfifo_mixed_widths
# -- Compiling entity dcfifo
# -- Compiling architecture behavior of dcfifo
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity a_graycounter
# -- Compiling architecture behavior of a_graycounter
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Compiling entity altdq_dqs
# -- Compiling architecture translated of altdq_dqs
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture rtl of alt_cal
# -- Compiling package sld_node
# -- Compiling package body sld_node
# -- Loading package sld_node
# -- Loading package sld_node
# -- Compiling entity signal_gen
# -- Compiling architecture simmodel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture fsm of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# 
# vlib vhdl_libs/flex10ke
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/flex10ke".
# vmap flex10ke ./vhdl_libs/flex10ke
# Modifying modelsim.ini
# vcom -93 -work flex10ke {c:/altera/90sp2/quartus/eda/sim_lib/flex10ke_atoms.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Compiling package flex10ke_atom_pack
# -- Compiling package body flex10ke_atom_pack
# -- Loading package flex10ke_atom_pack
# -- Compiling entity mux21
# -- Compiling architecture structure of mux21
# -- Loading package flex10ke_atom_pack
# -- Compiling entity dffe_io
# -- Compiling architecture behave of dffe_io
# -- Compiling entity flex10ke_asynch_lcell
# -- Compiling architecture vital_le of flex10ke_asynch_lcell
# -- Compiling entity flex10ke_lcell_register
# -- Compiling architecture vital_le_reg of flex10ke_lcell_register
# -- Loading entity flex10ke_asynch_lcell
# -- Loading entity flex10ke_lcell_register
# -- Compiling entity flex10ke_lcell
# -- Compiling architecture vital_le_atom of flex10ke_lcell
# -- Compiling entity flex10ke_asynch_io
# -- Compiling architecture vital_asynch_io of flex10ke_asynch_io
# -- Loading entity dffe_io
# -- Loading entity flex10ke_asynch_io
# -- Compiling entity flex10ke_io
# -- Compiling architecture arch of flex10ke_io
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity flex10ke_asynch_mem
# -- Compiling architecture behave of flex10ke_asynch_mem
# -- Compiling entity flex10ke_dffe
# -- Compiling architecture behave of flex10ke_dffe
# -- Compiling entity and1
# -- Compiling architecture altvital of and1
# -- Compiling entity nmux21
# -- Compiling architecture structure of nmux21
# -- Compiling entity bmux21
# -- Compiling architecture structure of bmux21
# -- Loading entity flex10ke_dffe
# -- Loading entity and1
# -- Loading entity mux21
# -- Loading entity nmux21
# -- Loading entity bmux21
# -- Loading entity flex10ke_asynch_mem
# -- Compiling entity flex10ke_ram_slice
# -- Compiling architecture structure of flex10ke_ram_slice
# -- Compiling entity flex10ke_pll
# -- Compiling architecture vital_pll_atom of flex10ke_pll
# vcom -93 -work flex10ke {c:/altera/90sp2/quartus/eda/sim_lib/flex10ke_components.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package flex10ke_atom_pack
# -- Compiling package flex10ke_components
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {c:/projekt N8031100A/N8031110/s274_library/elementary/utility.vhd}
# Model Technology ModelSim SE vcom 6.5b Compiler 2009.05 May 21 2009
# -- Loading package standard
# ** Error: c:/projekt N8031100A/N8031110/s274_library/elementary/utility.vhd(2): Library ieee_proposed not found.
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package math_real
# ** Error: c:/projekt N8031100A/N8031110/s274_library/elementary/utility.vhd(7): VHDL Compiler exiting
# ** Error: C:/modeltech_6.5b/win32/vcom failed.
# Error in macro ./D18_genop_run_msim_rtl_vhdl.do line 38
# C:/modeltech_6.5b/win32/vcom failed.
#     while executing
# "vcom -93 -work work {c:/projekt N8031100A/N8031110/s274_library/elementary/utility.vhd}"
