// Seed: 3492879839
module module_0 #(
    parameter id_2 = 32'd41
);
  wor id_1, _id_2, id_3;
  logic [7:0][id_2 : -1] id_4;
  assign (pull1, strong0) id_1 = -1 - -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1
    , id_4,
    output uwire id_2
);
  localparam id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd67,
    parameter id_1 = 32'd1,
    parameter id_4 = 32'd97
) (
    input tri0 _id_0,
    input wor  _id_1
);
  logic id_3;
  ;
  assign id_3 = 1;
  wire _id_4;
  ;
  localparam id_5 = -1;
  logic [7:0][{  id_4  {  id_1  }  } : id_1] id_6;
  assign id_6 = {-1 - -1} == -1;
  wire [id_0 : 1] id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_3 = id_6;
endmodule
