/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   iotware_stm32v2.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /gpio_keys
 *   5   /memory@20000000
 *   6   /cpus
 *   7   /cpus/cpu@0
 *   8   /leds
 *   9   /soc
 *   10  /soc/pin-controller@48000000
 *   11  /soc/rcc@40021000
 *   12  /soc/pin-controller@48000000/gpio@48000800
 *   13  /leds/led_1
 *   14  /leds/led_2
 *   15  /leds/led_3
 *   16  /soc/interrupt-controller@e000e100
 *   17  /soc/pin-controller@48000000/adc1_in3_pc2
 *   18  /soc/pin-controller@48000000/adc1_in4_pc3
 *   19  /soc/adc@50040000
 *   20  /soc/can@40006400
 *   21  /soc/dma@40020000
 *   22  /soc/dma@40020400
 *   23  /soc/pin-controller@48000000/i2c1_scl_pb6
 *   24  /soc/pin-controller@48000000/i2c1_sda_pb7
 *   25  /soc/i2c@40005400
 *   26  /soc/pin-controller@48000000/i2c2_scl_pb10
 *   27  /soc/pin-controller@48000000/i2c2_sda_pb11
 *   28  /soc/i2c@40005800
 *   29  /soc/pin-controller@48000000/i2c3_scl_pc0
 *   30  /soc/pin-controller@48000000/i2c3_sda_pc1
 *   31  /soc/i2c@40005c00
 *   32  /otgfs_phy
 *   33  /soc/otgfs@50000000
 *   34  /soc/rng@50060800
 *   35  /soc/rtc@40002800
 *   36  /soc/sdmmc@40012800
 *   37  /soc/pin-controller@48000000/usart2_rx_pa3
 *   38  /soc/pin-controller@48000000/usart2_tx_pa2
 *   39  /soc/serial@40004400
 *   40  /soc/pin-controller@48000000/usart3_rx_pb11
 *   41  /soc/pin-controller@48000000/usart3_tx_pb10
 *   42  /soc/serial@40004800
 *   43  /soc/serial@40004c00
 *   44  /soc/serial@40005000
 *   45  /soc/serial@40008000
 *   46  /soc/pin-controller@48000000/usart1_rx_pa10
 *   47  /soc/pin-controller@48000000/usart1_tx_pa9
 *   48  /soc/serial@40013800
 *   49  /soc/spi@40003800
 *   50  /soc/spi@40003c00
 *   51  /soc/pin-controller@48000000/spi1_miso_pa6
 *   52  /soc/pin-controller@48000000/spi1_mosi_pa7
 *   53  /soc/pin-controller@48000000/spi1_nss_pa4
 *   54  /soc/pin-controller@48000000/spi1_sck_pa5
 *   55  /soc/spi@40013000
 *   56  /soc/timer@e000e010
 *   57  /soc/timers@40007c00
 *   58  /soc/watchdog@40002c00
 *   59  /soc/watchdog@40003000
 *   60  /soc/flash-controller@40022000
 *   61  /soc/flash-controller@40022000/flash@8000000
 *   62  /soc/pin-controller@48000000/adc1_in10_pa5
 *   63  /soc/pin-controller@48000000/adc1_in11_pa6
 *   64  /soc/pin-controller@48000000/adc1_in12_pa7
 *   65  /soc/pin-controller@48000000/adc1_in13_pc4
 *   66  /soc/pin-controller@48000000/adc1_in14_pc5
 *   67  /soc/pin-controller@48000000/adc1_in15_pb0
 *   68  /soc/pin-controller@48000000/adc1_in16_pb1
 *   69  /soc/pin-controller@48000000/adc1_in1_pc0
 *   70  /soc/pin-controller@48000000/adc1_in2_pc1
 *   71  /soc/pin-controller@48000000/adc1_in5_pa0
 *   72  /soc/pin-controller@48000000/adc1_in6_pa1
 *   73  /soc/pin-controller@48000000/adc1_in7_pa2
 *   74  /soc/pin-controller@48000000/adc1_in8_pa3
 *   75  /soc/pin-controller@48000000/adc1_in9_pa4
 *   76  /soc/pin-controller@48000000/adc2_in10_pa5
 *   77  /soc/pin-controller@48000000/adc2_in11_pa6
 *   78  /soc/pin-controller@48000000/adc2_in12_pa7
 *   79  /soc/pin-controller@48000000/adc2_in13_pc4
 *   80  /soc/pin-controller@48000000/adc2_in14_pc5
 *   81  /soc/pin-controller@48000000/adc2_in15_pb0
 *   82  /soc/pin-controller@48000000/adc2_in16_pb1
 *   83  /soc/pin-controller@48000000/adc2_in1_pc0
 *   84  /soc/pin-controller@48000000/adc2_in2_pc1
 *   85  /soc/pin-controller@48000000/adc2_in3_pc2
 *   86  /soc/pin-controller@48000000/adc2_in4_pc3
 *   87  /soc/pin-controller@48000000/adc2_in5_pa0
 *   88  /soc/pin-controller@48000000/adc2_in6_pa1
 *   89  /soc/pin-controller@48000000/adc2_in7_pa2
 *   90  /soc/pin-controller@48000000/adc2_in8_pa3
 *   91  /soc/pin-controller@48000000/adc2_in9_pa4
 *   92  /soc/pin-controller@48000000/adc3_in1_pc0
 *   93  /soc/pin-controller@48000000/adc3_in2_pc1
 *   94  /soc/pin-controller@48000000/adc3_in3_pc2
 *   95  /soc/pin-controller@48000000/adc3_in4_pc3
 *   96  /soc/pin-controller@48000000/can1_rx_pa11
 *   97  /soc/pin-controller@48000000/can1_rx_pb8
 *   98  /soc/pin-controller@48000000/can1_tx_pa12
 *   99  /soc/pin-controller@48000000/can1_tx_pb9
 *   100 /soc/pin-controller@48000000/dac1_out1_pa4
 *   101 /soc/pin-controller@48000000/dac1_out2_pa5
 *   102 /soc/pin-controller@48000000/gpio@48000000
 *   103 /soc/pin-controller@48000000/gpio@48000400
 *   104 /soc/pin-controller@48000000/gpio@48000c00
 *   105 /soc/pin-controller@48000000/gpio@48001000
 *   106 /soc/pin-controller@48000000/gpio@48001400
 *   107 /soc/pin-controller@48000000/gpio@48001800
 *   108 /soc/pin-controller@48000000/gpio@48001c00
 *   109 /soc/pin-controller@48000000/i2c1_scl_pb8
 *   110 /soc/pin-controller@48000000/i2c1_sda_pb9
 *   111 /soc/pin-controller@48000000/i2c2_scl_pb13
 *   112 /soc/pin-controller@48000000/i2c2_sda_pb14
 *   113 /soc/pin-controller@48000000/lpuart1_cts_pb13
 *   114 /soc/pin-controller@48000000/lpuart1_rts_pb12
 *   115 /soc/pin-controller@48000000/lpuart1_rx_pb10
 *   116 /soc/pin-controller@48000000/lpuart1_rx_pc0
 *   117 /soc/pin-controller@48000000/lpuart1_tx_pb11
 *   118 /soc/pin-controller@48000000/lpuart1_tx_pc1
 *   119 /soc/pin-controller@48000000/sdmmc1_ck_pc12
 *   120 /soc/pin-controller@48000000/sdmmc1_cmd_pd2
 *   121 /soc/pin-controller@48000000/sdmmc1_d0_pc8
 *   122 /soc/pin-controller@48000000/sdmmc1_d1_pc9
 *   123 /soc/pin-controller@48000000/sdmmc1_d2_pc10
 *   124 /soc/pin-controller@48000000/sdmmc1_d3_pc11
 *   125 /soc/pin-controller@48000000/sdmmc1_d4_pb8
 *   126 /soc/pin-controller@48000000/sdmmc1_d5_pb9
 *   127 /soc/pin-controller@48000000/sdmmc1_d6_pc6
 *   128 /soc/pin-controller@48000000/sdmmc1_d7_pc7
 *   129 /soc/pin-controller@48000000/spi1_miso_pb4
 *   130 /soc/pin-controller@48000000/spi1_mosi_pb5
 *   131 /soc/pin-controller@48000000/spi1_nss_pa15
 *   132 /soc/pin-controller@48000000/spi1_sck_pb3
 *   133 /soc/pin-controller@48000000/spi2_miso_pb14
 *   134 /soc/pin-controller@48000000/spi2_miso_pc2
 *   135 /soc/pin-controller@48000000/spi2_mosi_pb15
 *   136 /soc/pin-controller@48000000/spi2_mosi_pc3
 *   137 /soc/pin-controller@48000000/spi2_nss_pb12
 *   138 /soc/pin-controller@48000000/spi2_nss_pb9
 *   139 /soc/pin-controller@48000000/spi2_sck_pb10
 *   140 /soc/pin-controller@48000000/spi2_sck_pb13
 *   141 /soc/pin-controller@48000000/spi3_miso_pb4
 *   142 /soc/pin-controller@48000000/spi3_miso_pc11
 *   143 /soc/pin-controller@48000000/spi3_mosi_pb5
 *   144 /soc/pin-controller@48000000/spi3_mosi_pc12
 *   145 /soc/pin-controller@48000000/spi3_nss_pa15
 *   146 /soc/pin-controller@48000000/spi3_nss_pa4
 *   147 /soc/pin-controller@48000000/spi3_sck_pb3
 *   148 /soc/pin-controller@48000000/spi3_sck_pc10
 *   149 /soc/pin-controller@48000000/tim15_ch1_pa2
 *   150 /soc/pin-controller@48000000/tim15_ch1_pb14
 *   151 /soc/pin-controller@48000000/tim15_ch1n_pa1
 *   152 /soc/pin-controller@48000000/tim15_ch1n_pb13
 *   153 /soc/pin-controller@48000000/tim15_ch2_pa3
 *   154 /soc/pin-controller@48000000/tim15_ch2_pb15
 *   155 /soc/pin-controller@48000000/tim16_ch1_pa6
 *   156 /soc/pin-controller@48000000/tim16_ch1_pb8
 *   157 /soc/pin-controller@48000000/tim16_ch1n_pb6
 *   158 /soc/pin-controller@48000000/tim17_ch1_pa7
 *   159 /soc/pin-controller@48000000/tim17_ch1_pb9
 *   160 /soc/pin-controller@48000000/tim17_ch1n_pb7
 *   161 /soc/pin-controller@48000000/tim1_ch1_pa8
 *   162 /soc/pin-controller@48000000/tim1_ch1n_pa7
 *   163 /soc/pin-controller@48000000/tim1_ch1n_pb13
 *   164 /soc/pin-controller@48000000/tim1_ch2_pa9
 *   165 /soc/pin-controller@48000000/tim1_ch2n_pb0
 *   166 /soc/pin-controller@48000000/tim1_ch2n_pb14
 *   167 /soc/pin-controller@48000000/tim1_ch3_pa10
 *   168 /soc/pin-controller@48000000/tim1_ch3n_pb1
 *   169 /soc/pin-controller@48000000/tim1_ch3n_pb15
 *   170 /soc/pin-controller@48000000/tim1_ch4_pa11
 *   171 /soc/pin-controller@48000000/tim2_ch1_pa0
 *   172 /soc/pin-controller@48000000/tim2_ch1_pa15
 *   173 /soc/pin-controller@48000000/tim2_ch1_pa5
 *   174 /soc/pin-controller@48000000/tim2_ch2_pa1
 *   175 /soc/pin-controller@48000000/tim2_ch2_pb3
 *   176 /soc/pin-controller@48000000/tim2_ch3_pa2
 *   177 /soc/pin-controller@48000000/tim2_ch3_pb10
 *   178 /soc/pin-controller@48000000/tim2_ch4_pa3
 *   179 /soc/pin-controller@48000000/tim2_ch4_pb11
 *   180 /soc/pin-controller@48000000/tim3_ch1_pa6
 *   181 /soc/pin-controller@48000000/tim3_ch1_pb4
 *   182 /soc/pin-controller@48000000/tim3_ch1_pc6
 *   183 /soc/pin-controller@48000000/tim3_ch2_pa7
 *   184 /soc/pin-controller@48000000/tim3_ch2_pb5
 *   185 /soc/pin-controller@48000000/tim3_ch2_pc7
 *   186 /soc/pin-controller@48000000/tim3_ch3_pb0
 *   187 /soc/pin-controller@48000000/tim3_ch3_pc8
 *   188 /soc/pin-controller@48000000/tim3_ch4_pb1
 *   189 /soc/pin-controller@48000000/tim3_ch4_pc9
 *   190 /soc/pin-controller@48000000/tim4_ch1_pb6
 *   191 /soc/pin-controller@48000000/tim4_ch2_pb7
 *   192 /soc/pin-controller@48000000/tim4_ch3_pb8
 *   193 /soc/pin-controller@48000000/tim4_ch4_pb9
 *   194 /soc/pin-controller@48000000/tim5_ch1_pa0
 *   195 /soc/pin-controller@48000000/tim5_ch2_pa1
 *   196 /soc/pin-controller@48000000/tim5_ch3_pa2
 *   197 /soc/pin-controller@48000000/tim5_ch4_pa3
 *   198 /soc/pin-controller@48000000/tim8_ch1_pc6
 *   199 /soc/pin-controller@48000000/tim8_ch1n_pa5
 *   200 /soc/pin-controller@48000000/tim8_ch1n_pa7
 *   201 /soc/pin-controller@48000000/tim8_ch2_pc7
 *   202 /soc/pin-controller@48000000/tim8_ch2n_pb0
 *   203 /soc/pin-controller@48000000/tim8_ch2n_pb14
 *   204 /soc/pin-controller@48000000/tim8_ch3_pc8
 *   205 /soc/pin-controller@48000000/tim8_ch3n_pb1
 *   206 /soc/pin-controller@48000000/tim8_ch3n_pb15
 *   207 /soc/pin-controller@48000000/tim8_ch4_pc9
 *   208 /soc/pin-controller@48000000/uart4_cts_pb7
 *   209 /soc/pin-controller@48000000/uart4_rts_pa15
 *   210 /soc/pin-controller@48000000/uart4_rx_pa1
 *   211 /soc/pin-controller@48000000/uart4_rx_pc11
 *   212 /soc/pin-controller@48000000/uart4_tx_pa0
 *   213 /soc/pin-controller@48000000/uart4_tx_pc10
 *   214 /soc/pin-controller@48000000/uart5_cts_pb5
 *   215 /soc/pin-controller@48000000/uart5_rts_pb4
 *   216 /soc/pin-controller@48000000/uart5_rx_pd2
 *   217 /soc/pin-controller@48000000/uart5_tx_pc12
 *   218 /soc/pin-controller@48000000/usart1_cts_pa11
 *   219 /soc/pin-controller@48000000/usart1_cts_pb4
 *   220 /soc/pin-controller@48000000/usart1_rts_pa12
 *   221 /soc/pin-controller@48000000/usart1_rts_pb3
 *   222 /soc/pin-controller@48000000/usart1_rx_pb7
 *   223 /soc/pin-controller@48000000/usart1_tx_pb6
 *   224 /soc/pin-controller@48000000/usart2_cts_pa0
 *   225 /soc/pin-controller@48000000/usart2_rts_pa1
 *   226 /soc/pin-controller@48000000/usart3_cts_pa6
 *   227 /soc/pin-controller@48000000/usart3_cts_pb13
 *   228 /soc/pin-controller@48000000/usart3_rts_pb1
 *   229 /soc/pin-controller@48000000/usart3_rts_pb14
 *   230 /soc/pin-controller@48000000/usart3_rts_pd2
 *   231 /soc/pin-controller@48000000/usart3_rx_pc11
 *   232 /soc/pin-controller@48000000/usart3_rx_pc5
 *   233 /soc/pin-controller@48000000/usart3_tx_pc10
 *   234 /soc/pin-controller@48000000/usart3_tx_pc4
 *   235 /soc/pin-controller@48000000/usb_otg_fs_dm_pa11
 *   236 /soc/pin-controller@48000000/usb_otg_fs_dp_pa12
 *   237 /soc/pin-controller@48000000/usb_otg_fs_id_pa10
 *   238 /soc/pin-controller@48000000/usb_otg_fs_sof_pa8
 *   239 /soc/pin-controller@48000000/usb_otg_fs_vbus_pa9
 *   240 /soc/timers@40000000
 *   241 /soc/timers@40000000/pwm
 *   242 /soc/timers@40000400
 *   243 /soc/timers@40000400/pwm
 *   244 /soc/timers@40000800
 *   245 /soc/timers@40000800/pwm
 *   246 /soc/timers@40000c00
 *   247 /soc/timers@40000c00/pwm
 *   248 /soc/timers@40001000
 *   249 /soc/timers@40001000/pwm
 *   250 /soc/timers@40001400
 *   251 /soc/timers@40001400/pwm
 *   252 /soc/timers@40012c00
 *   253 /soc/timers@40012c00/pwm
 *   254 /soc/timers@40013400
 *   255 /soc/timers@40013400/pwm
 *   256 /soc/timers@40014000
 *   257 /soc/timers@40014000/pwm
 *   258 /soc/timers@40014400
 *   259 /soc/timers@40014400/pwm
 *   260 /soc/timers@40014800
 *   261 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_otgfs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys)

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /gpio_keys */ \
	5, /* /memory@20000000 */ \
	6, /* /cpus */ \
	8, /* /leds */ \
	9, /* /soc */ \
	32, /* /otgfs_phy */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_st_stm32l476rg_nucleo DT_N

/* Special property macros: */
#define DT_N_REG_NUM 0
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_st_stm32l476rg_nucleo 1
#define DT_N_STATUS_okay 1

/* Generic property macros: */
#define DT_N_P_compatible {"st,stm32l476rg-nucleo"}
#define DT_N_P_compatible_IDX_0 "st,stm32l476rg-nucleo"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Special property macros: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Special property macros: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * Description:
 *   GPIO pins exposed on Arduino Uno (R3) headers.
 *
 *   The Arduino Uno layout provides four headers, two each along
 *   opposite edges of the board.
 *
 *   Proceeding counter-clockwise:
 *   * An 8-pin Power Supply header.  No pins on this header are exposed
 *     by this binding.
 *   * A 6-pin Analog Input header.  This has analog input signals
 *     labeled from A0 at the top through A5 at the bottom.
 *   * An 8-pin header (opposite Analog Input).  This has digital input
 *     signals labeled from D0 at the bottom D7 at the top;
 *   * A 10-pin header (opposite Power Supply).  This has six additional
 *     digital input signals labelled from D8 at the bottom through D13
 *     towards the top, skipping two pins, then finishing with D14 and
 *     D15 at the top.
 *
 *   This binding provides a nexus mapping for 20 pins where parent pins 0
 *   through 5 correspond to A0 through A5, and parent pins 6 through 21
 *   correspond to D0 through D15, as depicted below:
 *
 *                                D15  21
 *                                D14  20
 *                                AREF -
 *                                GND  -
 *       - N/C                    D13  19
 *       - IOREF                  D12  18
 *       - RESET                  D11  17
 *       - 3V3                    D10  16
 *       - 5V                     D9   15
 *       - GND                    D8   14
 *       - GND
 *       - VIN                    D7   13
 *                                D6   12
 *       0 A0                     D5   11
 *       1 A1                     D4   10
 *       2 A2                     D3    9
 *       3 A3                     D2    8
 *       4 A4                     D1    7
 *       5 A5                     D0    6
 */

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N
#define DT_N_S_connector_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Special property macros: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Description:
 *   GPIO KEYS parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Special property macros: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Description:
 *   Generic on-chip SRAM description
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Special property macros: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 98304 /* 0x18000 */
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 98304 /* 0x18000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 98304
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Special property macros: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * Description:
 *   ARM Cortex-M4F CPU
 */

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	6, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Description:
 *   GPIO LEDs parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	13, /* /leds/led_1 */ \
	14, /* /leds/led_2 */ \
	15, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Special property macros: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc_S_rcc_40021000) fn(DT_N_S_soc_S_pin_controller_48000000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_watchdog_40002c00) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40008000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_can_40006400) fn(DT_N_S_soc_S_rtc_40002800) fn(DT_N_S_soc_S_adc_50040000) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_timers_40007c00) fn(DT_N_S_soc_S_rng_50060800) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_sdmmc_40012800) fn(DT_N_S_soc_S_otgfs_50000000)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/adc@50040000 */ \
	20, /* /soc/can@40006400 */ \
	21, /* /soc/dma@40020000 */ \
	22, /* /soc/dma@40020400 */ \
	25, /* /soc/i2c@40005400 */ \
	28, /* /soc/i2c@40005800 */ \
	31, /* /soc/i2c@40005c00 */ \
	33, /* /soc/otgfs@50000000 */ \
	34, /* /soc/rng@50060800 */ \
	35, /* /soc/rtc@40002800 */ \
	36, /* /soc/sdmmc@40012800 */ \
	39, /* /soc/serial@40004400 */ \
	42, /* /soc/serial@40004800 */ \
	43, /* /soc/serial@40004c00 */ \
	44, /* /soc/serial@40005000 */ \
	45, /* /soc/serial@40008000 */ \
	48, /* /soc/serial@40013800 */ \
	49, /* /soc/spi@40003800 */ \
	50, /* /soc/spi@40003c00 */ \
	55, /* /soc/spi@40013000 */ \
	56, /* /soc/timer@e000e010 */ \
	57, /* /soc/timers@40007c00 */ \
	58, /* /soc/watchdog@40002c00 */ \
	59, /* /soc/watchdog@40003000 */ \
	60, /* /soc/flash-controller@40022000 */ \
	240, /* /soc/timers@40000000 */ \
	242, /* /soc/timers@40000400 */ \
	244, /* /soc/timers@40000800 */ \
	246, /* /soc/timers@40000c00 */ \
	248, /* /soc/timers@40001000 */ \
	250, /* /soc/timers@40001400 */ \
	252, /* /soc/timers@40012c00 */ \
	254, /* /soc/timers@40013400 */ \
	256, /* /soc/timers@40014000 */ \
	258, /* /soc/timers@40014400 */ \
	260, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Special property macros: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   STM32 Pin controller Node
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pin_controller_48000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400) fn(DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2) fn(DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3) fn(DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8) fn(DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3) fn(DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11) fn(DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4) fn(DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10) fn(DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12) fn(DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8) fn(DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9) fn(DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10) fn(DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_SUPPORTS_ORDS \
	12, /* /soc/pin-controller@48000000/gpio@48000800 */ \
	17, /* /soc/pin-controller@48000000/adc1_in3_pc2 */ \
	18, /* /soc/pin-controller@48000000/adc1_in4_pc3 */ \
	23, /* /soc/pin-controller@48000000/i2c1_scl_pb6 */ \
	24, /* /soc/pin-controller@48000000/i2c1_sda_pb7 */ \
	26, /* /soc/pin-controller@48000000/i2c2_scl_pb10 */ \
	27, /* /soc/pin-controller@48000000/i2c2_sda_pb11 */ \
	29, /* /soc/pin-controller@48000000/i2c3_scl_pc0 */ \
	30, /* /soc/pin-controller@48000000/i2c3_sda_pc1 */ \
	37, /* /soc/pin-controller@48000000/usart2_rx_pa3 */ \
	38, /* /soc/pin-controller@48000000/usart2_tx_pa2 */ \
	40, /* /soc/pin-controller@48000000/usart3_rx_pb11 */ \
	41, /* /soc/pin-controller@48000000/usart3_tx_pb10 */ \
	46, /* /soc/pin-controller@48000000/usart1_rx_pa10 */ \
	47, /* /soc/pin-controller@48000000/usart1_tx_pa9 */ \
	51, /* /soc/pin-controller@48000000/spi1_miso_pa6 */ \
	52, /* /soc/pin-controller@48000000/spi1_mosi_pa7 */ \
	53, /* /soc/pin-controller@48000000/spi1_nss_pa4 */ \
	54, /* /soc/pin-controller@48000000/spi1_sck_pa5 */ \
	62, /* /soc/pin-controller@48000000/adc1_in10_pa5 */ \
	63, /* /soc/pin-controller@48000000/adc1_in11_pa6 */ \
	64, /* /soc/pin-controller@48000000/adc1_in12_pa7 */ \
	65, /* /soc/pin-controller@48000000/adc1_in13_pc4 */ \
	66, /* /soc/pin-controller@48000000/adc1_in14_pc5 */ \
	67, /* /soc/pin-controller@48000000/adc1_in15_pb0 */ \
	68, /* /soc/pin-controller@48000000/adc1_in16_pb1 */ \
	69, /* /soc/pin-controller@48000000/adc1_in1_pc0 */ \
	70, /* /soc/pin-controller@48000000/adc1_in2_pc1 */ \
	71, /* /soc/pin-controller@48000000/adc1_in5_pa0 */ \
	72, /* /soc/pin-controller@48000000/adc1_in6_pa1 */ \
	73, /* /soc/pin-controller@48000000/adc1_in7_pa2 */ \
	74, /* /soc/pin-controller@48000000/adc1_in8_pa3 */ \
	75, /* /soc/pin-controller@48000000/adc1_in9_pa4 */ \
	76, /* /soc/pin-controller@48000000/adc2_in10_pa5 */ \
	77, /* /soc/pin-controller@48000000/adc2_in11_pa6 */ \
	78, /* /soc/pin-controller@48000000/adc2_in12_pa7 */ \
	79, /* /soc/pin-controller@48000000/adc2_in13_pc4 */ \
	80, /* /soc/pin-controller@48000000/adc2_in14_pc5 */ \
	81, /* /soc/pin-controller@48000000/adc2_in15_pb0 */ \
	82, /* /soc/pin-controller@48000000/adc2_in16_pb1 */ \
	83, /* /soc/pin-controller@48000000/adc2_in1_pc0 */ \
	84, /* /soc/pin-controller@48000000/adc2_in2_pc1 */ \
	85, /* /soc/pin-controller@48000000/adc2_in3_pc2 */ \
	86, /* /soc/pin-controller@48000000/adc2_in4_pc3 */ \
	87, /* /soc/pin-controller@48000000/adc2_in5_pa0 */ \
	88, /* /soc/pin-controller@48000000/adc2_in6_pa1 */ \
	89, /* /soc/pin-controller@48000000/adc2_in7_pa2 */ \
	90, /* /soc/pin-controller@48000000/adc2_in8_pa3 */ \
	91, /* /soc/pin-controller@48000000/adc2_in9_pa4 */ \
	92, /* /soc/pin-controller@48000000/adc3_in1_pc0 */ \
	93, /* /soc/pin-controller@48000000/adc3_in2_pc1 */ \
	94, /* /soc/pin-controller@48000000/adc3_in3_pc2 */ \
	95, /* /soc/pin-controller@48000000/adc3_in4_pc3 */ \
	96, /* /soc/pin-controller@48000000/can1_rx_pa11 */ \
	97, /* /soc/pin-controller@48000000/can1_rx_pb8 */ \
	98, /* /soc/pin-controller@48000000/can1_tx_pa12 */ \
	99, /* /soc/pin-controller@48000000/can1_tx_pb9 */ \
	100, /* /soc/pin-controller@48000000/dac1_out1_pa4 */ \
	101, /* /soc/pin-controller@48000000/dac1_out2_pa5 */ \
	102, /* /soc/pin-controller@48000000/gpio@48000000 */ \
	103, /* /soc/pin-controller@48000000/gpio@48000400 */ \
	104, /* /soc/pin-controller@48000000/gpio@48000c00 */ \
	105, /* /soc/pin-controller@48000000/gpio@48001000 */ \
	106, /* /soc/pin-controller@48000000/gpio@48001400 */ \
	107, /* /soc/pin-controller@48000000/gpio@48001800 */ \
	108, /* /soc/pin-controller@48000000/gpio@48001c00 */ \
	109, /* /soc/pin-controller@48000000/i2c1_scl_pb8 */ \
	110, /* /soc/pin-controller@48000000/i2c1_sda_pb9 */ \
	111, /* /soc/pin-controller@48000000/i2c2_scl_pb13 */ \
	112, /* /soc/pin-controller@48000000/i2c2_sda_pb14 */ \
	113, /* /soc/pin-controller@48000000/lpuart1_cts_pb13 */ \
	114, /* /soc/pin-controller@48000000/lpuart1_rts_pb12 */ \
	115, /* /soc/pin-controller@48000000/lpuart1_rx_pb10 */ \
	116, /* /soc/pin-controller@48000000/lpuart1_rx_pc0 */ \
	117, /* /soc/pin-controller@48000000/lpuart1_tx_pb11 */ \
	118, /* /soc/pin-controller@48000000/lpuart1_tx_pc1 */ \
	119, /* /soc/pin-controller@48000000/sdmmc1_ck_pc12 */ \
	120, /* /soc/pin-controller@48000000/sdmmc1_cmd_pd2 */ \
	121, /* /soc/pin-controller@48000000/sdmmc1_d0_pc8 */ \
	122, /* /soc/pin-controller@48000000/sdmmc1_d1_pc9 */ \
	123, /* /soc/pin-controller@48000000/sdmmc1_d2_pc10 */ \
	124, /* /soc/pin-controller@48000000/sdmmc1_d3_pc11 */ \
	125, /* /soc/pin-controller@48000000/sdmmc1_d4_pb8 */ \
	126, /* /soc/pin-controller@48000000/sdmmc1_d5_pb9 */ \
	127, /* /soc/pin-controller@48000000/sdmmc1_d6_pc6 */ \
	128, /* /soc/pin-controller@48000000/sdmmc1_d7_pc7 */ \
	129, /* /soc/pin-controller@48000000/spi1_miso_pb4 */ \
	130, /* /soc/pin-controller@48000000/spi1_mosi_pb5 */ \
	131, /* /soc/pin-controller@48000000/spi1_nss_pa15 */ \
	132, /* /soc/pin-controller@48000000/spi1_sck_pb3 */ \
	133, /* /soc/pin-controller@48000000/spi2_miso_pb14 */ \
	134, /* /soc/pin-controller@48000000/spi2_miso_pc2 */ \
	135, /* /soc/pin-controller@48000000/spi2_mosi_pb15 */ \
	136, /* /soc/pin-controller@48000000/spi2_mosi_pc3 */ \
	137, /* /soc/pin-controller@48000000/spi2_nss_pb12 */ \
	138, /* /soc/pin-controller@48000000/spi2_nss_pb9 */ \
	139, /* /soc/pin-controller@48000000/spi2_sck_pb10 */ \
	140, /* /soc/pin-controller@48000000/spi2_sck_pb13 */ \
	141, /* /soc/pin-controller@48000000/spi3_miso_pb4 */ \
	142, /* /soc/pin-controller@48000000/spi3_miso_pc11 */ \
	143, /* /soc/pin-controller@48000000/spi3_mosi_pb5 */ \
	144, /* /soc/pin-controller@48000000/spi3_mosi_pc12 */ \
	145, /* /soc/pin-controller@48000000/spi3_nss_pa15 */ \
	146, /* /soc/pin-controller@48000000/spi3_nss_pa4 */ \
	147, /* /soc/pin-controller@48000000/spi3_sck_pb3 */ \
	148, /* /soc/pin-controller@48000000/spi3_sck_pc10 */ \
	149, /* /soc/pin-controller@48000000/tim15_ch1_pa2 */ \
	150, /* /soc/pin-controller@48000000/tim15_ch1_pb14 */ \
	151, /* /soc/pin-controller@48000000/tim15_ch1n_pa1 */ \
	152, /* /soc/pin-controller@48000000/tim15_ch1n_pb13 */ \
	153, /* /soc/pin-controller@48000000/tim15_ch2_pa3 */ \
	154, /* /soc/pin-controller@48000000/tim15_ch2_pb15 */ \
	155, /* /soc/pin-controller@48000000/tim16_ch1_pa6 */ \
	156, /* /soc/pin-controller@48000000/tim16_ch1_pb8 */ \
	157, /* /soc/pin-controller@48000000/tim16_ch1n_pb6 */ \
	158, /* /soc/pin-controller@48000000/tim17_ch1_pa7 */ \
	159, /* /soc/pin-controller@48000000/tim17_ch1_pb9 */ \
	160, /* /soc/pin-controller@48000000/tim17_ch1n_pb7 */ \
	161, /* /soc/pin-controller@48000000/tim1_ch1_pa8 */ \
	162, /* /soc/pin-controller@48000000/tim1_ch1n_pa7 */ \
	163, /* /soc/pin-controller@48000000/tim1_ch1n_pb13 */ \
	164, /* /soc/pin-controller@48000000/tim1_ch2_pa9 */ \
	165, /* /soc/pin-controller@48000000/tim1_ch2n_pb0 */ \
	166, /* /soc/pin-controller@48000000/tim1_ch2n_pb14 */ \
	167, /* /soc/pin-controller@48000000/tim1_ch3_pa10 */ \
	168, /* /soc/pin-controller@48000000/tim1_ch3n_pb1 */ \
	169, /* /soc/pin-controller@48000000/tim1_ch3n_pb15 */ \
	170, /* /soc/pin-controller@48000000/tim1_ch4_pa11 */ \
	171, /* /soc/pin-controller@48000000/tim2_ch1_pa0 */ \
	172, /* /soc/pin-controller@48000000/tim2_ch1_pa15 */ \
	173, /* /soc/pin-controller@48000000/tim2_ch1_pa5 */ \
	174, /* /soc/pin-controller@48000000/tim2_ch2_pa1 */ \
	175, /* /soc/pin-controller@48000000/tim2_ch2_pb3 */ \
	176, /* /soc/pin-controller@48000000/tim2_ch3_pa2 */ \
	177, /* /soc/pin-controller@48000000/tim2_ch3_pb10 */ \
	178, /* /soc/pin-controller@48000000/tim2_ch4_pa3 */ \
	179, /* /soc/pin-controller@48000000/tim2_ch4_pb11 */ \
	180, /* /soc/pin-controller@48000000/tim3_ch1_pa6 */ \
	181, /* /soc/pin-controller@48000000/tim3_ch1_pb4 */ \
	182, /* /soc/pin-controller@48000000/tim3_ch1_pc6 */ \
	183, /* /soc/pin-controller@48000000/tim3_ch2_pa7 */ \
	184, /* /soc/pin-controller@48000000/tim3_ch2_pb5 */ \
	185, /* /soc/pin-controller@48000000/tim3_ch2_pc7 */ \
	186, /* /soc/pin-controller@48000000/tim3_ch3_pb0 */ \
	187, /* /soc/pin-controller@48000000/tim3_ch3_pc8 */ \
	188, /* /soc/pin-controller@48000000/tim3_ch4_pb1 */ \
	189, /* /soc/pin-controller@48000000/tim3_ch4_pc9 */ \
	190, /* /soc/pin-controller@48000000/tim4_ch1_pb6 */ \
	191, /* /soc/pin-controller@48000000/tim4_ch2_pb7 */ \
	192, /* /soc/pin-controller@48000000/tim4_ch3_pb8 */ \
	193, /* /soc/pin-controller@48000000/tim4_ch4_pb9 */ \
	194, /* /soc/pin-controller@48000000/tim5_ch1_pa0 */ \
	195, /* /soc/pin-controller@48000000/tim5_ch2_pa1 */ \
	196, /* /soc/pin-controller@48000000/tim5_ch3_pa2 */ \
	197, /* /soc/pin-controller@48000000/tim5_ch4_pa3 */ \
	198, /* /soc/pin-controller@48000000/tim8_ch1_pc6 */ \
	199, /* /soc/pin-controller@48000000/tim8_ch1n_pa5 */ \
	200, /* /soc/pin-controller@48000000/tim8_ch1n_pa7 */ \
	201, /* /soc/pin-controller@48000000/tim8_ch2_pc7 */ \
	202, /* /soc/pin-controller@48000000/tim8_ch2n_pb0 */ \
	203, /* /soc/pin-controller@48000000/tim8_ch2n_pb14 */ \
	204, /* /soc/pin-controller@48000000/tim8_ch3_pc8 */ \
	205, /* /soc/pin-controller@48000000/tim8_ch3n_pb1 */ \
	206, /* /soc/pin-controller@48000000/tim8_ch3n_pb15 */ \
	207, /* /soc/pin-controller@48000000/tim8_ch4_pc9 */ \
	208, /* /soc/pin-controller@48000000/uart4_cts_pb7 */ \
	209, /* /soc/pin-controller@48000000/uart4_rts_pa15 */ \
	210, /* /soc/pin-controller@48000000/uart4_rx_pa1 */ \
	211, /* /soc/pin-controller@48000000/uart4_rx_pc11 */ \
	212, /* /soc/pin-controller@48000000/uart4_tx_pa0 */ \
	213, /* /soc/pin-controller@48000000/uart4_tx_pc10 */ \
	214, /* /soc/pin-controller@48000000/uart5_cts_pb5 */ \
	215, /* /soc/pin-controller@48000000/uart5_rts_pb4 */ \
	216, /* /soc/pin-controller@48000000/uart5_rx_pd2 */ \
	217, /* /soc/pin-controller@48000000/uart5_tx_pc12 */ \
	218, /* /soc/pin-controller@48000000/usart1_cts_pa11 */ \
	219, /* /soc/pin-controller@48000000/usart1_cts_pb4 */ \
	220, /* /soc/pin-controller@48000000/usart1_rts_pa12 */ \
	221, /* /soc/pin-controller@48000000/usart1_rts_pb3 */ \
	222, /* /soc/pin-controller@48000000/usart1_rx_pb7 */ \
	223, /* /soc/pin-controller@48000000/usart1_tx_pb6 */ \
	224, /* /soc/pin-controller@48000000/usart2_cts_pa0 */ \
	225, /* /soc/pin-controller@48000000/usart2_rts_pa1 */ \
	226, /* /soc/pin-controller@48000000/usart3_cts_pa6 */ \
	227, /* /soc/pin-controller@48000000/usart3_cts_pb13 */ \
	228, /* /soc/pin-controller@48000000/usart3_rts_pb1 */ \
	229, /* /soc/pin-controller@48000000/usart3_rts_pb14 */ \
	230, /* /soc/pin-controller@48000000/usart3_rts_pd2 */ \
	231, /* /soc/pin-controller@48000000/usart3_rx_pc11 */ \
	232, /* /soc/pin-controller@48000000/usart3_rx_pc5 */ \
	233, /* /soc/pin-controller@48000000/usart3_tx_pc10 */ \
	234, /* /soc/pin-controller@48000000/usart3_tx_pc4 */ \
	235, /* /soc/pin-controller@48000000/usb_otg_fs_dm_pa11 */ \
	236, /* /soc/pin-controller@48000000/usb_otg_fs_dp_pa12 */ \
	237, /* /soc/pin-controller@48000000/usb_otg_fs_id_pa10 */ \
	238, /* /soc/pin-controller@48000000/usb_otg_fs_sof_pa8 */ \
	239, /* /soc/pin-controller@48000000/usb_otg_fs_vbus_pa9 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_48000000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_48000000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_REG_IDX_0_VAL_ADDRESS 1207959552 /* 0x48000000 */
#define DT_N_S_soc_S_pin_controller_48000000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_pin_controller_48000000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_48000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_P_reg {1207959552 /* 0x48000000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_pin_controller_48000000_P_reg_IDX_0 1207959552
#define DT_N_S_soc_S_pin_controller_48000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_pin_controller_48000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_48000000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_48000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/rcc@40021000
 *
 * Node identifier: DT_N_S_soc_S_rcc_40021000
 *
 * Binding (compatible = st,stm32-rcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * Description:
 *   STM32 RCC (Reset and Clock Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_40021000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rcc_40021000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_40021000_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_40021000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_40021000_SUPPORTS_ORDS \
	12, /* /soc/pin-controller@48000000/gpio@48000800 */ \
	19, /* /soc/adc@50040000 */ \
	20, /* /soc/can@40006400 */ \
	21, /* /soc/dma@40020000 */ \
	22, /* /soc/dma@40020400 */ \
	25, /* /soc/i2c@40005400 */ \
	28, /* /soc/i2c@40005800 */ \
	31, /* /soc/i2c@40005c00 */ \
	33, /* /soc/otgfs@50000000 */ \
	34, /* /soc/rng@50060800 */ \
	35, /* /soc/rtc@40002800 */ \
	36, /* /soc/sdmmc@40012800 */ \
	39, /* /soc/serial@40004400 */ \
	42, /* /soc/serial@40004800 */ \
	43, /* /soc/serial@40004c00 */ \
	44, /* /soc/serial@40005000 */ \
	45, /* /soc/serial@40008000 */ \
	48, /* /soc/serial@40013800 */ \
	49, /* /soc/spi@40003800 */ \
	50, /* /soc/spi@40003c00 */ \
	55, /* /soc/spi@40013000 */ \
	57, /* /soc/timers@40007c00 */ \
	58, /* /soc/watchdog@40002c00 */ \
	102, /* /soc/pin-controller@48000000/gpio@48000000 */ \
	103, /* /soc/pin-controller@48000000/gpio@48000400 */ \
	104, /* /soc/pin-controller@48000000/gpio@48000c00 */ \
	105, /* /soc/pin-controller@48000000/gpio@48001000 */ \
	106, /* /soc/pin-controller@48000000/gpio@48001400 */ \
	107, /* /soc/pin-controller@48000000/gpio@48001800 */ \
	108, /* /soc/pin-controller@48000000/gpio@48001c00 */ \
	240, /* /soc/timers@40000000 */ \
	242, /* /soc/timers@40000400 */ \
	244, /* /soc/timers@40000800 */ \
	246, /* /soc/timers@40000c00 */ \
	248, /* /soc/timers@40001000 */ \
	250, /* /soc/timers@40001400 */ \
	252, /* /soc/timers@40012c00 */ \
	254, /* /soc/timers@40013400 */ \
	256, /* /soc/timers@40014000 */ \
	258, /* /soc/timers@40014400 */ \
	260, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_40021000_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc DT_N_S_soc_S_rcc_40021000
#define DT_N_NODELABEL_rcc       DT_N_S_soc_S_rcc_40021000

/* Special property macros: */
#define DT_N_S_soc_S_rcc_40021000_REG_NUM 1
#define DT_N_S_soc_S_rcc_40021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_REG_IDX_0_VAL_ADDRESS 1073876992 /* 0x40021000 */
#define DT_N_S_soc_S_rcc_40021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_40021000_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_40021000_COMPAT_MATCHES_st_stm32_rcc 1
#define DT_N_S_soc_S_rcc_40021000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_40021000_P_reg {1073876992 /* 0x40021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_40021000_P_reg_IDX_0 1073876992
#define DT_N_S_soc_S_rcc_40021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_40021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_P_compatible {"st,stm32-rcc"}
#define DT_N_S_soc_S_rcc_40021000_P_compatible_IDX_0 "st,stm32-rcc"
#define DT_N_S_soc_S_rcc_40021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_40021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_40021000_P_label "STM32_CLK_RCC"
#define DT_N_S_soc_S_rcc_40021000_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48000800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_SUPPORTS_ORDS \
	13, /* /leds/led_1 */ \
	14, /* /leds/led_2 */ \
	15, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_REG_IDX_0_VAL_ADDRESS 1207961600 /* 0x48000800 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg {1207961600 /* 0x48000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg_IDX_0 1207961600
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_label "GPIOC"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	8, /* /leds */ \
	12, /* /soc/pin-controller@48000000/gpio@48000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_red_led_1 DT_N_S_leds_S_led_1

/* Special property macros: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD1"
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	8, /* /leds */ \
	12, /* /soc/pin-controller@48000000/gpio@48000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led1           DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led_2 DT_N_S_leds_S_led_2

/* Special property macros: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LD2"
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	8, /* /leds */ \
	12, /* /soc/pin-controller@48000000/gpio@48000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led2            DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_green_led_3 DT_N_S_leds_S_led_3

/* Special property macros: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000800
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 8
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "User LD3"
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	19, /* /soc/adc@50040000 */ \
	20, /* /soc/can@40006400 */ \
	21, /* /soc/dma@40020000 */ \
	22, /* /soc/dma@40020400 */ \
	25, /* /soc/i2c@40005400 */ \
	28, /* /soc/i2c@40005800 */ \
	31, /* /soc/i2c@40005c00 */ \
	33, /* /soc/otgfs@50000000 */ \
	34, /* /soc/rng@50060800 */ \
	35, /* /soc/rtc@40002800 */ \
	39, /* /soc/serial@40004400 */ \
	42, /* /soc/serial@40004800 */ \
	43, /* /soc/serial@40004c00 */ \
	44, /* /soc/serial@40005000 */ \
	45, /* /soc/serial@40008000 */ \
	48, /* /soc/serial@40013800 */ \
	49, /* /soc/spi@40003800 */ \
	50, /* /soc/spi@40003c00 */ \
	55, /* /soc/spi@40013000 */ \
	57, /* /soc/timers@40007c00 */ \
	58, /* /soc/watchdog@40002c00 */ \
	60, /* /soc/flash-controller@40022000 */ \
	240, /* /soc/timers@40000000 */ \
	242, /* /soc/timers@40000400 */ \
	244, /* /soc/timers@40000800 */ \
	246, /* /soc/timers@40000c00 */ \
	248, /* /soc/timers@40001000 */ \
	250, /* /soc/timers@40001400 */ \
	252, /* /soc/timers@40012c00 */ \
	254, /* /soc/timers@40013400 */ \
	256, /* /soc/timers@40014000 */ \
	258, /* /soc/timers@40014400 */ \
	260, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in3_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_SUPPORTS_ORDS \
	19, /* /soc/adc@50040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_EXISTS 1
#define DT_N_NODELABEL_adc1_in3_pc2 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_pinmux 8720
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in4_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_SUPPORTS_ORDS \
	19, /* /soc/adc@50040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_EXISTS 1
#define DT_N_NODELABEL_adc1_in4_pc3 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_pinmux 8976
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/adc@50040000
 *
 * Node identifier: DT_N_S_soc_S_adc_50040000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_50040000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_50040000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_50040000_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_50040000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	17, /* /soc/pin-controller@48000000/adc1_in3_pc2 */ \
	18, /* /soc/pin-controller@48000000/adc1_in4_pc3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_50040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_50040000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_50040000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_50040000

/* Special property macros: */
#define DT_N_S_soc_S_adc_50040000_REG_NUM 1
#define DT_N_S_soc_S_adc_50040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_REG_IDX_0_VAL_ADDRESS 1342439424 /* 0x50040000 */
#define DT_N_S_soc_S_adc_50040000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_50040000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_50040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_50040000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_50040000_P_reg {1342439424 /* 0x50040000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_50040000_P_reg_IDX_0 1342439424
#define DT_N_S_soc_S_adc_50040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_50040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_adc_50040000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_50040000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_adc1_in3_pc2
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_adc1_in4_pc3
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_adc_50040000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_50040000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_50040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_50040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_label "ADC_1"
#define DT_N_S_soc_S_adc_50040000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_status "okay"
#define DT_N_S_soc_S_adc_50040000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_50040000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_50040000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_50040000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_50040000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_50040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_50040000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_50040000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/can@40006400
 *
 * Node identifier: DT_N_S_soc_S_can_40006400
 *
 * Binding (compatible = st,stm32-can):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32-can.yaml
 *
 * Description:
 *   STM32 CAN controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_40006400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_can_40006400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_40006400_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_40006400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_40006400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_40006400_EXISTS 1
#define DT_N_INST_0_st_stm32_can DT_N_S_soc_S_can_40006400
#define DT_N_NODELABEL_can1      DT_N_S_soc_S_can_40006400

/* Special property macros: */
#define DT_N_S_soc_S_can_40006400_REG_NUM 1
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_VAL_ADDRESS 1073767424 /* 0x40006400 */
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_40006400_IRQ_NUM 4
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq 20
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq 21
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq 22
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_COMPAT_MATCHES_st_stm32_can 1
#define DT_N_S_soc_S_can_40006400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_can_40006400_P_reg {1073767424 /* 0x40006400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_0 1073767424
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */, 20 /* 0x14 */, 0 /* 0x0 */, 21 /* 0x15 */, 0 /* 0x0 */, 22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_2 20
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_4 21
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_6 22
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_LEN 1
#define DT_N_S_soc_S_can_40006400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_label "CAN_1"
#define DT_N_S_soc_S_can_40006400_P_label_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_bus_speed 125000
#define DT_N_S_soc_S_can_40006400_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_sjw 1
#define DT_N_S_soc_S_can_40006400_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_prop_seg 0
#define DT_N_S_soc_S_can_40006400_P_prop_seg_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_phase_seg1 4
#define DT_N_S_soc_S_can_40006400_P_phase_seg1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_phase_seg2 5
#define DT_N_S_soc_S_can_40006400_P_phase_seg2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_status "disabled"
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_40006400_P_status_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_compatible {"st,stm32-can"}
#define DT_N_S_soc_S_can_40006400_P_compatible_IDX_0 "st,stm32-can"
#define DT_N_S_soc_S_can_40006400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_compatible_LEN 1
#define DT_N_S_soc_S_can_40006400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names {"TX", "RX0", "RX1", "SCE"}
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_0 "TX"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_1 "RX0"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_2 "RX1"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_3 "SCE"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020000
 *
 * Node identifier: DT_N_S_soc_S_dma_40020000
 *
 * Binding (compatible = st,stm32-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Description:
 *   STM32 DMA controller
 *
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020000_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_dma DT_N_S_soc_S_dma_40020000
#define DT_N_NODELABEL_dma1      DT_N_S_soc_S_dma_40020000

/* Special property macros: */
#define DT_N_S_soc_S_dma_40020000_REG_NUM 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020000_IRQ_NUM 7
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MATCHES_st_stm32_dma 1
#define DT_N_S_soc_S_dma_40020000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_label "DMA_1"
#define DT_N_S_soc_S_dma_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_requests 7
#define DT_N_S_soc_S_dma_40020000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status "disabled"
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible {"st,stm32-dma"}
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0 "st,stm32-dma"
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020400
 *
 * Node identifier: DT_N_S_soc_S_dma_40020400
 *
 * Binding (compatible = st,stm32-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Description:
 *   STM32 DMA controller
 *
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020400_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_dma DT_N_S_soc_S_dma_40020400
#define DT_N_NODELABEL_dma2      DT_N_S_soc_S_dma_40020400

/* Special property macros: */
#define DT_N_S_soc_S_dma_40020400_REG_NUM 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_ADDRESS 1073873920 /* 0x40020400 */
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020400_IRQ_NUM 7
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq 57
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq 58
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq 59
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq 60
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq 68
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq 69
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MATCHES_st_stm32_dma 1
#define DT_N_S_soc_S_dma_40020400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020400_P_reg {1073873920 /* 0x40020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */, 57 /* 0x39 */, 0 /* 0x0 */, 58 /* 0x3a */, 0 /* 0x0 */, 59 /* 0x3b */, 0 /* 0x0 */, 60 /* 0x3c */, 0 /* 0x0 */, 68 /* 0x44 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2 57
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4 58
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6 59
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8 60
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10 68
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12 69
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_label "DMA_2"
#define DT_N_S_soc_S_dma_40020400_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_dma_requests 7
#define DT_N_S_soc_S_dma_40020400_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020400_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible {"st,stm32-dma"}
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0 "st,stm32-dma"
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c1_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_SUPPORTS_ORDS \
	25, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb6 DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_pinmux 5636
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c1_sda_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_SUPPORTS_ORDS \
	25, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb7 DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_pinmux 5892
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/pin-controller@48000000/i2c1_scl_pb6 */ \
	24, /* /soc/pin-controller@48000000/i2c1_sda_pb7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40005400

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328 /* 0x40005400 */
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328 /* 0x40005400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb6
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb7
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_40005400_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c2_scl_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_SUPPORTS_ORDS \
	28, /* /soc/i2c@40005800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pb10 DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_pinmux 6660
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c2_sda_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_SUPPORTS_ORDS \
	28, /* /soc/i2c@40005800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pb11 DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_pinmux 6916
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/pin-controller@48000000/i2c2_scl_pb10 */ \
	27, /* /soc/pin-controller@48000000/i2c2_sda_pb11 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352 /* 0x40005800 */
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352 /* 0x40005800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb10
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb11
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_label "I2C_2"
#define DT_N_S_soc_S_i2c_40005800_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "okay"
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c3_scl_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_SUPPORTS_ORDS \
	31, /* /soc/i2c@40005c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_EXISTS 1
#define DT_N_NODELABEL_i2c3_scl_pc0 DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_pinmux 8196
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c3_sda_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_SUPPORTS_ORDS \
	31, /* /soc/i2c@40005c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_EXISTS 1
#define DT_N_NODELABEL_i2c3_sda_pc1 DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_pinmux 8452
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * Description:
 *   STM32 I2C V2 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005c00_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	29, /* /soc/pin-controller@48000000/i2c3_scl_pc0 */ \
	30, /* /soc/pin-controller@48000000/i2c3_sda_pc1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005c00_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005c00
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_40005c00

/* Special property macros: */
#define DT_N_S_soc_S_i2c_40005c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_ADDRESS 1073765376 /* 0x40005c00 */
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005c00_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005c00_P_reg {1073765376 /* 0x40005c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0 1073765376
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c3_scl_pc0
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_i2c3_sda_pc1
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_label "I2C_3"
#define DT_N_S_soc_S_i2c_40005c00_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status "okay"
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /otgfs_phy
 *
 * Node identifier: DT_N_S_otgfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */

/* Node parent (/) identifier: */
#define DT_N_S_otgfs_phy_PARENT DT_N
#define DT_N_S_otgfs_phy_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_otgfs_phy_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otgfs_phy_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otgfs_phy_SUPPORTS_ORDS \
	33, /* /soc/otgfs@50000000 */

/* Existence and alternate IDs: */
#define DT_N_S_otgfs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv DT_N_S_otgfs_phy
#define DT_N_NODELABEL_otgfs_phy  DT_N_S_otgfs_phy

/* Special property macros: */
#define DT_N_S_otgfs_phy_REG_NUM 0
#define DT_N_S_otgfs_phy_IRQ_NUM 0
#define DT_N_S_otgfs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_otgfs_phy_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_otgfs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otgfs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otgfs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otgfs_phy_P_compatible_LEN 1
#define DT_N_S_otgfs_phy_P_compatible_EXISTS 1
#define DT_N_S_otgfs_phy_P_label "OTGFS_PHY"
#define DT_N_S_otgfs_phy_P_label_EXISTS 1

/*
 * Devicetree node: /soc/otgfs@50000000
 *
 * Node identifier: DT_N_S_soc_S_otgfs_50000000
 *
 * Binding (compatible = st,stm32-otgfs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otgfs.yaml
 *
 * Description:
 *   STM32 OTGFS controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_otgfs_50000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_otgfs_50000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_otgfs_50000000_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_otgfs_50000000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	32, /* /otgfs_phy */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_otgfs_50000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_otgfs_50000000_EXISTS 1
#define DT_N_INST_0_st_stm32_otgfs DT_N_S_soc_S_otgfs_50000000
#define DT_N_NODELABEL_usbotg_fs   DT_N_S_soc_S_otgfs_50000000

/* Special property macros: */
#define DT_N_S_soc_S_otgfs_50000000_REG_NUM 1
#define DT_N_S_soc_S_otgfs_50000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_otgfs_50000000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_otgfs_50000000_IRQ_NUM 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_NAME_otgfs_VAL_irq DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_otgfs_50000000_IRQ_NAME_otgfs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_IRQ_NAME_otgfs_VAL_priority DT_N_S_soc_S_otgfs_50000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_otgfs_50000000_IRQ_NAME_otgfs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_COMPAT_MATCHES_st_stm32_otgfs 1
#define DT_N_S_soc_S_otgfs_50000000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_otgfs_50000000_P_reg {1342177280 /* 0x50000000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_otgfs_50000000_P_reg_IDX_0 1342177280
#define DT_N_S_soc_S_otgfs_50000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_otgfs_50000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts {67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_ram_size 1280
#define DT_N_S_soc_S_otgfs_50000000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_phys_IDX_0_PH DT_N_S_otgfs_phy
#define DT_N_S_soc_S_otgfs_50000000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_phys_LEN 1
#define DT_N_S_soc_S_otgfs_50000000_P_phys_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_LEN 1
#define DT_N_S_soc_S_otgfs_50000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_num_bidir_endpoints 6
#define DT_N_S_soc_S_otgfs_50000000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_otgfs_50000000_P_maximum_speed_ENUM_IDX 1
#define DT_N_S_soc_S_otgfs_50000000_P_maximum_speed_ENUM_TOKEN full_speed
#define DT_N_S_soc_S_otgfs_50000000_P_maximum_speed_ENUM_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_otgfs_50000000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_label "OTGFS"
#define DT_N_S_soc_S_otgfs_50000000_P_label_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_status "disabled"
#define DT_N_S_soc_S_otgfs_50000000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_otgfs_50000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_otgfs_50000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_otgfs_50000000_P_status_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_compatible {"st,stm32-otgfs"}
#define DT_N_S_soc_S_otgfs_50000000_P_compatible_IDX_0 "st,stm32-otgfs"
#define DT_N_S_soc_S_otgfs_50000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_compatible_LEN 1
#define DT_N_S_soc_S_otgfs_50000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupt_names {"otgfs"}
#define DT_N_S_soc_S_otgfs_50000000_P_interrupt_names_IDX_0 "otgfs"
#define DT_N_S_soc_S_otgfs_50000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_otgfs_50000000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/rng@50060800
 *
 * Node identifier: DT_N_S_soc_S_rng_50060800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/st,stm32-rng.yaml
 *
 * Description:
 *   STM32 Random Number Generator
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_50060800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rng_50060800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_50060800_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_50060800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_50060800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_50060800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_50060800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_50060800

/* Special property macros: */
#define DT_N_S_soc_S_rng_50060800_REG_NUM 1
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_VAL_ADDRESS 1342572544 /* 0x50060800 */
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rng_50060800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_irq 80
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_50060800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_rng_50060800_P_reg {1342572544 /* 0x50060800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_0 1342572544
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_label "RNG"
#define DT_N_S_soc_S_rng_50060800_P_label_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_status "disabled"
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rng_50060800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_50060800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_50060800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_50060800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts {80 /* 0x50 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_0 80
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/rtc@40002800
 *
 * Node identifier: DT_N_S_soc_S_rtc_40002800
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * Description:
 *   STM32 RTC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_40002800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rtc_40002800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_40002800_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_40002800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_40002800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_40002800_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_40002800
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_40002800

/* Special property macros: */
#define DT_N_S_soc_S_rtc_40002800_REG_NUM 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_ADDRESS 1073752064 /* 0x40002800 */
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_40002800_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_40002800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_40002800_P_reg {1073752064 /* 0x40002800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_0 1073752064
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_label "RTC_0"
#define DT_N_S_soc_S_rtc_40002800_P_label_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_prescaler 32768
#define DT_N_S_soc_S_rtc_40002800_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_status "okay"
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rtc_40002800_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_40002800_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_40002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@40012800
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_40012800
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE/dts/bindings/mmc/st,stm32-sdmmc.yaml
 *
 * Description:
 *   stm32 sdmmc disk access
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_40012800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sdmmc_40012800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_40012800_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_40012800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_40012800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_40012800_EXISTS 1
#define DT_N_INST_0_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_40012800
#define DT_N_NODELABEL_sdmmc1      DT_N_S_soc_S_sdmmc_40012800

/* Special property macros: */
#define DT_N_S_soc_S_sdmmc_40012800_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_40012800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_REG_IDX_0_VAL_ADDRESS 1073817600 /* 0x40012800 */
#define DT_N_S_soc_S_sdmmc_40012800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_40012800_IRQ_NUM 0
#define DT_N_S_soc_S_sdmmc_40012800_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_40012800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_LEN 1
#define DT_N_S_soc_S_sdmmc_40012800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_label "SDMMC_1"
#define DT_N_S_soc_S_sdmmc_40012800_P_label_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_reg {1073817600 /* 0x40012800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_40012800_P_reg_IDX_0 1073817600
#define DT_N_S_soc_S_sdmmc_40012800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_40012800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_40012800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_40012800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_40012800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_40012800_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_40012800_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_40012800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012800_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_40012800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart2_rx_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_SUPPORTS_ORDS \
	39, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pa3 DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_pinmux 775
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart2_tx_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_SUPPORTS_ORDS \
	39, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pa2 DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_pinmux 519
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	37, /* /soc/pin-controller@48000000/usart2_rx_pa3 */ \
	38, /* /soc/pin-controller@48000000/usart2_tx_pa2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_1_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_usart2_tx_pa2
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_usart2_rx_pa3
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_label "UART_2"
#define DT_N_S_soc_S_serial_40004400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rx_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_SUPPORTS_ORDS \
	42, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pb11 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_pinmux 6919
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_tx_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_SUPPORTS_ORDS \
	42, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pb10 DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_pinmux 6663
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	40, /* /soc/pin-controller@48000000/usart3_rx_pb11 */ \
	41, /* /soc/pin-controller@48000000/usart3_tx_pb10 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_3_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256 /* 0x40004800 */
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256 /* 0x40004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pb10
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pb11
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_label "UART_3"
#define DT_N_S_soc_S_serial_40004800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_serial_40004c00

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280 /* 0x40004c00 */
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280 /* 0x40004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_label "UART_4"
#define DT_N_S_soc_S_serial_40004c00_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_5_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Special property macros: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304 /* 0x40005000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {53 /* 0x35 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_label "UART_5"
#define DT_N_S_soc_S_serial_40005000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40008000
 *
 * Node identifier: DT_N_S_soc_S_serial_40008000
 *
 * Binding (compatible = st,stm32-lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-lpuart.yaml
 *
 * Description:
 *   STM32 LPUART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40008000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40008000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40008000_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40008000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40008000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40008000_EXISTS 1
#define DT_N_INST_0_st_stm32_lpuart DT_N_S_soc_S_serial_40008000
#define DT_N_INST_2_st_stm32_uart   DT_N_S_soc_S_serial_40008000
#define DT_N_NODELABEL_lpuart1      DT_N_S_soc_S_serial_40008000

/* Special property macros: */
#define DT_N_S_soc_S_serial_40008000_REG_NUM 1
#define DT_N_S_soc_S_serial_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_serial_40008000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40008000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_VAL_irq 70
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_COMPAT_MATCHES_st_stm32_lpuart 1
#define DT_N_S_soc_S_serial_40008000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40008000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40008000_P_reg {1073774592 /* 0x40008000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_serial_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_interrupts {70 /* 0x46 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40008000_P_interrupts_IDX_0 70
#define DT_N_S_soc_S_serial_40008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_VAL_bus 4
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_label "LPUART_1"
#define DT_N_S_soc_S_serial_40008000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40008000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_status "disabled"
#define DT_N_S_soc_S_serial_40008000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40008000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40008000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40008000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_compatible {"st,stm32-lpuart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40008000_P_compatible_IDX_0 "st,stm32-lpuart"
#define DT_N_S_soc_S_serial_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40008000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40008000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40008000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_SUPPORTS_ORDS \
	48, /* /soc/serial@40013800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pa10 DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_pinmux 2567
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_SUPPORTS_ORDS \
	48, /* /soc/serial@40013800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_pinmux 2311
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/serial@40013800
 *
 * Node identifier: DT_N_S_soc_S_serial_40013800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40013800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40013800_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40013800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	46, /* /soc/pin-controller@48000000/usart1_rx_pa10 */ \
	47, /* /soc/pin-controller@48000000/usart1_tx_pa9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40013800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40013800_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40013800
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40013800
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40013800

/* Special property macros: */
#define DT_N_S_soc_S_serial_40013800_REG_NUM 1
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_VAL_ADDRESS 1073821696 /* 0x40013800 */
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40013800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40013800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40013800_P_reg {1073821696 /* 0x40013800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_0 1073821696
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pa10
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40013800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_label "UART_1"
#define DT_N_S_soc_S_serial_40013800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40013800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_status "okay"
#define DT_N_S_soc_S_serial_40013800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40013800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40013800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40013800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40013800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * Description:
 *   STM32 SPI controller with embedded Rx and Tx FIFOs
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003800_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003800_EXISTS 1
#define DT_N_INST_1_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi      DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_spi2           DT_N_S_soc_S_spi_40003800

/* Special property macros: */
#define DT_N_S_soc_S_spi_40003800_REG_NUM 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_ADDRESS 1073756160 /* 0x40003800 */
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003800_P_reg {1073756160 /* 0x40003800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts {36 /* 0x24 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_label "SPI_2"
#define DT_N_S_soc_S_spi_40003800_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003c00
 *
 * Node identifier: DT_N_S_soc_S_spi_40003c00
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * Description:
 *   STM32 SPI controller with embedded Rx and Tx FIFOs
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003c00_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003c00_EXISTS 1
#define DT_N_INST_2_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_2_st_stm32_spi      DT_N_S_soc_S_spi_40003c00
#define DT_N_NODELABEL_spi3           DT_N_S_soc_S_spi_40003c00

/* Special property macros: */
#define DT_N_S_soc_S_spi_40003c00_REG_NUM 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_ADDRESS 1073757184 /* 0x40003c00 */
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003c00_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003c00_P_reg {1073757184 /* 0x40003c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0 1073757184
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts {51 /* 0x33 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_label "SPI_3"
#define DT_N_S_soc_S_spi_40003c00_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40003c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_SUPPORTS_ORDS \
	55, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pa6 DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_pinmux 1541
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_SUPPORTS_ORDS \
	55, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pa7 DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_pinmux 1797
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_SUPPORTS_ORDS \
	55, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa4 DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_pinmux 1029
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_SUPPORTS_ORDS \
	55, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pa5 DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_pinmux 1285
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * Description:
 *   STM32 SPI controller with embedded Rx and Tx FIFOs
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013000_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */ \
	51, /* /soc/pin-controller@48000000/spi1_miso_pa6 */ \
	52, /* /soc/pin-controller@48000000/spi1_mosi_pa7 */ \
	53, /* /soc/pin-controller@48000000/spi1_nss_pa4 */ \
	54, /* /soc/pin-controller@48000000/spi1_sck_pa5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi      DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_40013000

/* Special property macros: */
#define DT_N_S_soc_S_spi_40013000_REG_NUM 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013000_P_reg {1073819648 /* 0x40013000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts {35 /* 0x23 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa4
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pa7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_label "SPI_1"
#define DT_N_S_soc_S_spi_40013000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Special property macros: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_e000e010_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timers@40007c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40007c00
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-lptim.yaml
 *
 * Description:
 *   STM32 lptim
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40007c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40007c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40007c00_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40007c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40007c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40007c00_EXISTS 1
#define DT_N_INST_0_st_stm32_lptim DT_N_S_soc_S_timers_40007c00
#define DT_N_NODELABEL_lptim1      DT_N_S_soc_S_timers_40007c00

/* Special property macros: */
#define DT_N_S_soc_S_timers_40007c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40007c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_REG_IDX_0_VAL_ADDRESS 1073773568 /* 0x40007c00 */
#define DT_N_S_soc_S_timers_40007c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40007c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_irq 65
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_NAME_wakeup_VAL_irq DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40007c00_IRQ_NAME_wakeup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_IRQ_NAME_wakeup_VAL_priority DT_N_S_soc_S_timers_40007c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40007c00_IRQ_NAME_wakeup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_40007c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40007c00_P_label "LPTIM_1"
#define DT_N_S_soc_S_timers_40007c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_reg {1073773568 /* 0x40007c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40007c00_P_reg_IDX_0 1073773568
#define DT_N_S_soc_S_timers_40007c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40007c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_VAL_bits 2147483648
#define DT_N_S_soc_S_timers_40007c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40007c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupts {65 /* 0x41 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40007c00_P_interrupts_IDX_0 65
#define DT_N_S_soc_S_timers_40007c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40007c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40007c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40007c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40007c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40007c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_40007c00_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_40007c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40007c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupt_names {"wakeup"}
#define DT_N_S_soc_S_timers_40007c00_P_interrupt_names_IDX_0 "wakeup"
#define DT_N_S_soc_S_timers_40007c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40007c00_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40002c00
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40002c00
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * Description:
 *   STM32 system window watchdog
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40002c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40002c00_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40002c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40002c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40002c00_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_40002c00
#define DT_N_NODELABEL_wwdg                  DT_N_S_soc_S_watchdog_40002c00

/* Special property macros: */
#define DT_N_S_soc_S_watchdog_40002c00_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_ADDRESS 1073753088 /* 0x40002c00 */
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_40002c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40002c00_P_reg {1073753088 /* 0x40002c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0 1073753088
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_label "WWDG"
#define DT_N_S_soc_S_watchdog_40002c00_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40002c00_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40003000
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-watchdog.yaml
 *
 * Description:
 *   STM32 watchdog
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40003000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40003000_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40003000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40003000_EXISTS 1
#define DT_N_INST_0_st_stm32_watchdog DT_N_S_soc_S_watchdog_40003000
#define DT_N_NODELABEL_iwdg           DT_N_S_soc_S_watchdog_40003000

/* Special property macros: */
#define DT_N_S_soc_S_watchdog_40003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_ADDRESS 1073754112 /* 0x40003000 */
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40003000_IRQ_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MATCHES_st_stm32_watchdog 1
#define DT_N_S_soc_S_watchdog_40003000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40003000_P_reg {1073754112 /* 0x40003000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0 1073754112
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_label "IWDG"
#define DT_N_S_soc_S_watchdog_40003000_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible {"st,stm32-watchdog"}
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0 "st,stm32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * Description:
 *   STM32 Family flash controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_REQUIRES_ORDS \
	9, /* /soc */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_SUPPORTS_ORDS \
	61, /* /soc/flash-controller@40022000/flash@8000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_40022000
#define DT_N_INST_0_st_stm32l4_flash_controller DT_N_S_soc_S_flash_controller_40022000
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_40022000

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MATCHES_st_stm32l4_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40022000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_40022000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible {"st,stm32-flash-controller", "st,stm32l4-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1 "st,stm32l4-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Description:
 *   Flash node
 */

/* Node parent (/soc/flash-controller@40022000) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_40022000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REQUIRES_ORDS \
	60, /* /soc/flash-controller@40022000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_label "FLASH_STM32"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_erase_block_size 2048
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_write_block_size 8
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in10_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_EXISTS 1
#define DT_N_NODELABEL_adc1_in10_pa5 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in10_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in11_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_EXISTS 1
#define DT_N_NODELABEL_adc1_in11_pa6 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_pinmux 1552
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in11_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in12_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_EXISTS 1
#define DT_N_NODELABEL_adc1_in12_pa7 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in12_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in13_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_EXISTS 1
#define DT_N_NODELABEL_adc1_in13_pc4 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_pinmux 9232
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in13_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in14_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_EXISTS 1
#define DT_N_NODELABEL_adc1_in14_pc5 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in14_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in15_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_EXISTS 1
#define DT_N_NODELABEL_adc1_in15_pb0 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in15_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in16_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_EXISTS 1
#define DT_N_NODELABEL_adc1_in16_pb1 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_pinmux 4368
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in16_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in1_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_EXISTS 1
#define DT_N_NODELABEL_adc1_in1_pc0 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in1_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in2_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_EXISTS 1
#define DT_N_NODELABEL_adc1_in2_pc1 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in2_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in5_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_EXISTS 1
#define DT_N_NODELABEL_adc1_in5_pa0 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in5_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in6_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_EXISTS 1
#define DT_N_NODELABEL_adc1_in6_pa1 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_pinmux 272
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in6_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in7_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_EXISTS 1
#define DT_N_NODELABEL_adc1_in7_pa2 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in7_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in8_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_EXISTS 1
#define DT_N_NODELABEL_adc1_in8_pa3 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_pinmux 784
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in8_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc1_in9_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_EXISTS 1
#define DT_N_NODELABEL_adc1_in9_pa4 DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc1_in9_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in10_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_EXISTS 1
#define DT_N_NODELABEL_adc2_in10_pa5 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in10_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in11_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_EXISTS 1
#define DT_N_NODELABEL_adc2_in11_pa6 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_pinmux 1552
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in11_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in12_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_EXISTS 1
#define DT_N_NODELABEL_adc2_in12_pa7 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_pinmux 1808
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in12_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in13_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_EXISTS 1
#define DT_N_NODELABEL_adc2_in13_pc4 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_pinmux 9232
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in13_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in14_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_EXISTS 1
#define DT_N_NODELABEL_adc2_in14_pc5 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_pinmux 9488
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in14_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in15_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_EXISTS 1
#define DT_N_NODELABEL_adc2_in15_pb0 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_pinmux 4112
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in15_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in16_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_EXISTS 1
#define DT_N_NODELABEL_adc2_in16_pb1 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_pinmux 4368
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in16_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in1_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_EXISTS 1
#define DT_N_NODELABEL_adc2_in1_pc0 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in1_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in2_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_EXISTS 1
#define DT_N_NODELABEL_adc2_in2_pc1 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in2_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in3_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_EXISTS 1
#define DT_N_NODELABEL_adc2_in3_pc2 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_pinmux 8720
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in3_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in4_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_EXISTS 1
#define DT_N_NODELABEL_adc2_in4_pc3 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_pinmux 8976
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in4_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in5_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_EXISTS 1
#define DT_N_NODELABEL_adc2_in5_pa0 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in5_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in6_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_EXISTS 1
#define DT_N_NODELABEL_adc2_in6_pa1 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_pinmux 272
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in6_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in7_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_EXISTS 1
#define DT_N_NODELABEL_adc2_in7_pa2 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in7_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in8_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_EXISTS 1
#define DT_N_NODELABEL_adc2_in8_pa3 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_pinmux 784
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in8_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc2_in9_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_EXISTS 1
#define DT_N_NODELABEL_adc2_in9_pa4 DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc2_in9_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc3_in1_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_EXISTS 1
#define DT_N_NODELABEL_adc3_in1_pc0 DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_pinmux 8208
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in1_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc3_in2_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_EXISTS 1
#define DT_N_NODELABEL_adc3_in2_pc1 DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_pinmux 8464
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in2_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc3_in3_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_EXISTS 1
#define DT_N_NODELABEL_adc3_in3_pc2 DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_pinmux 8720
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in3_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/adc3_in4_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_EXISTS 1
#define DT_N_NODELABEL_adc3_in4_pc3 DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_pinmux 8976
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_adc3_in4_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/can1_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_can1_rx_pa11 DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_pinmux 2825
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/can1_rx_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_EXISTS 1
#define DT_N_NODELABEL_can1_rx_pb8 DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_pinmux 6153
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_rx_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/can1_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_can1_tx_pa12 DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_pinmux 3081
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/can1_tx_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_EXISTS 1
#define DT_N_NODELABEL_can1_tx_pb9 DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_pinmux 6409
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_can1_tx_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/dac1_out1_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_EXISTS 1
#define DT_N_NODELABEL_dac1_out1_pa4 DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out1_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/dac1_out2_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_EXISTS 1
#define DT_N_NODELABEL_dac1_out2_pa5 DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_pinmux 1296
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_dac1_out2_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48000000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_REG_IDX_0_VAL_ADDRESS 1207959552 /* 0x48000000 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg {1207959552 /* 0x48000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg_IDX_0 1207959552
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_label "GPIOA"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48000400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_REG_IDX_0_VAL_ADDRESS 1207960576 /* 0x48000400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg {1207960576 /* 0x48000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg_IDX_0 1207960576
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_label "GPIOB"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48000c00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_REG_IDX_0_VAL_ADDRESS 1207962624 /* 0x48000c00 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg {1207962624 /* 0x48000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg_IDX_0 1207962624
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_label "GPIOD"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48000c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48001000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_REG_IDX_0_VAL_ADDRESS 1207963648 /* 0x48001000 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg {1207963648 /* 0x48001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg_IDX_0 1207963648
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_label "GPIOE"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48001400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_REG_IDX_0_VAL_ADDRESS 1207964672 /* 0x48001400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg {1207964672 /* 0x48001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg_IDX_0 1207964672
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_label "GPIOF"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48001800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_REG_IDX_0_VAL_ADDRESS 1207965696 /* 0x48001800 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg {1207965696 /* 0x48001800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg_IDX_0 1207965696
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_label "GPIOG"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/gpio@48001c00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */ \
	11, /* /soc/rcc@40021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_REG_IDX_0_VAL_ADDRESS 1207966720 /* 0x48001c00 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg {1207966720 /* 0x48001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg_IDX_0 1207966720
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_label "GPIOH"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_48000000_S_gpio_48001c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c1_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb8 DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_pinmux 6148
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_scl_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c1_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb9 DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_pinmux 6404
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c1_sda_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c2_scl_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pb13 DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_pinmux 7428
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_scl_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/i2c2_sda_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pb14 DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_pinmux 7684
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_i2c2_sda_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_cts_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_EXISTS 1
#define DT_N_NODELABEL_lpuart1_cts_pb13 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_pinmux 7432
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_cts_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_rts_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rts_pb12 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_pinmux 7176
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rts_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_rx_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rx_pb10 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_pinmux 6664
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_rx_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rx_pc0 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_pinmux 8200
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_rx_pc0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_tx_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_EXISTS 1
#define DT_N_NODELABEL_lpuart1_tx_pb11 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_pinmux 6920
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/lpuart1_tx_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_EXISTS 1
#define DT_N_NODELABEL_lpuart1_tx_pc1 DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_pinmux 8456
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_lpuart1_tx_pc1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_ck_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ck_pc12 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_pinmux 11276
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_ck_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_cmd_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cmd_pd2 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_pinmux 12812
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_cmd_pd2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d0_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0_pc8 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_pinmux 10252
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d0_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d1_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d1_pc9 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_pinmux 10508
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d1_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d2_pc10 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_pinmux 10764
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d2_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d3_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d3_pc11 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_pinmux 11020
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d3_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d4_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d4_pb8 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_pinmux 6156
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d4_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d5_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d5_pb9 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_pinmux 6412
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d5_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d6_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d6_pc6 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_pinmux 9740
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d6_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/sdmmc1_d7_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d7_pc7 DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_pinmux 9996
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_sdmmc1_d7_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pb4 DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_pinmux 5125
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_miso_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pb5 DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_pinmux 5381
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_mosi_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa15 DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_pinmux 3845
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_nss_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi1_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pb3 DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_pinmux 4869
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi1_sck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_miso_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pb14 DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_pinmux 7685
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_miso_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pc2 DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_pinmux 8709
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_miso_pc2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_mosi_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pb15 DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_pinmux 7941
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_mosi_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pc3 DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_pinmux 8965
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_mosi_pc3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_nss_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb12 DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_pinmux 7173
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_nss_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb9 DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_pinmux 6405
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_nss_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_sck_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb10 DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_pinmux 6661
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi2_sck_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb13 DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_pinmux 7429
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi2_sck_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pb4 DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_pinmux 5126
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_miso_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pc11 DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_pinmux 11014
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_miso_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pb5 DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_pinmux 5382
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_mosi_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pc12 DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_pinmux 11270
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_mosi_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa15 DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_pinmux 3846
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa4 DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_pinmux 1030
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_nss_pa4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pb3 DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_pinmux 4870
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/spi3_sck_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pc10 DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_pinmux 10758
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_spi3_sck_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch1_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1_pa2 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_pinmux 526
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch1_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1_pb14 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_pinmux 7694
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch1n_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1n_pa1 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_pinmux 270
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch1n_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_EXISTS 1
#define DT_N_NODELABEL_tim15_ch1n_pb13 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_pinmux 7438
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch1n_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch2_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_EXISTS 1
#define DT_N_NODELABEL_tim15_ch2_pa3 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_pinmux 782
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim15_ch2_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_EXISTS 1
#define DT_N_NODELABEL_tim15_ch2_pb15 DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_pinmux 7950
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim15_ch2_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim16_ch1_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1_pa6 DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_pinmux 1550
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim16_ch1_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1_pb8 DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_pinmux 6158
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim16_ch1n_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_EXISTS 1
#define DT_N_NODELABEL_tim16_ch1n_pb6 DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_pinmux 5646
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim16_ch1n_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim17_ch1_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1_pa7 DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_pinmux 1806
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim17_ch1_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1_pb9 DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_pinmux 6414
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim17_ch1n_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_EXISTS 1
#define DT_N_NODELABEL_tim17_ch1n_pb7 DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_pinmux 5902
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim17_ch1n_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch1_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pa8 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_pinmux 2049
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch1n_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pa7 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_pinmux 1793
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch1n_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pb13 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_pinmux 7425
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch1n_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch2_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pa9 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_pinmux 2305
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch2n_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pb0 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_pinmux 4097
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch2n_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pb14 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_pinmux 7681
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch2n_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch3_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pa10 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_pinmux 2561
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch3n_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pb1 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_pinmux 4353
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch3n_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pb15 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_pinmux 7937
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch3n_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim1_ch4_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch4_pa11 DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_pinmux 2817
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim1_ch4_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch1_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa0 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_pinmux 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch1_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa15 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_pinmux 3841
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch1_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa5 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_pinmux 1281
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch1_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch2_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pa1 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_pinmux 257
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch2_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pb3 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_pinmux 4865
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch2_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch3_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pa2 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_pinmux 513
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch3_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pb10 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_pinmux 6657
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch3_pb10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch4_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pa3 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_pinmux 769
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim2_ch4_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pb11 DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_pinmux 6913
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim2_ch4_pb11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch1_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pa6 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_pinmux 1538
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch1_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pb4 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_pinmux 5122
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch1_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pc6 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_pinmux 9730
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch1_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch2_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pa7 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_pinmux 1794
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch2_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pb5 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_pinmux 5378
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch2_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pc7 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_pinmux 9986
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch2_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch3_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pb0 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_pinmux 4098
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch3_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pc8 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_pinmux 10242
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch3_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch4_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pb1 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_pinmux 4354
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim3_ch4_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pc9 DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_pinmux 10498
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim3_ch4_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim4_ch1_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_EXISTS 1
#define DT_N_NODELABEL_tim4_ch1_pb6 DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_pinmux 5634
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch1_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim4_ch2_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pb7 DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_pinmux 5890
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch2_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim4_ch3_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pb8 DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_pinmux 6146
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch3_pb8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim4_ch4_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pb9 DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_pinmux 6402
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim4_ch4_pb9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim5_ch1_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_EXISTS 1
#define DT_N_NODELABEL_tim5_ch1_pa0 DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_pinmux 2
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch1_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim5_ch2_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_EXISTS 1
#define DT_N_NODELABEL_tim5_ch2_pa1 DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_pinmux 258
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch2_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim5_ch3_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_EXISTS 1
#define DT_N_NODELABEL_tim5_ch3_pa2 DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_pinmux 514
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch3_pa2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim5_ch4_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_EXISTS 1
#define DT_N_NODELABEL_tim5_ch4_pa3 DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_pinmux 770
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim5_ch4_pa3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch1_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1_pc6 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_pinmux 9731
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1_pc6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch1n_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_ORD 199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pa5 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_pinmux 1283
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch1n_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_ORD 200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pa7 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_pinmux 1795
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch1n_pa7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch2_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_ORD 201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2_pc7 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_pinmux 9987
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2_pc7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch2n_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_ORD 202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pb0 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_pinmux 4099
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch2n_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_ORD 203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pb14 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_pinmux 7683
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch2n_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch3_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_ORD 204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3_pc8 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_pinmux 10243
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3_pc8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch3n_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_ORD 205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pb1 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_pinmux 4355
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch3n_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_ORD 206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pb15 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_pinmux 7939
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch3n_pb15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/tim8_ch4_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_ORD 207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_EXISTS 1
#define DT_N_NODELABEL_tim8_ch4_pc9 DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_pinmux 10499
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_tim8_ch4_pc9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_cts_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_ORD 208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_EXISTS 1
#define DT_N_NODELABEL_uart4_cts_pb7 DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_pinmux 5896
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_cts_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_rts_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_ORD 209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_EXISTS 1
#define DT_N_NODELABEL_uart4_rts_pa15 DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_pinmux 3848
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rts_pa15_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_rx_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_ORD 210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pa1 DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_pinmux 264
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_ORD 211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pc11 DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_pinmux 11016
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_rx_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_tx_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_ORD 212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pa0 DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_pinmux 8
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart4_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_ORD 213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pc10 DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_pinmux 10760
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart4_tx_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart5_cts_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_ORD 214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_EXISTS 1
#define DT_N_NODELABEL_uart5_cts_pb5 DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_pinmux 5384
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_cts_pb5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart5_rts_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_ORD 215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_EXISTS 1
#define DT_N_NODELABEL_uart5_rts_pb4 DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_pinmux 5128
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rts_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart5_rx_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_ORD 216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pd2 DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_pinmux 12808
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_rx_pd2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/uart5_tx_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_ORD 217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pc12 DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_pinmux 11272
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_uart5_tx_pc12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_cts_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_ORD 218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_EXISTS 1
#define DT_N_NODELABEL_usart1_cts_pa11 DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_pinmux 2823
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_cts_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_ORD 219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_EXISTS 1
#define DT_N_NODELABEL_usart1_cts_pb4 DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_pinmux 5127
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_cts_pb4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_rts_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_ORD 220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_EXISTS 1
#define DT_N_NODELABEL_usart1_rts_pa12 DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_pinmux 3079
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_rts_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_ORD 221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_EXISTS 1
#define DT_N_NODELABEL_usart1_rts_pb3 DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_pinmux 4871
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rts_pb3_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_rx_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_ORD 222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb7 DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_pinmux 5895
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_rx_pb7_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart1_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_ORD 223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pb6 DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_pinmux 5639
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart1_tx_pb6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart2_cts_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_ORD 224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_EXISTS 1
#define DT_N_NODELABEL_usart2_cts_pa0 DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_pinmux 7
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_cts_pa0_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart2_rts_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_ORD 225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_EXISTS 1
#define DT_N_NODELABEL_usart2_rts_pa1 DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_pinmux 263
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart2_rts_pa1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_cts_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_ORD 226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pa6 DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_pinmux 1543
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pa6_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_cts_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_ORD 227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pb13 DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_pinmux 7431
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_cts_pb13_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rts_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_ORD 228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pb1 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_pinmux 4359
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb1_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rts_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_ORD 229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pb14 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_pinmux 7687
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pb14_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rts_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_ORD 230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pd2 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_pinmux 12807
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rts_pd2_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_ORD 231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pc11 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_pinmux 11015
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_rx_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_ORD 232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pc5 DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_pinmux 9479
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_rx_pc5_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_ORD 233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pc10 DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_pinmux 10759
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usart3_tx_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_ORD 234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pc4 DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_pinmux 9223
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usart3_tx_pc4_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usb_otg_fs_dm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_ORD 235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dm_pa11 DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_pinmux 2826
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dm_pa11_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usb_otg_fs_dp_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_ORD 236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dp_pa12 DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_pinmux 3082
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_dp_pa12_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usb_otg_fs_id_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_ORD 237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_id_pa10 DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_pinmux 2570
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_id_pa10_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usb_otg_fs_sof_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_ORD 238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_sof_pa8 DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_pinmux 2058
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_sof_pa8_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@48000000/usb_otg_fs_vbus_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * Description:
 *   This binding gives a base representation of the STM32 pins configration
 */

/* Node parent (/soc/pin-controller@48000000) identifier: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_PARENT DT_N_S_soc_S_pin_controller_48000000
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_ORD 239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@48000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_vbus_pa9 DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_pinmux 2320
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_48000000_S_usb_otg_fs_vbus_pa9_P_slew_rate_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	241, /* /soc/timers@40000000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_label "TIMERS_2"
#define DT_N_S_soc_S_timers_40000000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {28 /* 0x1c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "okay"
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	240, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label "PWM_2"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	243, /* /soc/timers@40000400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848 /* 0x40000400 */
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_label "TIMERS_3"
#define DT_N_S_soc_S_timers_40000400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848 /* 0x40000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	242, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label "PWM_3"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	245, /* /soc/timers@40000800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_label "TIMERS_4"
#define DT_N_S_soc_S_timers_40000800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	244, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label "PWM_4"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	247, /* /soc/timers@40000c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896 /* 0x40000c00 */
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_label "TIMERS_5"
#define DT_N_S_soc_S_timers_40000c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896 /* 0x40000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	246, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label "PWM_5"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS \
	249, /* /soc/timers@40001000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_label "TIMERS_6"
#define DT_N_S_soc_S_timers_40001000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920 /* 0x40001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PARENT DT_N_S_soc_S_timers_40001000
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_ORD 249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REQUIRES_ORDS \
	248, /* /soc/timers@40001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40001000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_label "PWM_6"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS \
	251, /* /soc/timers@40001400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944 /* 0x40001400 */
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_label "TIMERS_7"
#define DT_N_S_soc_S_timers_40001400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944 /* 0x40001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {55 /* 0x37 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PARENT DT_N_S_soc_S_timers_40001400
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_ORD 251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REQUIRES_ORDS \
	250, /* /soc/timers@40001400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40001400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_label "PWM_7"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40012c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40012c00_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_ORD 252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_SUPPORTS_ORDS \
	253, /* /soc/timers@40012c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40012c00
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40012c00

/* Special property macros: */
#define DT_N_S_soc_S_timers_40012c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_VAL_ADDRESS 1073818624 /* 0x40012c00 */
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40012c00_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40012c00_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_P_label "TIMERS_1"
#define DT_N_S_soc_S_timers_40012c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_reg {1073818624 /* 0x40012c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_0 1073818624
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40012c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40012c00) identifier: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_PARENT DT_N_S_soc_S_timers_40012c00
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_ORD 253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_REQUIRES_ORDS \
	252, /* /soc/timers@40012c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40012c00_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_label "PWM_1"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40013400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40013400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_ORD 254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_SUPPORTS_ORDS \
	255, /* /soc/timers@40013400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40013400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40013400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40013400_REG_NUM 1
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_VAL_ADDRESS 1073820672 /* 0x40013400 */
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40013400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq 46
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40013400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_P_label "TIMERS_8"
#define DT_N_S_soc_S_timers_40013400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_reg {1073820672 /* 0x40013400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_0 1073820672
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */, 44 /* 0x2c */, 0 /* 0x0 */, 45 /* 0x2d */, 0 /* 0x0 */, 46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_6 46
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40013400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40013400) identifier: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_PARENT DT_N_S_soc_S_timers_40013400
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_ORD 255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_REQUIRES_ORDS \
	254, /* /soc/timers@40013400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40013400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_label "PWM_8"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	257, /* /soc/timers@40014000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers15     DT_N_S_soc_S_timers_40014000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_label "TIMERS_15"
#define DT_N_S_soc_S_timers_40014000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744 /* 0x40014000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	256, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label "PWM_15"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	259, /* /soc/timers@40014400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers16     DT_N_S_soc_S_timers_40014400

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768 /* 0x40014400 */
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_label "TIMERS_16"
#define DT_N_S_soc_S_timers_40014400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768 /* 0x40014400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	258, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label "PWM_16"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	9, /* /soc */ \
	11, /* /soc/rcc@40021000 */ \
	16, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	261, /* /soc/timers@40014800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers17      DT_N_S_soc_S_timers_40014800

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792 /* 0x40014800 */
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_label "TIMERS_17"
#define DT_N_S_soc_S_timers_40014800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792 /* 0x40014800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40021000
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {26 /* 0x1a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	260, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label "PWM_17"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_50060800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40022000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40013800
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40013800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_st_stm32l476rg_nucleo 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_st_stm32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32l4_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi_fifo 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_timers 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rtc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_adc 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4f 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_usb_nop_xceiv 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_st_stm32l476rg_nucleo_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_st_stm32_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32l4_flash_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 8
#define DT_N_INST_st_stm32_usart_NUM_OKAY 2
#define DT_N_INST_st_stm32_uart_NUM_OKAY 2
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 3
#define DT_N_INST_st_stm32_spi_fifo_NUM_OKAY 1
#define DT_N_INST_st_stm32_spi_NUM_OKAY 1
#define DT_N_INST_st_stm32_timers_NUM_OKAY 1
#define DT_N_INST_st_stm32_rtc_NUM_OKAY 1
#define DT_N_INST_st_stm32_adc_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4f_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_usb_nop_xceiv_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_INST_st_stm32l476rg_nucleo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32l4_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_st_stm32_spi_fifo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_timers(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_st_stm32_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_usb_nop_xceiv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)

/*
 * Bus information for status "okay" nodes of each compatible
 */
