
13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002f8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004bc  080004c4  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004bc  080004bc  000014c4  2**0
                  CONTENTS
  4 .ARM          00000000  080004bc  080004bc  000014c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004bc  080004c4  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004bc  080004bc  000014bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004c0  080004c0  000014c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004c4  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004c4  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000014c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000475  00000000  00000000  000014f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000132  00000000  00000000  00001969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000058  00000000  00000000  00001aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000039  00000000  00000000  00001af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189a6  00000000  00000000  00001b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000006e6  00000000  00000000  0001a4d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a9ab  00000000  00000000  0001abbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a5568  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a0  00000000  00000000  000a55ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000a564c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004a4 	.word	0x080004a4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080004a4 	.word	0x080004a4

08000204 <main>:
//TIMER 2 CHANNEL 1////////////////
#include "stm32f446xx.h"
void delayMS(int delay);//DEFINE DELAY FUNCTION
void PWM_Configure(void);

int main (void){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0

	PWM_Configure();
 8000208:	f000 f802 	bl	8000210 <PWM_Configure>
	while(1){
 800020c:	bf00      	nop
 800020e:	e7fd      	b.n	800020c <main+0x8>

08000210 <PWM_Configure>:
		//pwm at pa5
	}
}

void PWM_Configure(void) {
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
    // PWM 1 Initialization pin PA5 H1
    RCC->AHB1ENR |= (1 << 0);  // Enable GPIOA clock
 8000214:	4b76      	ldr	r3, [pc, #472]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000218:	4a75      	ldr	r2, [pc, #468]	@ (80003f0 <PWM_Configure+0x1e0>)
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1 << 0);  // Enable TIM2 clock
 8000220:	4b73      	ldr	r3, [pc, #460]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000224:	4a72      	ldr	r2, [pc, #456]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6413      	str	r3, [r2, #64]	@ 0x40
    GPIOA->MODER |= (2 << 10);
 800022c:	4b71      	ldr	r3, [pc, #452]	@ (80003f4 <PWM_Configure+0x1e4>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a70      	ldr	r2, [pc, #448]	@ (80003f4 <PWM_Configure+0x1e4>)
 8000232:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000236:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (1 << 20);
 8000238:	4b6e      	ldr	r3, [pc, #440]	@ (80003f4 <PWM_Configure+0x1e4>)
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	4a6d      	ldr	r2, [pc, #436]	@ (80003f4 <PWM_Configure+0x1e4>)
 800023e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000242:	6213      	str	r3, [r2, #32]
    TIM2->PSC = 16 - 1;
 8000244:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000248:	220f      	movs	r2, #15
 800024a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 1000 - 1;
 800024c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000250:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000254:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->CCR1 = 500;
 8000256:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800025a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800025e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCMR1 |= (6 << 4);
 8000260:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000264:	699b      	ldr	r3, [r3, #24]
 8000266:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800026a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800026e:	6193      	str	r3, [r2, #24]
    TIM2->CCER |= (1 << 0);
 8000270:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000274:	6a1b      	ldr	r3, [r3, #32]
 8000276:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6213      	str	r3, [r2, #32]
    TIM2->CR1 |= (1 << 0);
 8000280:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6013      	str	r3, [r2, #0]

    // PWM 2 Initialization pin PA6 H2
    RCC->AHB1ENR |= (1 << 0);
 8000290:	4b57      	ldr	r3, [pc, #348]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000294:	4a56      	ldr	r2, [pc, #344]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000296:	f043 0301 	orr.w	r3, r3, #1
 800029a:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1 << 1);
 800029c:	4b54      	ldr	r3, [pc, #336]	@ (80003f0 <PWM_Configure+0x1e0>)
 800029e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002a0:	4a53      	ldr	r2, [pc, #332]	@ (80003f0 <PWM_Configure+0x1e0>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6413      	str	r3, [r2, #64]	@ 0x40
    GPIOA->MODER |= (2 << 12);
 80002a8:	4b52      	ldr	r3, [pc, #328]	@ (80003f4 <PWM_Configure+0x1e4>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a51      	ldr	r2, [pc, #324]	@ (80003f4 <PWM_Configure+0x1e4>)
 80002ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002b2:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (1 << 24);
 80002b4:	4b4f      	ldr	r3, [pc, #316]	@ (80003f4 <PWM_Configure+0x1e4>)
 80002b6:	6a1b      	ldr	r3, [r3, #32]
 80002b8:	4a4e      	ldr	r2, [pc, #312]	@ (80003f4 <PWM_Configure+0x1e4>)
 80002ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002be:	6213      	str	r3, [r2, #32]
    TIM3->PSC = 16 - 1;
 80002c0:	4b4d      	ldr	r3, [pc, #308]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002c2:	220f      	movs	r2, #15
 80002c4:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM3->ARR = 1000 - 1;
 80002c6:	4b4c      	ldr	r3, [pc, #304]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80002cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM3->CCMR1 |= (6 << 4);
 80002ce:	4b4a      	ldr	r3, [pc, #296]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a49      	ldr	r2, [pc, #292]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80002d8:	6193      	str	r3, [r2, #24]
    TIM3->CCER |= (1 << 0);
 80002da:	4b47      	ldr	r3, [pc, #284]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002dc:	6a1b      	ldr	r3, [r3, #32]
 80002de:	4a46      	ldr	r2, [pc, #280]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002e0:	f043 0301 	orr.w	r3, r3, #1
 80002e4:	6213      	str	r3, [r2, #32]
    TIM3->CR1 |= (1 << 0);
 80002e6:	4b44      	ldr	r3, [pc, #272]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a43      	ldr	r2, [pc, #268]	@ (80003f8 <PWM_Configure+0x1e8>)
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6013      	str	r3, [r2, #0]

    // PWM 3 Initialization pin PB6 H3
    RCC->AHB1ENR |= (1 << 1);
 80002f2:	4b3f      	ldr	r3, [pc, #252]	@ (80003f0 <PWM_Configure+0x1e0>)
 80002f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f6:	4a3e      	ldr	r2, [pc, #248]	@ (80003f0 <PWM_Configure+0x1e0>)
 80002f8:	f043 0302 	orr.w	r3, r3, #2
 80002fc:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1 << 2);
 80002fe:	4b3c      	ldr	r3, [pc, #240]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000302:	4a3b      	ldr	r2, [pc, #236]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000304:	f043 0304 	orr.w	r3, r3, #4
 8000308:	6413      	str	r3, [r2, #64]	@ 0x40
    GPIOB->MODER |= (2 << 12);
 800030a:	4b3c      	ldr	r3, [pc, #240]	@ (80003fc <PWM_Configure+0x1ec>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a3b      	ldr	r2, [pc, #236]	@ (80003fc <PWM_Configure+0x1ec>)
 8000310:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000314:	6013      	str	r3, [r2, #0]
    GPIOB->AFR[0] |= (1 << 24);
 8000316:	4b39      	ldr	r3, [pc, #228]	@ (80003fc <PWM_Configure+0x1ec>)
 8000318:	6a1b      	ldr	r3, [r3, #32]
 800031a:	4a38      	ldr	r2, [pc, #224]	@ (80003fc <PWM_Configure+0x1ec>)
 800031c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000320:	6213      	str	r3, [r2, #32]
    TIM4->PSC = 16 - 1;
 8000322:	4b37      	ldr	r3, [pc, #220]	@ (8000400 <PWM_Configure+0x1f0>)
 8000324:	220f      	movs	r2, #15
 8000326:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM4->ARR = 1000 - 1;
 8000328:	4b35      	ldr	r3, [pc, #212]	@ (8000400 <PWM_Configure+0x1f0>)
 800032a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800032e:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM4->CCMR1 |= (6 << 4);
 8000330:	4b33      	ldr	r3, [pc, #204]	@ (8000400 <PWM_Configure+0x1f0>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	4a32      	ldr	r2, [pc, #200]	@ (8000400 <PWM_Configure+0x1f0>)
 8000336:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800033a:	6193      	str	r3, [r2, #24]
    TIM4->CCER |= (1 << 0);
 800033c:	4b30      	ldr	r3, [pc, #192]	@ (8000400 <PWM_Configure+0x1f0>)
 800033e:	6a1b      	ldr	r3, [r3, #32]
 8000340:	4a2f      	ldr	r2, [pc, #188]	@ (8000400 <PWM_Configure+0x1f0>)
 8000342:	f043 0301 	orr.w	r3, r3, #1
 8000346:	6213      	str	r3, [r2, #32]
    TIM4->CR1 |= (1 << 0);
 8000348:	4b2d      	ldr	r3, [pc, #180]	@ (8000400 <PWM_Configure+0x1f0>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a2c      	ldr	r2, [pc, #176]	@ (8000400 <PWM_Configure+0x1f0>)
 800034e:	f043 0301 	orr.w	r3, r3, #1
 8000352:	6013      	str	r3, [r2, #0]

    // PWM 4 Initialization pin PB14 FAN
    RCC->AHB1ENR |= (1 << 1);
 8000354:	4b26      	ldr	r3, [pc, #152]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000358:	4a25      	ldr	r2, [pc, #148]	@ (80003f0 <PWM_Configure+0x1e0>)
 800035a:	f043 0302 	orr.w	r3, r3, #2
 800035e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1 << 6);
 8000360:	4b23      	ldr	r3, [pc, #140]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000364:	4a22      	ldr	r2, [pc, #136]	@ (80003f0 <PWM_Configure+0x1e0>)
 8000366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800036a:	6413      	str	r3, [r2, #64]	@ 0x40
    GPIOB->MODER |= (1 << 29);
 800036c:	4b23      	ldr	r3, [pc, #140]	@ (80003fc <PWM_Configure+0x1ec>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a22      	ldr	r2, [pc, #136]	@ (80003fc <PWM_Configure+0x1ec>)
 8000372:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000376:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(1 << 28);
 8000378:	4b20      	ldr	r3, [pc, #128]	@ (80003fc <PWM_Configure+0x1ec>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a1f      	ldr	r2, [pc, #124]	@ (80003fc <PWM_Configure+0x1ec>)
 800037e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000382:	6013      	str	r3, [r2, #0]
    GPIOB->AFR[1] |= (1 << 24);
 8000384:	4b1d      	ldr	r3, [pc, #116]	@ (80003fc <PWM_Configure+0x1ec>)
 8000386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000388:	4a1c      	ldr	r2, [pc, #112]	@ (80003fc <PWM_Configure+0x1ec>)
 800038a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800038e:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (1 << 27);
 8000390:	4b1a      	ldr	r3, [pc, #104]	@ (80003fc <PWM_Configure+0x1ec>)
 8000392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000394:	4a19      	ldr	r2, [pc, #100]	@ (80003fc <PWM_Configure+0x1ec>)
 8000396:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800039a:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &= ~(1 << 26);
 800039c:	4b17      	ldr	r3, [pc, #92]	@ (80003fc <PWM_Configure+0x1ec>)
 800039e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a0:	4a16      	ldr	r2, [pc, #88]	@ (80003fc <PWM_Configure+0x1ec>)
 80003a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80003a6:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &= ~(1 << 25);
 80003a8:	4b14      	ldr	r3, [pc, #80]	@ (80003fc <PWM_Configure+0x1ec>)
 80003aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ac:	4a13      	ldr	r2, [pc, #76]	@ (80003fc <PWM_Configure+0x1ec>)
 80003ae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80003b2:	6253      	str	r3, [r2, #36]	@ 0x24
    TIM12->PSC = 16 - 1;
 80003b4:	4b13      	ldr	r3, [pc, #76]	@ (8000404 <PWM_Configure+0x1f4>)
 80003b6:	220f      	movs	r2, #15
 80003b8:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM12->ARR = 1000 - 1;
 80003ba:	4b12      	ldr	r3, [pc, #72]	@ (8000404 <PWM_Configure+0x1f4>)
 80003bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM12->CCMR1 |= (6 << 4);
 80003c2:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <PWM_Configure+0x1f4>)
 80003c4:	699b      	ldr	r3, [r3, #24]
 80003c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000404 <PWM_Configure+0x1f4>)
 80003c8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80003cc:	6193      	str	r3, [r2, #24]
    TIM12->CCER |= (1 << 0);
 80003ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000404 <PWM_Configure+0x1f4>)
 80003d0:	6a1b      	ldr	r3, [r3, #32]
 80003d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000404 <PWM_Configure+0x1f4>)
 80003d4:	f043 0301 	orr.w	r3, r3, #1
 80003d8:	6213      	str	r3, [r2, #32]
    TIM12->CR1 |= (1 << 0);
 80003da:	4b0a      	ldr	r3, [pc, #40]	@ (8000404 <PWM_Configure+0x1f4>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a09      	ldr	r2, [pc, #36]	@ (8000404 <PWM_Configure+0x1f4>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6013      	str	r3, [r2, #0]
}
 80003e6:	bf00      	nop
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	40023800 	.word	0x40023800
 80003f4:	40020000 	.word	0x40020000
 80003f8:	40000400 	.word	0x40000400
 80003fc:	40020400 	.word	0x40020400
 8000400:	40000800 	.word	0x40000800
 8000404:	40001800 	.word	0x40001800

08000408 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000408:	480d      	ldr	r0, [pc, #52]	@ (8000440 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800040a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800040c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000410:	480c      	ldr	r0, [pc, #48]	@ (8000444 <LoopForever+0x6>)
  ldr r1, =_edata
 8000412:	490d      	ldr	r1, [pc, #52]	@ (8000448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000414:	4a0d      	ldr	r2, [pc, #52]	@ (800044c <LoopForever+0xe>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000418:	e002      	b.n	8000420 <LoopCopyDataInit>

0800041a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800041c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041e:	3304      	adds	r3, #4

08000420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000424:	d3f9      	bcc.n	800041a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000426:	4a0a      	ldr	r2, [pc, #40]	@ (8000450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000428:	4c0a      	ldr	r4, [pc, #40]	@ (8000454 <LoopForever+0x16>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800042c:	e001      	b.n	8000432 <LoopFillZerobss>

0800042e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000430:	3204      	adds	r2, #4

08000432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000434:	d3fb      	bcc.n	800042e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000436:	f000 f811 	bl	800045c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800043a:	f7ff fee3 	bl	8000204 <main>

0800043e <LoopForever>:

LoopForever:
  b LoopForever
 800043e:	e7fe      	b.n	800043e <LoopForever>
  ldr   r0, =_estack
 8000440:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000448:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800044c:	080004c4 	.word	0x080004c4
  ldr r2, =_sbss
 8000450:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000454:	2000001c 	.word	0x2000001c

08000458 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000458:	e7fe      	b.n	8000458 <ADC_IRQHandler>
	...

0800045c <__libc_init_array>:
 800045c:	b570      	push	{r4, r5, r6, lr}
 800045e:	4d0d      	ldr	r5, [pc, #52]	@ (8000494 <__libc_init_array+0x38>)
 8000460:	4c0d      	ldr	r4, [pc, #52]	@ (8000498 <__libc_init_array+0x3c>)
 8000462:	1b64      	subs	r4, r4, r5
 8000464:	10a4      	asrs	r4, r4, #2
 8000466:	2600      	movs	r6, #0
 8000468:	42a6      	cmp	r6, r4
 800046a:	d109      	bne.n	8000480 <__libc_init_array+0x24>
 800046c:	4d0b      	ldr	r5, [pc, #44]	@ (800049c <__libc_init_array+0x40>)
 800046e:	4c0c      	ldr	r4, [pc, #48]	@ (80004a0 <__libc_init_array+0x44>)
 8000470:	f000 f818 	bl	80004a4 <_init>
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	10a4      	asrs	r4, r4, #2
 8000478:	2600      	movs	r6, #0
 800047a:	42a6      	cmp	r6, r4
 800047c:	d105      	bne.n	800048a <__libc_init_array+0x2e>
 800047e:	bd70      	pop	{r4, r5, r6, pc}
 8000480:	f855 3b04 	ldr.w	r3, [r5], #4
 8000484:	4798      	blx	r3
 8000486:	3601      	adds	r6, #1
 8000488:	e7ee      	b.n	8000468 <__libc_init_array+0xc>
 800048a:	f855 3b04 	ldr.w	r3, [r5], #4
 800048e:	4798      	blx	r3
 8000490:	3601      	adds	r6, #1
 8000492:	e7f2      	b.n	800047a <__libc_init_array+0x1e>
 8000494:	080004bc 	.word	0x080004bc
 8000498:	080004bc 	.word	0x080004bc
 800049c:	080004bc 	.word	0x080004bc
 80004a0:	080004c0 	.word	0x080004c0

080004a4 <_init>:
 80004a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a6:	bf00      	nop
 80004a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004aa:	bc08      	pop	{r3}
 80004ac:	469e      	mov	lr, r3
 80004ae:	4770      	bx	lr

080004b0 <_fini>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	bf00      	nop
 80004b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004b6:	bc08      	pop	{r3}
 80004b8:	469e      	mov	lr, r3
 80004ba:	4770      	bx	lr
