{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698749805061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698749805062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 04:56:44 2023 " "Processing started: Tue Oct 31 04:56:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698749805062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698749805062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698749805062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698749805765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698749805766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_tb " "Found entity 1: pwm_tb" {  } { { "Verilog_files/pwm_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "Verilog_files/pwm.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andres/documents/tec/fundamentos de arquitectura/proyecto 2/auriza_compu_archi_found_2g1_2023/handshake/handshake.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andres/documents/tec/fundamentos de arquitectura/proyecto 2/auriza_compu_archi_found_2g1_2023/handshake/handshake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../handshake/handshake.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/handshake/handshake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Verilog_files/Test.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/spregister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/spregister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPregister_tb " "Found entity 1: SPregister_tb" {  } { { "Verilog_files/SPregister_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/spregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/spregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPregister " "Found entity 1: SPregister" {  } { { "Verilog_files/SPregister.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/proyectogrupal_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_files/proyectogrupal_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/proyectogrupal.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/proyectogrupal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyectoGrupal " "Found entity 1: proyectoGrupal" {  } { { "Verilog_files/proyectoGrupal.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/flipflop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/flipflop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_tb " "Found entity 1: flipflop_tb" {  } { { "Verilog_files/flipflop_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Verilog_files/flipflop.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOSI mosi recievesend.sv(1) " "Verilog HDL Declaration information at recievesend.sv(1): object \"MOSI\" differs only in case from object \"mosi\" in the same scope" {  } { { "Verilog_files/recievesend.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1698749822274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/recievesend.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/recievesend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recievesend " "Found entity 1: recievesend" {  } { { "Verilog_files/recievesend.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/recievesend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/recievesend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recievesend_tb " "Found entity 1: recievesend_tb" {  } { { "Verilog_files/recievesend_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/handshake_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/handshake_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 handshake_tb " "Found entity 1: handshake_tb" {  } { { "Verilog_files/handshake_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/handshake_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698749822280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698749822280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 SPregister.sv(24) " "Verilog HDL Implicit Net warning at SPregister.sv(24): created implicit net for \"clk2\"" {  } { { "Verilog_files/SPregister.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1698749822281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lds SPregister.sv(24) " "Verilog HDL Implicit Net warning at SPregister.sv(24): created implicit net for \"lds\"" {  } { { "Verilog_files/SPregister.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1698749822281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speed SPregister.sv(24) " "Verilog HDL Implicit Net warning at SPregister.sv(24): created implicit net for \"speed\"" {  } { { "Verilog_files/SPregister.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1698749822281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "recievesend " "Elaborating entity \"recievesend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698749822535 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk2 recievesend.sv(17) " "Verilog HDL warning at recievesend.sv(17): assignments to clk2 create a combinational loop" {  } { { "Verilog_files/recievesend.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 17 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1698749822576 "|recievesend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "Verilog_files/recievesend.sv" "p" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698749822954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.sv(10) " "Verilog HDL assignment warning at pwm.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "Verilog_files/pwm.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1698749822956 "|recievesend|pwm:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.sv(14) " "Verilog HDL assignment warning at pwm.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "Verilog_files/pwm.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1698749822956 "|recievesend|pwm:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.sv(16) " "Verilog HDL assignment warning at pwm.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_files/pwm.sv" "" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1698749822956 "|recievesend|pwm:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake handshake:hs " "Elaborating entity \"handshake\" for hierarchy \"handshake:hs\"" {  } { { "Verilog_files/recievesend.sv" "hs" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698749822959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPregister SPregister:regist " "Elaborating entity \"SPregister\" for hierarchy \"SPregister:regist\"" {  } { { "Verilog_files/recievesend.sv" "regist" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698749822962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop SPregister:regist\|flipflop:ff1 " "Elaborating entity \"flipflop\" for hierarchy \"SPregister:regist\|flipflop:ff1\"" {  } { { "Verilog_files/SPregister.sv" "ff1" { Text "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698749822977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1698749823193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1698749823250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698749823269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 04:57:03 2023 " "Processing ended: Tue Oct 31 04:57:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698749823269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698749823269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698749823269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698749823269 ""}
