<div id="pf21b" class="pf w0 h0" data-page-no="21b"><div class="pc pc21b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg21b.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">30.4<span class="_ _b"> </span>Memory map/register definition</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">The DAC has registers to control analog comparator and programmable voltage divider</div><div class="t m0 x9 hf y152 ff3 fs5 fc0 sc0 ls0 ws0">to perform the digital-to-analog functions.</div><div class="t m0 x9 hf y2fc5 ff3 fs5 fc0 sc0 ls0 ws0">The address of a register is the sum of a base address and an address offset. The base</div><div class="t m0 x9 hf y2fc6 ff3 fs5 fc0 sc0 ls0 ws0">address is defined at the chip level. The address offset is defined at the module level.</div><div class="t m0 x23 h9 y2a7d ff1 fs2 fc0 sc0 ls0 ws0">DAC memory map</div><div class="t m0 x88 h10 y2a7e ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y2fc7 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y2fc8 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y2fc7 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y2fc9 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y2fc9 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y2fca ff2 fs4 fc0 sc0 ls0 ws0">4003_F000<span class="_ _90"> </span>DAC Data Low Register (DAC0_DAT0L)<span class="_ _16d"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">30.4.1/539</span></div><div class="t m0 xf6 h7 y2fc ff2 fs4 fc0 sc0 ls0 ws0">4003_F001<span class="_ _90"> </span>DAC Data High Register (DAC0_DAT0H)<span class="_ _d0"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">30.4.2/540</span></div><div class="t m0 xf6 h7 y2fcb ff2 fs4 fc0 sc0 ls0 ws0">4003_F002<span class="_ _90"> </span>DAC Data Low Register (DAC0_DAT1L)<span class="_ _16d"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">30.4.1/539</span></div><div class="t m0 xf6 h7 y1ca2 ff2 fs4 fc0 sc0 ls0 ws0">4003_F003<span class="_ _90"> </span>DAC Data High Register (DAC0_DAT1H)<span class="_ _d0"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">30.4.2/540</span></div><div class="t m0 xf6 h7 y2fcc ff2 fs4 fc0 sc0 ls0 ws0">4003_F020<span class="_ _90"> </span>DAC Status Register (DAC0_SR)<span class="_ _1c4"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>02h<span class="_ _14d"> </span><span class="fc1">30.4.3/540</span></div><div class="t m0 xf6 h7 y2fcd ff2 fs4 fc0 sc0 ls0 ws0">4003_F021<span class="_ _90"> </span>DAC Control Register (DAC0_C0)<span class="_ _1c1"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _43"> </span><span class="fc1">30.4.4/541</span></div><div class="t m0 xf6 h7 y20a ff2 fs4 fc0 sc0 ls0 ws0">4003_F022<span class="_ _90"> </span>DAC Control Register 1 (DAC0_C1)<span class="_ _21f"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">30.4.5/542</span></div><div class="t m0 xf6 h7 y2fce ff2 fs4 fc0 sc0 ls0 ws0">4003_F023<span class="_ _90"> </span>DAC Control Register 2 (DAC0_C2)<span class="_ _21f"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>01h<span class="_ _14d"> </span><span class="fc1">30.4.6/542</span></div><div class="t m0 x9 h1b y2fcf ff1 fsc fc0 sc0 ls0 ws0">30.4.1<span class="_ _b"> </span>DAC Data Low Register (DAC<span class="ff7 ws24e">x<span class="ff1">_DAT</span>n</span>L)</div><div class="t m0 x9 h7 y2fd0 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_F000h base + 0h offset + (2d × i), where i=0d to 1d</div><div class="t m0 x81 h1d y2fd1 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y12ec ff2 fs4 fc0 sc0 ls0 ws335">Read <span class="ve">DATA0</span></div><div class="t m0 x8b h7 y2fd2 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2fd3 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 xd8 h9 y2fd4 ff1 fs2 fc0 sc0 ls0 ws20b">DAC<span class="ff7">x</span>_DAT<span class="ff7">n</span><span class="ws0">L field descriptions</span></div><div class="t m0 x12c h10 y2fd5 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y2fd6 ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x117 h7 y2fd7 ff2 fs4 fc0 sc0 ls0">DATA0</div><div class="t m0 x83 h7 y2fd6 ff2 fs4 fc0 sc0 ls0 ws0">When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following</div><div class="t m0 x83 h7 y2fd7 ff2 fs4 fc0 sc0 ls0 ws0">formula: V <span class="fs9 ws1a4 vb">out</span> = V <span class="fs9 ws1a4 vb">in</span> * (1 + DACDAT0[11:0])/4096</div><div class="t m0 x83 h7 y2fd8 ff2 fs4 fc0 sc0 ls0 ws0">When the DAC buffer is enabled, DATA is mapped to the 16-word buffer.</div><div class="t m0 x6 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 30 12-bit Digital-to-Analog Converter (DAC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>539</div><a class="l" href="#pf21b" data-dest-detail='[539,"XYZ",null,344.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:479.200000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:463.700000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21b" data-dest-detail='[539,"XYZ",null,344.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:448.200000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:432.700000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,457.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:417.200000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21d" data-dest-detail='[541,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:401.700000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21e" data-dest-detail='[542,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:386.200000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21e" data-dest-detail='[542,"XYZ",null,299.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:370.700000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21b" data-dest-detail='[539,"XYZ",null,195.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:319.497000px;bottom:260.950000px;width:29.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
