Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU/ALU/Madd_reg_data1_sub0001_cy<3 : 1>
   on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/ALU/debug_signal_mux0002<30 : 0> on
   block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/CDU/Mcompar_mode_cmp_ge0000_lut<12 :
   1> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_Clock_VHDL/Mcompar_clk1Hz_cmp_ge0000_lut<13 : 1> on block toplevel is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<4 :
   0> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_mux0006<12 : 6> on block
   toplevel is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0000_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0001_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus ascii_y_in<6 : 0> on block toplevel is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 102896 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divSigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divSigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divSigned.edif ...
ngc2edif: Total memory usage is 85064 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divUnsigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divUnsigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divUnsigned.edif ...
ngc2edif: Total memory usage is 84168 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU/ALU/Madd_reg_data1_sub0001_cy<3 : 1>
   on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/ALU/debug_signal_mux0002<30 : 0> on
   block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/CDU/Mcompar_mode_cmp_ge0000_lut<12 :
   1> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_Clock_VHDL/Mcompar_clk1Hz_cmp_ge0000_lut<13 : 1> on block toplevel is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<4 :
   0> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_mux0006<12 : 6> on block
   toplevel is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0000_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0001_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus ascii_y_in<6 : 0> on block toplevel is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 102408 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divSigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divSigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divSigned.edif ...
ngc2edif: Total memory usage is 85192 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divUnsigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divUnsigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divUnsigned.edif ...
ngc2edif: Total memory usage is 84488 kilobytes

