Classic Timing Analyzer report for Ozy_Janus
Sun Feb 01 16:15:13 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.433 ns                         ; FLAGC                                                                               ; state_FX[2]                                             ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 26.619 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89 ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.185 ns                        ; MCLK_12MHZ                                                                          ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 9.338 ns                         ; serno                                                                               ; temp_Merc_serialno[1]                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -1.159 ns ; 48.00 MHz ( period = 20.833 ns ) ; 43.19 MHz ( period = 23.152 ns ) ; Penny_power[5]                                                                      ; Tx_control_4[1]                                         ; IFCLK      ; IFCLK      ; 8            ;
; Clock Setup: 'MCLK_12MHZ'    ; 1.730 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 57.56 MHz ( period = 17.374 ns ) ; Penny_power[5]                                                                      ; Tx_control_4[1]                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 15.690 ns ; 48.00 MHz ( period = 20.833 ns ) ; 194.44 MHz ( period = 5.143 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.868 ns ; 48.00 MHz ( period = 20.833 ns ) ; 252.21 MHz ( period = 3.965 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 30.563 ns ; 12.50 MHz ( period = 80.000 ns ) ; 52.98 MHz ( period = 18.874 ns ) ; Penny_power[5]                                                                      ; Tx_control_4[1]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 31.096 ns ; 12.29 MHz ( period = 81.380 ns ) ; 52.12 MHz ( period = 19.188 ns ) ; Penny_power[5]                                                                      ; Tx_control_4[1]                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -9.681 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[1]                                                               ; Merc_serialno[1]                                        ; IFCLK      ; IFCLK      ; 1022         ;
; Clock Hold: 'CLK_12MHZ'      ; -7.699 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Merc_serialno[1]                                                               ; Merc_serialno[1]                                        ; CLK_12MHZ  ; CLK_12MHZ  ; 605          ;
; Clock Hold: 'PCLK_12MHZ'     ; -7.542 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Merc_serialno[1]                                                               ; Merc_serialno[1]                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 579          ;
; Clock Hold: 'MCLK_12MHZ'     ; -6.792 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[1]                                                               ; Merc_serialno[1]                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 342          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 2.448 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                               ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                     ;                                                         ;            ;            ; 2556         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_rfm1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -1.159 ns                               ; 43.19 MHz ( period = 23.152 ns )                    ; Penny_power[5]                 ; Tx_control_4[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.898 ns                ;
; -1.013 ns                               ; 43.74 MHz ( period = 22.860 ns )                    ; Penny_power[7]                 ; Tx_control_4[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.752 ns                ;
; -1.004 ns                               ; 43.78 MHz ( period = 22.842 ns )                    ; Penny_power[8]                 ; Tx_control_4[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.743 ns                ;
; -1.004 ns                               ; 43.78 MHz ( period = 22.842 ns )                    ; Penny_power[10]                ; Tx_control_4[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.743 ns                ;
; -1.004 ns                               ; 43.78 MHz ( period = 22.842 ns )                    ; Penny_power[4]                 ; Tx_control_4[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.743 ns                ;
; -1.000 ns                               ; 43.79 MHz ( period = 22.834 ns )                    ; Penny_power[11]                ; Tx_control_4[7]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.739 ns                ;
; -0.997 ns                               ; 43.81 MHz ( period = 22.828 ns )                    ; Penny_power[9]                 ; Tx_control_4[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.736 ns                ;
; -0.996 ns                               ; 43.81 MHz ( period = 22.826 ns )                    ; Penny_power[6]                 ; Tx_control_4[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -0.261 ns                 ; 0.735 ns                ;
; 0.277 ns                                ; 49.31 MHz ( period = 20.278 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 5.243 ns                ;
; 0.630 ns                                ; 51.09 MHz ( period = 19.574 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.537 ns                  ; 4.907 ns                ;
; 0.630 ns                                ; 51.09 MHz ( period = 19.574 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.537 ns                  ; 4.907 ns                ;
; 0.630 ns                                ; 51.09 MHz ( period = 19.574 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.537 ns                  ; 4.907 ns                ;
; 0.641 ns                                ; 51.15 MHz ( period = 19.550 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 4.879 ns                ;
; 0.768 ns                                ; 51.82 MHz ( period = 19.298 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.777 ns                ;
; 0.842 ns                                ; 52.22 MHz ( period = 19.150 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.565 ns                  ; 4.723 ns                ;
; 0.854 ns                                ; 52.28 MHz ( period = 19.126 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.691 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.858 ns                                ; 52.31 MHz ( period = 19.118 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.727 ns                ;
; 0.862 ns                                ; 52.33 MHz ( period = 19.110 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.513 ns                  ; 4.651 ns                ;
; 0.891 ns                                ; 52.49 MHz ( period = 19.052 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.565 ns                  ; 4.674 ns                ;
; 0.893 ns                                ; 52.50 MHz ( period = 19.048 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.562 ns                  ; 4.669 ns                ;
; 0.912 ns                                ; 52.60 MHz ( period = 19.010 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.554 ns                  ; 4.642 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.929 ns                                ; 52.70 MHz ( period = 18.976 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.586 ns                  ; 4.657 ns                ;
; 0.940 ns                                ; 52.76 MHz ( period = 18.954 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.605 ns                ;
; 0.954 ns                                ; 52.84 MHz ( period = 18.924 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.523 ns                  ; 4.569 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 0.988 ns                                ; 53.03 MHz ( period = 18.858 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.519 ns                  ; 4.531 ns                ;
; 1.026 ns                                ; 53.24 MHz ( period = 18.782 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.519 ns                ;
; 1.036 ns                                ; 53.30 MHz ( period = 18.760 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.523 ns                  ; 4.487 ns                ;
; 1.036 ns                                ; 53.30 MHz ( period = 18.762 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.566 ns                  ; 4.530 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.061 ns                                ; 53.44 MHz ( period = 18.712 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.585 ns                  ; 4.524 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.094 ns                                ; 53.63 MHz ( period = 18.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.583 ns                  ; 4.489 ns                ;
; 1.106 ns                                ; 53.70 MHz ( period = 18.622 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.446 ns                ;
; 1.112 ns                                ; 53.73 MHz ( period = 18.610 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.433 ns                ;
; 1.134 ns                                ; 53.86 MHz ( period = 18.566 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.563 ns                  ; 4.429 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.166 ns                                ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.579 ns                  ; 4.413 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.168 ns                                ; 54.06 MHz ( period = 18.498 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.552 ns                  ; 4.384 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.179 ns                                ; 54.12 MHz ( period = 18.476 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.561 ns                  ; 4.382 ns                ;
; 1.198 ns                                ; 54.24 MHz ( period = 18.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.347 ns                ;
; 1.206 ns                                ; 54.29 MHz ( period = 18.420 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.523 ns                  ; 4.317 ns                ;
; 1.217 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.563 ns                  ; 4.346 ns                ;
; 1.234 ns                                ; 54.45 MHz ( period = 18.366 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.559 ns                  ; 4.325 ns                ;
; 1.244 ns                                ; 54.51 MHz ( period = 18.346 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.549 ns                  ; 4.305 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.247 ns                                ; 54.53 MHz ( period = 18.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.582 ns                  ; 4.335 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.256 ns                                ; 54.58 MHz ( period = 18.322 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.577 ns                  ; 4.321 ns                ;
; 1.299 ns                                ; 54.84 MHz ( period = 18.236 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.541 ns                  ; 4.242 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.304 ns                                ; 54.87 MHz ( period = 18.226 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.572 ns                  ; 4.268 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.555 ns                  ; 4.246 ns                ;
; 1.309 ns                                ; 54.90 MHz ( period = 18.216 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.544 ns                  ; 4.235 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.316 ns                                ; 54.94 MHz ( period = 18.202 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.564 ns                  ; 4.248 ns                ;
; 1.352 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.516 ns                  ; 4.164 ns                ;
; 1.352 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.535 ns                  ; 4.183 ns                ;
; 1.365 ns                                ; 55.24 MHz ( period = 18.104 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.532 ns                  ; 4.167 ns                ;
; 1.382 ns                                ; 55.34 MHz ( period = 18.070 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.518 ns                  ; 4.136 ns                ;
; 1.382 ns                                ; 55.34 MHz ( period = 18.070 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.518 ns                  ; 4.136 ns                ;
; 1.388 ns                                ; 55.38 MHz ( period = 18.058 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.157 ns                ;
; 1.419 ns                                ; 55.57 MHz ( period = 17.996 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.557 ns                  ; 4.138 ns                ;
; 1.427 ns                                ; 55.62 MHz ( period = 17.978 ns )                    ; I2SAudioOut:I2SAO|data[1]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.549 ns                  ; 4.122 ns                ;
; 1.458 ns                                ; 55.82 MHz ( period = 17.916 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.510 ns                  ; 4.052 ns                ;
; 1.472 ns                                ; 55.90 MHz ( period = 17.888 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.549 ns                  ; 4.077 ns                ;
; 1.474 ns                                ; 55.91 MHz ( period = 17.886 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.545 ns                  ; 4.071 ns                ;
; 1.496 ns                                ; 56.05 MHz ( period = 17.840 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.510 ns                  ; 4.014 ns                ;
; 1.503 ns                                ; 56.09 MHz ( period = 17.828 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.574 ns                  ; 4.071 ns                ;
; 1.503 ns                                ; 56.09 MHz ( period = 17.828 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.574 ns                  ; 4.071 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 31.096 ns                               ; 52.12 MHz ( period = 19.188 ns )                    ; Penny_power[5]                 ; Tx_control_4[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.898 ns                ;
; 31.242 ns                               ; 52.92 MHz ( period = 18.896 ns )                    ; Penny_power[7]                 ; Tx_control_4[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.752 ns                ;
; 31.251 ns                               ; 52.97 MHz ( period = 18.878 ns )                    ; Penny_power[8]                 ; Tx_control_4[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.743 ns                ;
; 31.251 ns                               ; 52.97 MHz ( period = 18.878 ns )                    ; Penny_power[10]                ; Tx_control_4[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.743 ns                ;
; 31.251 ns                               ; 52.97 MHz ( period = 18.878 ns )                    ; Penny_power[4]                 ; Tx_control_4[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.743 ns                ;
; 31.255 ns                               ; 52.99 MHz ( period = 18.870 ns )                    ; Penny_power[11]                ; Tx_control_4[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.739 ns                ;
; 31.258 ns                               ; 53.01 MHz ( period = 18.864 ns )                    ; Penny_power[9]                 ; Tx_control_4[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.736 ns                ;
; 31.259 ns                               ; 53.02 MHz ( period = 18.862 ns )                    ; Penny_power[6]                 ; Tx_control_4[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 31.994 ns                 ; 0.735 ns                ;
; 32.533 ns                               ; 61.30 MHz ( period = 16.314 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.776 ns                 ; 5.243 ns                ;
; 32.885 ns                               ; 64.06 MHz ( period = 15.610 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.792 ns                 ; 4.907 ns                ;
; 32.885 ns                               ; 64.06 MHz ( period = 15.610 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.792 ns                 ; 4.907 ns                ;
; 32.885 ns                               ; 64.06 MHz ( period = 15.610 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.792 ns                 ; 4.907 ns                ;
; 32.897 ns                               ; 64.16 MHz ( period = 15.586 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.776 ns                 ; 4.879 ns                ;
; 33.023 ns                               ; 65.21 MHz ( period = 15.334 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.777 ns                ;
; 33.097 ns                               ; 65.85 MHz ( period = 15.186 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.820 ns                 ; 4.723 ns                ;
; 33.109 ns                               ; 65.95 MHz ( period = 15.162 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.691 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.727 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.768 ns                 ; 4.651 ns                ;
; 33.146 ns                               ; 66.28 MHz ( period = 15.088 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.820 ns                 ; 4.674 ns                ;
; 33.148 ns                               ; 66.30 MHz ( period = 15.084 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.817 ns                 ; 4.669 ns                ;
; 33.167 ns                               ; 66.46 MHz ( period = 15.046 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.809 ns                 ; 4.642 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.184 ns                               ; 66.61 MHz ( period = 15.012 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.841 ns                 ; 4.657 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.605 ns                ;
; 33.210 ns                               ; 66.84 MHz ( period = 14.960 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.779 ns                 ; 4.569 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.243 ns                               ; 67.14 MHz ( period = 14.894 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.774 ns                 ; 4.531 ns                ;
; 33.281 ns                               ; 67.49 MHz ( period = 14.818 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.519 ns                ;
; 33.291 ns                               ; 67.58 MHz ( period = 14.798 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.821 ns                 ; 4.530 ns                ;
; 33.292 ns                               ; 67.59 MHz ( period = 14.796 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.779 ns                 ; 4.487 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.840 ns                 ; 4.524 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.349 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.838 ns                 ; 4.489 ns                ;
; 33.361 ns                               ; 68.22 MHz ( period = 14.658 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.446 ns                ;
; 33.367 ns                               ; 68.28 MHz ( period = 14.646 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.433 ns                ;
; 33.389 ns                               ; 68.48 MHz ( period = 14.602 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.818 ns                 ; 4.429 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.834 ns                 ; 4.413 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.423 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.807 ns                 ; 4.384 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.434 ns                               ; 68.91 MHz ( period = 14.512 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.816 ns                 ; 4.382 ns                ;
; 33.453 ns                               ; 69.09 MHz ( period = 14.474 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.347 ns                ;
; 33.462 ns                               ; 69.18 MHz ( period = 14.456 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.779 ns                 ; 4.317 ns                ;
; 33.472 ns                               ; 69.27 MHz ( period = 14.436 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.818 ns                 ; 4.346 ns                ;
; 33.489 ns                               ; 69.43 MHz ( period = 14.402 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.814 ns                 ; 4.325 ns                ;
; 33.499 ns                               ; 69.53 MHz ( period = 14.382 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.804 ns                 ; 4.305 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.502 ns                               ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.837 ns                 ; 4.335 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.511 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.832 ns                 ; 4.321 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.796 ns                 ; 4.242 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.559 ns                               ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.827 ns                 ; 4.268 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.810 ns                 ; 4.246 ns                ;
; 33.564 ns                               ; 70.17 MHz ( period = 14.252 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.799 ns                 ; 4.235 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.571 ns                               ; 70.23 MHz ( period = 14.238 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.819 ns                 ; 4.248 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.771 ns                 ; 4.164 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.790 ns                 ; 4.183 ns                ;
; 33.620 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.787 ns                 ; 4.167 ns                ;
; 33.637 ns                               ; 70.89 MHz ( period = 14.106 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 4.136 ns                ;
; 33.637 ns                               ; 70.89 MHz ( period = 14.106 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.773 ns                 ; 4.136 ns                ;
; 33.643 ns                               ; 70.95 MHz ( period = 14.094 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.157 ns                ;
; 33.674 ns                               ; 71.27 MHz ( period = 14.032 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.812 ns                 ; 4.138 ns                ;
; 33.683 ns                               ; 71.36 MHz ( period = 14.014 ns )                    ; I2SAudioOut:I2SAO|data[1]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.805 ns                 ; 4.122 ns                ;
; 33.714 ns                               ; 71.67 MHz ( period = 13.952 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.766 ns                 ; 4.052 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.805 ns                 ; 4.077 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.800 ns                 ; 4.071 ns                ;
; 33.752 ns                               ; 72.07 MHz ( period = 13.876 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.766 ns                 ; 4.014 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.829 ns                 ; 4.071 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.829 ns                 ; 4.071 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 30.563 ns                               ; 52.98 MHz ( period = 18.874 ns )                    ; Penny_power[5]                 ; Tx_control_4[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.898 ns                ;
; 30.709 ns                               ; 53.82 MHz ( period = 18.582 ns )                    ; Penny_power[7]                 ; Tx_control_4[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.752 ns                ;
; 30.718 ns                               ; 53.87 MHz ( period = 18.564 ns )                    ; Penny_power[8]                 ; Tx_control_4[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.743 ns                ;
; 30.718 ns                               ; 53.87 MHz ( period = 18.564 ns )                    ; Penny_power[10]                ; Tx_control_4[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.743 ns                ;
; 30.718 ns                               ; 53.87 MHz ( period = 18.564 ns )                    ; Penny_power[4]                 ; Tx_control_4[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.743 ns                ;
; 30.722 ns                               ; 53.89 MHz ( period = 18.556 ns )                    ; Penny_power[11]                ; Tx_control_4[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.739 ns                ;
; 30.725 ns                               ; 53.91 MHz ( period = 18.550 ns )                    ; Penny_power[9]                 ; Tx_control_4[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.736 ns                ;
; 30.726 ns                               ; 53.91 MHz ( period = 18.548 ns )                    ; Penny_power[6]                 ; Tx_control_4[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 31.461 ns                 ; 0.735 ns                ;
; 32.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.243 ns                 ; 5.243 ns                ;
; 32.352 ns                               ; 65.38 MHz ( period = 15.296 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.259 ns                 ; 4.907 ns                ;
; 32.352 ns                               ; 65.38 MHz ( period = 15.296 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.259 ns                 ; 4.907 ns                ;
; 32.352 ns                               ; 65.38 MHz ( period = 15.296 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.259 ns                 ; 4.907 ns                ;
; 32.364 ns                               ; 65.48 MHz ( period = 15.272 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.243 ns                 ; 4.879 ns                ;
; 32.490 ns                               ; 66.58 MHz ( period = 15.020 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.777 ns                ;
; 32.564 ns                               ; 67.24 MHz ( period = 14.872 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.287 ns                 ; 4.723 ns                ;
; 32.576 ns                               ; 67.35 MHz ( period = 14.848 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.691 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.580 ns                               ; 67.39 MHz ( period = 14.840 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.727 ns                ;
; 32.584 ns                               ; 67.42 MHz ( period = 14.832 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.235 ns                 ; 4.651 ns                ;
; 32.613 ns                               ; 67.69 MHz ( period = 14.774 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.287 ns                 ; 4.674 ns                ;
; 32.615 ns                               ; 67.70 MHz ( period = 14.770 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.284 ns                 ; 4.669 ns                ;
; 32.634 ns                               ; 67.88 MHz ( period = 14.732 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.276 ns                 ; 4.642 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.651 ns                               ; 68.04 MHz ( period = 14.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.308 ns                 ; 4.657 ns                ;
; 32.662 ns                               ; 68.14 MHz ( period = 14.676 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.605 ns                ;
; 32.677 ns                               ; 68.28 MHz ( period = 14.646 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.246 ns                 ; 4.569 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.241 ns                 ; 4.531 ns                ;
; 32.748 ns                               ; 68.95 MHz ( period = 14.504 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.519 ns                ;
; 32.758 ns                               ; 69.04 MHz ( period = 14.484 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.288 ns                 ; 4.530 ns                ;
; 32.759 ns                               ; 69.05 MHz ( period = 14.482 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.246 ns                 ; 4.487 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.307 ns                 ; 4.524 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.816 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.305 ns                 ; 4.489 ns                ;
; 32.828 ns                               ; 69.72 MHz ( period = 14.344 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.446 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.433 ns                ;
; 32.856 ns                               ; 69.99 MHz ( period = 14.288 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.285 ns                 ; 4.429 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.888 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.301 ns                 ; 4.413 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.890 ns                               ; 70.32 MHz ( period = 14.220 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.274 ns                 ; 4.384 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.283 ns                 ; 4.382 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.347 ns                ;
; 32.929 ns                               ; 70.71 MHz ( period = 14.142 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.246 ns                 ; 4.317 ns                ;
; 32.939 ns                               ; 70.81 MHz ( period = 14.122 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.285 ns                 ; 4.346 ns                ;
; 32.956 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.281 ns                 ; 4.325 ns                ;
; 32.966 ns                               ; 71.08 MHz ( period = 14.068 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.271 ns                 ; 4.305 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.304 ns                 ; 4.335 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 32.978 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.299 ns                 ; 4.321 ns                ;
; 33.021 ns                               ; 71.64 MHz ( period = 13.958 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.263 ns                 ; 4.242 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.294 ns                 ; 4.268 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.277 ns                 ; 4.246 ns                ;
; 33.031 ns                               ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.266 ns                 ; 4.235 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.286 ns                 ; 4.248 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.238 ns                 ; 4.164 ns                ;
; 33.074 ns                               ; 72.19 MHz ( period = 13.852 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.257 ns                 ; 4.183 ns                ;
; 33.087 ns                               ; 72.33 MHz ( period = 13.826 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.254 ns                 ; 4.167 ns                ;
; 33.104 ns                               ; 72.51 MHz ( period = 13.792 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.240 ns                 ; 4.136 ns                ;
; 33.104 ns                               ; 72.51 MHz ( period = 13.792 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.240 ns                 ; 4.136 ns                ;
; 33.110 ns                               ; 72.57 MHz ( period = 13.780 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.157 ns                ;
; 33.141 ns                               ; 72.90 MHz ( period = 13.718 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.279 ns                 ; 4.138 ns                ;
; 33.150 ns                               ; 72.99 MHz ( period = 13.700 ns )                    ; I2SAudioOut:I2SAO|data[1]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.272 ns                 ; 4.122 ns                ;
; 33.181 ns                               ; 73.32 MHz ( period = 13.638 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.233 ns                 ; 4.052 ns                ;
; 33.195 ns                               ; 73.48 MHz ( period = 13.610 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.272 ns                 ; 4.077 ns                ;
; 33.196 ns                               ; 73.49 MHz ( period = 13.608 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.267 ns                 ; 4.071 ns                ;
; 33.219 ns                               ; 73.74 MHz ( period = 13.562 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.233 ns                 ; 4.014 ns                ;
; 33.225 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.296 ns                 ; 4.071 ns                ;
; 33.225 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.296 ns                 ; 4.071 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 1.730 ns                                ; 57.56 MHz ( period = 17.374 ns )                    ; Penny_power[5]                 ; Tx_control_4[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.898 ns                ;
; 1.876 ns                                ; 58.54 MHz ( period = 17.082 ns )                    ; Penny_power[7]                 ; Tx_control_4[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.752 ns                ;
; 1.885 ns                                ; 58.60 MHz ( period = 17.064 ns )                    ; Penny_power[8]                 ; Tx_control_4[4]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.743 ns                ;
; 1.885 ns                                ; 58.60 MHz ( period = 17.064 ns )                    ; Penny_power[10]                ; Tx_control_4[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.743 ns                ;
; 1.885 ns                                ; 58.60 MHz ( period = 17.064 ns )                    ; Penny_power[4]                 ; Tx_control_4[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.743 ns                ;
; 1.889 ns                                ; 58.63 MHz ( period = 17.056 ns )                    ; Penny_power[11]                ; Tx_control_4[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.739 ns                ;
; 1.892 ns                                ; 58.65 MHz ( period = 17.050 ns )                    ; Penny_power[9]                 ; Tx_control_4[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.736 ns                ;
; 1.893 ns                                ; 58.66 MHz ( period = 17.048 ns )                    ; Penny_power[6]                 ; Tx_control_4[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 2.628 ns                  ; 0.735 ns                ;
; 3.166 ns                                ; 68.97 MHz ( period = 14.500 ns )                    ; CCcount[1]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.409 ns                  ; 5.243 ns                ;
; 3.519 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.426 ns                  ; 4.907 ns                ;
; 3.519 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[3]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.426 ns                  ; 4.907 ns                ;
; 3.519 ns                                ; 72.48 MHz ( period = 13.796 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[9]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.426 ns                  ; 4.907 ns                ;
; 3.530 ns                                ; 72.61 MHz ( period = 13.772 ns )                    ; CCcount[0]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.409 ns                  ; 4.879 ns                ;
; 3.657 ns                                ; 73.96 MHz ( period = 13.520 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.777 ns                ;
; 3.731 ns                                ; 74.78 MHz ( period = 13.372 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.454 ns                  ; 4.723 ns                ;
; 3.743 ns                                ; 74.92 MHz ( period = 13.348 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.691 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.747 ns                                ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.727 ns                ;
; 3.751 ns                                ; 75.01 MHz ( period = 13.332 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.402 ns                  ; 4.651 ns                ;
; 3.780 ns                                ; 75.34 MHz ( period = 13.274 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.454 ns                  ; 4.674 ns                ;
; 3.782 ns                                ; 75.36 MHz ( period = 13.270 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.451 ns                  ; 4.669 ns                ;
; 3.801 ns                                ; 75.57 MHz ( period = 13.232 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.443 ns                  ; 4.642 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.818 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.475 ns                  ; 4.657 ns                ;
; 3.829 ns                                ; 75.90 MHz ( period = 13.176 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.605 ns                ;
; 3.843 ns                                ; 76.07 MHz ( period = 13.146 ns )                    ; I2SAudioOut:I2SAO|bit_count[1] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.412 ns                  ; 4.569 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[11]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[7]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.877 ns                                ; 76.45 MHz ( period = 13.080 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[1]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.408 ns                  ; 4.531 ns                ;
; 3.915 ns                                ; 76.90 MHz ( period = 13.004 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.519 ns                ;
; 3.925 ns                                ; 77.03 MHz ( period = 12.982 ns )                    ; I2SAudioOut:I2SIQO|data[0]     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.412 ns                  ; 4.487 ns                ;
; 3.925 ns                                ; 77.02 MHz ( period = 12.984 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.455 ns                  ; 4.530 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.950 ns                                ; 77.32 MHz ( period = 12.934 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.474 ns                  ; 4.524 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.983 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.472 ns                  ; 4.489 ns                ;
; 3.995 ns                                ; 77.86 MHz ( period = 12.844 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.446 ns                ;
; 4.001 ns                                ; 77.93 MHz ( period = 12.832 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.433 ns                ;
; 4.023 ns                                ; 78.20 MHz ( period = 12.788 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.452 ns                  ; 4.429 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.055 ns                                ; 78.59 MHz ( period = 12.724 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.468 ns                  ; 4.413 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.057 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.441 ns                  ; 4.384 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.068 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.450 ns                  ; 4.382 ns                ;
; 4.087 ns                                ; 78.99 MHz ( period = 12.660 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.347 ns                ;
; 4.095 ns                                ; 79.10 MHz ( period = 12.642 ns )                    ; I2SAudioOut:I2SAO|bit_count[0] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.412 ns                  ; 4.317 ns                ;
; 4.106 ns                                ; 79.23 MHz ( period = 12.622 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.452 ns                  ; 4.346 ns                ;
; 4.123 ns                                ; 79.44 MHz ( period = 12.588 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.448 ns                  ; 4.325 ns                ;
; 4.133 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.438 ns                  ; 4.305 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.136 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.471 ns                  ; 4.335 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.145 ns                                ; 79.72 MHz ( period = 12.544 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.466 ns                  ; 4.321 ns                ;
; 4.188 ns                                ; 80.27 MHz ( period = 12.458 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.430 ns                  ; 4.242 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.193 ns                                ; 80.33 MHz ( period = 12.448 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.461 ns                  ; 4.268 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.444 ns                  ; 4.246 ns                ;
; 4.198 ns                                ; 80.40 MHz ( period = 12.438 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.433 ns                  ; 4.235 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.205 ns                                ; 80.49 MHz ( period = 12.424 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.453 ns                  ; 4.248 ns                ;
; 4.241 ns                                ; 80.96 MHz ( period = 12.352 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[6]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.405 ns                  ; 4.164 ns                ;
; 4.241 ns                                ; 80.96 MHz ( period = 12.352 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.424 ns                  ; 4.183 ns                ;
; 4.254 ns                                ; 81.13 MHz ( period = 12.326 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.421 ns                  ; 4.167 ns                ;
; 4.271 ns                                ; 81.35 MHz ( period = 12.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.407 ns                  ; 4.136 ns                ;
; 4.271 ns                                ; 81.35 MHz ( period = 12.292 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[2]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.407 ns                  ; 4.136 ns                ;
; 4.277 ns                                ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.157 ns                ;
; 4.308 ns                                ; 81.85 MHz ( period = 12.218 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.446 ns                  ; 4.138 ns                ;
; 4.316 ns                                ; 81.97 MHz ( period = 12.200 ns )                    ; I2SAudioOut:I2SAO|data[1]      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.438 ns                  ; 4.122 ns                ;
; 4.347 ns                                ; 82.39 MHz ( period = 12.138 ns )                    ; CCcount[2]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.399 ns                  ; 4.052 ns                ;
; 4.361 ns                                ; 82.58 MHz ( period = 12.110 ns )                    ; I2SAudioOut:I2SAO|bit_count[2] ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.438 ns                  ; 4.077 ns                ;
; 4.363 ns                                ; 82.59 MHz ( period = 12.108 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.434 ns                  ; 4.071 ns                ;
; 4.385 ns                                ; 82.90 MHz ( period = 12.062 ns )                    ; CCcount[3]                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.399 ns                  ; 4.014 ns                ;
; 4.392 ns                                ; 82.99 MHz ( period = 12.050 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.463 ns                  ; 4.071 ns                ;
; 4.392 ns                                ; 82.99 MHz ( period = 12.050 ns )                    ; fifo_enable                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.463 ns                  ; 4.071 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.690 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.872 ns                ;
; 16.013 ns                               ; 207.47 MHz ( period = 4.820 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.549 ns                ;
; 16.305 ns                               ; 220.85 MHz ( period = 4.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.257 ns                ;
; 16.399 ns                               ; 225.53 MHz ( period = 4.434 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.163 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.116 ns                ;
; 16.463 ns                               ; 228.83 MHz ( period = 4.370 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.099 ns                ;
; 16.497 ns                               ; 230.63 MHz ( period = 4.336 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.065 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.500 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 4.076 ns                ;
; 16.512 ns                               ; 231.43 MHz ( period = 4.321 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.050 ns                ;
; 16.514 ns                               ; 231.54 MHz ( period = 4.319 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 4.048 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.563 ns                               ; 234.19 MHz ( period = 4.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.006 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.603 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.966 ns                ;
; 16.645 ns                               ; 238.78 MHz ( period = 4.188 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.917 ns                ;
; 16.648 ns                               ; 238.95 MHz ( period = 4.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.914 ns                ;
; 16.663 ns                               ; 239.81 MHz ( period = 4.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.899 ns                ;
; 16.670 ns                               ; 240.21 MHz ( period = 4.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.892 ns                ;
; 16.683 ns                               ; 240.96 MHz ( period = 4.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.879 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.852 ns                ;
; 16.714 ns                               ; 242.78 MHz ( period = 4.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.848 ns                ;
; 16.717 ns                               ; 242.95 MHz ( period = 4.116 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.845 ns                ;
; 16.727 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.835 ns                ;
; 16.727 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.835 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.731 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.845 ns                ;
; 16.732 ns                               ; 243.84 MHz ( period = 4.101 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.830 ns                ;
; 16.739 ns                               ; 244.26 MHz ( period = 4.094 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.823 ns                ;
; 16.776 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.786 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.781 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.789 ns                               ; 247.28 MHz ( period = 4.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.787 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.834 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.735 ns                ;
; 16.853 ns                               ; 251.26 MHz ( period = 3.980 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.709 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.862 ns                               ; 251.83 MHz ( period = 3.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.707 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.908 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.668 ns                ;
; 16.936 ns                               ; 256.61 MHz ( period = 3.897 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.633 ns                ;
; 16.936 ns                               ; 256.61 MHz ( period = 3.897 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.633 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.944 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.632 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.017 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.552 ns                ;
; 17.026 ns                               ; 262.67 MHz ( period = 3.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.536 ns                ;
; 17.029 ns                               ; 262.88 MHz ( period = 3.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.533 ns                ;
; 17.044 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.518 ns                ;
; 17.051 ns                               ; 264.41 MHz ( period = 3.782 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.511 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.510 ns                ;
; 17.075 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.487 ns                ;
; 17.080 ns                               ; 266.45 MHz ( period = 3.753 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.482 ns                ;
; 17.082 ns                               ; 266.60 MHz ( period = 3.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.480 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.430 ns                ;
; 17.144 ns                               ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.418 ns                ;
; 17.149 ns                               ; 271.44 MHz ( period = 3.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.413 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.411 ns                ;
; 17.163 ns                               ; 272.48 MHz ( period = 3.670 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.399 ns                ;
; 17.207 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.362 ns                ;
; 17.207 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.362 ns                ;
; 17.209 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.360 ns                ;
; 17.235 ns                               ; 277.93 MHz ( period = 3.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.334 ns                ;
; 17.235 ns                               ; 277.93 MHz ( period = 3.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.334 ns                ;
; 17.249 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.320 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.322 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 3.289 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.271 ns                ;
; 17.294 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.268 ns                ;
; 17.309 ns                               ; 283.77 MHz ( period = 3.524 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.253 ns                ;
; 17.316 ns                               ; 284.33 MHz ( period = 3.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.246 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.327 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.242 ns                ;
; 17.384 ns                               ; 289.94 MHz ( period = 3.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.185 ns                ;
; 17.384 ns                               ; 289.94 MHz ( period = 3.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.185 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.179 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.179 ns                ;
; 17.431 ns                               ; 293.94 MHz ( period = 3.402 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.131 ns                ;
; 17.456 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.106 ns                ;
; 17.461 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.101 ns                ;
; 17.463 ns                               ; 296.74 MHz ( period = 3.370 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.099 ns                ;
; 17.480 ns                               ; 298.24 MHz ( period = 3.353 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.089 ns                ;
; 17.500 ns                               ; 300.03 MHz ( period = 3.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 3.062 ns                ;
; 17.512 ns                               ; 301.11 MHz ( period = 3.321 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.057 ns                ;
; 17.512 ns                               ; 301.11 MHz ( period = 3.321 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.057 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.032 ns                ;
; 17.612 ns                               ; 310.46 MHz ( period = 3.221 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.957 ns                ;
; 17.657 ns                               ; 314.86 MHz ( period = 3.176 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.912 ns                ;
; 17.685 ns                               ; 317.66 MHz ( period = 3.148 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.884 ns                ;
; 17.686 ns                               ; 317.76 MHz ( period = 3.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.883 ns                ;
; 17.689 ns                               ; 318.07 MHz ( period = 3.144 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.880 ns                ;
; 17.700 ns                               ; 319.18 MHz ( period = 3.133 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.869 ns                ;
; 17.700 ns                               ; 319.18 MHz ( period = 3.133 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.869 ns                ;
; 17.721 ns                               ; 321.34 MHz ( period = 3.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.841 ns                ;
; 17.726 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.836 ns                ;
; 17.726 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.843 ns                ;
; 17.728 ns                               ; 322.06 MHz ( period = 3.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.834 ns                ;
; 17.738 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.831 ns                ;
; 17.758 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.811 ns                ;
; 17.812 ns                               ; 331.02 MHz ( period = 3.021 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.750 ns                ;
; 17.852 ns                               ; 335.46 MHz ( period = 2.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.717 ns                ;
; 17.910 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.659 ns                ;
; 17.910 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.659 ns                ;
; 17.957 ns                               ; 347.71 MHz ( period = 2.876 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.612 ns                ;
; 17.972 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.597 ns                ;
; 18.077 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.485 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.435 ns                ;
; 18.209 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.360 ns                ;
; 18.292 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.277 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 16.868 ns ; 252.21 MHz ( period = 3.965 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.700 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.115 ns ; 268.96 MHz ( period = 3.718 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.453 ns                ;
; 17.800 ns ; 329.71 MHz ( period = 3.033 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.769 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 17.872 ns ; 337.72 MHz ( period = 2.961 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.697 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
; 18.119 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.450 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -9.681 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.416 ns                  ; 0.735 ns                 ;
; -9.679 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.416 ns                  ; 0.737 ns                 ;
; -9.675 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.416 ns                  ; 0.741 ns                 ;
; -9.420 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.417 ns                  ; 0.997 ns                 ;
; -9.377 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.415 ns                  ; 1.038 ns                 ;
; -9.348 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.418 ns                  ; 1.070 ns                 ;
; -9.339 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.418 ns                  ; 1.079 ns                 ;
; -9.191 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.418 ns                  ; 1.227 ns                 ;
; -9.029 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.414 ns                  ; 1.385 ns                 ;
; -9.007 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.418 ns                  ; 1.411 ns                 ;
; -8.947 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.417 ns                  ; 1.470 ns                 ;
; -8.908 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.377 ns                  ; 1.469 ns                 ;
; -8.900 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.386 ns                  ; 1.486 ns                 ;
; -8.780 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.394 ns                  ; 1.614 ns                 ;
; -8.768 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.394 ns                  ; 1.626 ns                 ;
; -8.674 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.421 ns                  ; 1.747 ns                 ;
; -8.637 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.394 ns                  ; 1.757 ns                 ;
; -8.630 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.421 ns                  ; 1.791 ns                 ;
; -8.619 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.421 ns                  ; 1.802 ns                 ;
; -8.601 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.418 ns                  ; 1.817 ns                 ;
; -8.554 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.385 ns                  ; 1.831 ns                 ;
; -8.542 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.377 ns                  ; 1.835 ns                 ;
; -8.228 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.425 ns                  ; 2.197 ns                 ;
; -8.200 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.429 ns                  ; 2.229 ns                 ;
; -8.015 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.376 ns                  ; 2.361 ns                 ;
; -7.628 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.425 ns                  ; 2.797 ns                 ;
; -7.628 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.610 ns                   ; 0.982 ns                 ;
; -7.439 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.384 ns                  ; 2.945 ns                 ;
; -6.146 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.302 ns                   ; 1.156 ns                 ;
; -6.068 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 1.958 ns                 ;
; -5.982 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 2.044 ns                 ;
; -5.896 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 2.130 ns                 ;
; -5.881 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 2.145 ns                 ;
; -5.795 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 2.231 ns                 ;
; -5.709 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.026 ns                   ; 2.317 ns                 ;
; -4.913 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 3.750 ns                 ;
; -4.695 ns                               ; temp_Penny_power[8]                                                                                                            ; temp_Penny_power[8]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[9]                                                                                                            ; temp_Penny_power[9]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[7]                                                                                                            ; temp_Penny_power[7]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[6]                                                                                                            ; temp_Penny_power[6]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[10]                                                                                                           ; temp_Penny_power[10]                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[4]                                                                                                            ; temp_Penny_power[4]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_power[5]                                                                                                            ; temp_Penny_power[5]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_state.000                                                                                                             ; spectrum_state.000                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_state.011                                                                                                             ; spectrum_state.011                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.010                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[9]                                                                                                                    ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[11]                                                                                                                   ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[15]                                                                                                                   ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.695 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.501 ns                 ;
; -4.631 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.735 ns                 ;
; -4.630 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.736 ns                 ;
; -4.629 ns                               ; spectrum[8]                                                                                                                    ; EP4_data[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.737 ns                 ;
; -4.628 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.738 ns                 ;
; -4.628 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.738 ns                 ;
; -4.628 ns                               ; spectrum[11]                                                                                                                   ; EP4_data[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.738 ns                 ;
; -4.623 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.743 ns                 ;
; -4.620 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.746 ns                 ;
; -4.565 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.01                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.604 ns                   ; 4.039 ns                 ;
; -4.565 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.10                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.604 ns                   ; 4.039 ns                 ;
; -4.488 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.000                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.175 ns                 ;
; -4.474 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.892 ns                 ;
; -4.474 ns                               ; spectrum[9]                                                                                                                    ; EP4_data[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.892 ns                 ;
; -4.474 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.892 ns                 ;
; -4.472 ns                               ; spectrum[1]                                                                                                                    ; EP4_data[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.894 ns                 ;
; -4.470 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.896 ns                 ;
; -4.468 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 0.898 ns                 ;
; -4.461 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.735 ns                 ;
; -4.460 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.736 ns                 ;
; -4.459 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.737 ns                 ;
; -4.453 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.000                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.743 ns                 ;
; -4.452 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.744 ns                 ;
; -4.451 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.745 ns                 ;
; -4.451 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.745 ns                 ;
; -4.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.747 ns                 ;
; -4.426 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.770 ns                 ;
; -4.424 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.011                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.772 ns                 ;
; -4.303 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.893 ns                 ;
; -4.301 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.895 ns                 ;
; -4.301 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.895 ns                 ;
; -4.301 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.895 ns                 ;
; -4.298 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.365 ns                 ;
; -4.298 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.898 ns                 ;
; -4.286 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.910 ns                 ;
; -4.284 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.912 ns                 ;
; -4.267 ns                               ; spectrum_state.001                                                                                                             ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.929 ns                 ;
; -4.230 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.195 ns                   ; 0.965 ns                 ;
; -4.201 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 1.098 ns                 ;
; -4.199 ns                               ; spec.10                                                                                                                        ; spec.01                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 0.997 ns                 ;
; -4.175 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.366 ns                   ; 1.191 ns                 ;
; -4.135 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; state_PWM.00001_OTERM81                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; state_PWM.00000_OTERM79                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.135 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.501 ns                 ;
; -4.086 ns                               ; spectrum_state.001                                                                                                             ; bits[1]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.110 ns                 ;
; -4.063 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.165 ns                   ; 1.102 ns                 ;
; -4.047 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.149 ns                 ;
; -4.046 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.150 ns                 ;
; -4.021 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.175 ns                 ;
; -3.975 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.688 ns                 ;
; -3.972 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.224 ns                 ;
; -3.966 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.195 ns                   ; 1.229 ns                 ;
; -3.948 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.248 ns                 ;
; -3.940 ns                               ; spec.10                                                                                                                        ; EP4_data[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.256 ns                 ;
; -3.935 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.728 ns                 ;
; -3.934 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.729 ns                 ;
; -3.900 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.736 ns                 ;
; -3.900 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.736 ns                 ;
; -3.900 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.736 ns                 ;
; -3.899 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.737 ns                 ;
; -3.893 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.743 ns                 ;
; -3.891 ns                               ; Tx_q[11]                                                                                                                       ; Tx_q[12]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.745 ns                 ;
; -3.890 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.746 ns                 ;
; -3.888 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.748 ns                 ;
; -3.887 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.749 ns                 ;
; -3.857 ns                               ; Tx_q[0]                                                                                                                        ; Tx_q[1]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.779 ns                 ;
; -3.820 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[1]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.843 ns                 ;
; -3.820 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.331 ns                   ; 1.511 ns                 ;
; -3.816 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.313 ns                   ; 1.497 ns                 ;
; -3.807 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.296 ns                   ; 1.489 ns                 ;
; -3.803 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 1.496 ns                 ;
; -3.797 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.376 ns                   ; 1.579 ns                 ;
; -3.792 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.296 ns                   ; 1.504 ns                 ;
; -3.791 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.305 ns                   ; 1.514 ns                 ;
; -3.779 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.326 ns                   ; 1.547 ns                 ;
; -3.777 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.307 ns                   ; 1.530 ns                 ;
; -3.770 ns                               ; q[13]                                                                                                                          ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.194 ns                   ; 1.424 ns                 ;
; -3.770 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.290 ns                   ; 1.520 ns                 ;
; -3.769 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.305 ns                   ; 1.536 ns                 ;
; -3.768 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.100                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 4.895 ns                 ;
; -3.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.317 ns                   ; 1.549 ns                 ;
; -3.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.321 ns                   ; 1.555 ns                 ;
; -3.737 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.899 ns                 ;
; -3.733 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.903 ns                 ;
; -3.732 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.904 ns                 ;
; -3.732 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.904 ns                 ;
; -3.729 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.907 ns                 ;
; -3.728 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.271 ns                   ; 1.543 ns                 ;
; -3.728 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.196 ns                   ; 1.468 ns                 ;
; -3.724 ns                               ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.636 ns                   ; 0.912 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -7.699 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.434 ns                   ; 0.735 ns                 ;
; -7.697 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.434 ns                   ; 0.737 ns                 ;
; -7.693 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.434 ns                   ; 0.741 ns                 ;
; -7.438 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.435 ns                   ; 0.997 ns                 ;
; -7.395 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.433 ns                   ; 1.038 ns                 ;
; -7.366 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.436 ns                   ; 1.070 ns                 ;
; -7.357 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.436 ns                   ; 1.079 ns                 ;
; -7.209 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.436 ns                   ; 1.227 ns                 ;
; -7.047 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.432 ns                   ; 1.385 ns                 ;
; -7.025 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.436 ns                   ; 1.411 ns                 ;
; -6.965 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.435 ns                   ; 1.470 ns                 ;
; -6.926 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.395 ns                   ; 1.469 ns                 ;
; -6.918 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.404 ns                   ; 1.486 ns                 ;
; -6.798 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.412 ns                   ; 1.614 ns                 ;
; -6.786 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.412 ns                   ; 1.626 ns                 ;
; -6.692 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.439 ns                   ; 1.747 ns                 ;
; -6.655 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.412 ns                   ; 1.757 ns                 ;
; -6.648 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.439 ns                   ; 1.791 ns                 ;
; -6.637 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.439 ns                   ; 1.802 ns                 ;
; -6.619 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.436 ns                   ; 1.817 ns                 ;
; -6.572 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.403 ns                   ; 1.831 ns                 ;
; -6.560 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.395 ns                   ; 1.835 ns                 ;
; -6.246 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.443 ns                   ; 2.197 ns                 ;
; -6.218 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.447 ns                   ; 2.229 ns                 ;
; -6.033 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.394 ns                   ; 2.361 ns                 ;
; -5.646 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.443 ns                   ; 2.797 ns                 ;
; -5.646 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.628 ns                   ; 0.982 ns                 ;
; -5.457 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.402 ns                   ; 2.945 ns                 ;
; -4.164 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.320 ns                   ; 1.156 ns                 ;
; -4.086 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 1.958 ns                 ;
; -4.000 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 2.044 ns                 ;
; -3.914 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 2.130 ns                 ;
; -3.899 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 2.145 ns                 ;
; -3.813 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 2.231 ns                 ;
; -3.727 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.044 ns                   ; 2.317 ns                 ;
; -2.931 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 3.750 ns                 ;
; -2.713 ns                               ; temp_Penny_power[8]                                                                                                            ; temp_Penny_power[8]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[9]                                                                                                            ; temp_Penny_power[9]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[7]                                                                                                            ; temp_Penny_power[7]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[6]                                                                                                            ; temp_Penny_power[6]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[10]                                                                                                           ; temp_Penny_power[10]                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[4]                                                                                                            ; temp_Penny_power[4]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_power[5]                                                                                                            ; temp_Penny_power[5]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_state.000                                                                                                             ; spectrum_state.000                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_state.011                                                                                                             ; spectrum_state.011                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.010                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[9]                                                                                                                    ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[11]                                                                                                                   ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[15]                                                                                                                   ; register[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.713 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.501 ns                 ;
; -2.649 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.735 ns                 ;
; -2.648 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.736 ns                 ;
; -2.647 ns                               ; spectrum[8]                                                                                                                    ; EP4_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.737 ns                 ;
; -2.646 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.738 ns                 ;
; -2.646 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.738 ns                 ;
; -2.646 ns                               ; spectrum[11]                                                                                                                   ; EP4_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.738 ns                 ;
; -2.641 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.743 ns                 ;
; -2.638 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.746 ns                 ;
; -2.583 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.01                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.622 ns                   ; 4.039 ns                 ;
; -2.583 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.10                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.622 ns                   ; 4.039 ns                 ;
; -2.506 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.000                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.175 ns                 ;
; -2.492 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.892 ns                 ;
; -2.492 ns                               ; spectrum[9]                                                                                                                    ; EP4_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.892 ns                 ;
; -2.492 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.892 ns                 ;
; -2.490 ns                               ; spectrum[1]                                                                                                                    ; EP4_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.894 ns                 ;
; -2.488 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.896 ns                 ;
; -2.486 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 0.898 ns                 ;
; -2.479 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.735 ns                 ;
; -2.478 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.736 ns                 ;
; -2.477 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.737 ns                 ;
; -2.471 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.000                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.743 ns                 ;
; -2.470 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.744 ns                 ;
; -2.469 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.745 ns                 ;
; -2.469 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.745 ns                 ;
; -2.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.747 ns                 ;
; -2.444 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.770 ns                 ;
; -2.442 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.011                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.772 ns                 ;
; -2.321 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.893 ns                 ;
; -2.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.895 ns                 ;
; -2.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.895 ns                 ;
; -2.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.895 ns                 ;
; -2.316 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.365 ns                 ;
; -2.316 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.898 ns                 ;
; -2.304 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.910 ns                 ;
; -2.302 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.912 ns                 ;
; -2.285 ns                               ; spectrum_state.001                                                                                                             ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.929 ns                 ;
; -2.248 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.213 ns                   ; 0.965 ns                 ;
; -2.219 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.317 ns                   ; 1.098 ns                 ;
; -2.217 ns                               ; spec.10                                                                                                                        ; spec.01                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 0.997 ns                 ;
; -2.193 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 1.191 ns                 ;
; -2.153 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; state_PWM.00001_OTERM81                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; state_PWM.00000_OTERM79                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.153 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.501 ns                 ;
; -2.104 ns                               ; spectrum_state.001                                                                                                             ; bits[1]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.110 ns                 ;
; -2.081 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[15]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.183 ns                   ; 1.102 ns                 ;
; -2.065 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.149 ns                 ;
; -2.064 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.150 ns                 ;
; -2.039 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.175 ns                 ;
; -1.993 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.688 ns                 ;
; -1.990 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.224 ns                 ;
; -1.984 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.213 ns                   ; 1.229 ns                 ;
; -1.966 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.248 ns                 ;
; -1.958 ns                               ; spec.10                                                                                                                        ; EP4_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.256 ns                 ;
; -1.953 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.728 ns                 ;
; -1.952 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.729 ns                 ;
; -1.918 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.736 ns                 ;
; -1.918 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.736 ns                 ;
; -1.918 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.736 ns                 ;
; -1.917 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.737 ns                 ;
; -1.911 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.743 ns                 ;
; -1.909 ns                               ; Tx_q[11]                                                                                                                       ; Tx_q[12]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.745 ns                 ;
; -1.908 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.746 ns                 ;
; -1.906 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.748 ns                 ;
; -1.905 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.749 ns                 ;
; -1.875 ns                               ; Tx_q[0]                                                                                                                        ; Tx_q[1]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.779 ns                 ;
; -1.838 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[1]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.843 ns                 ;
; -1.838 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.349 ns                   ; 1.511 ns                 ;
; -1.834 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.331 ns                   ; 1.497 ns                 ;
; -1.825 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.314 ns                   ; 1.489 ns                 ;
; -1.821 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.317 ns                   ; 1.496 ns                 ;
; -1.815 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 1.579 ns                 ;
; -1.810 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.314 ns                   ; 1.504 ns                 ;
; -1.809 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 1.514 ns                 ;
; -1.797 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.344 ns                   ; 1.547 ns                 ;
; -1.795 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.530 ns                 ;
; -1.788 ns                               ; q[13]                                                                                                                          ; q[14]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.212 ns                   ; 1.424 ns                 ;
; -1.788 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.308 ns                   ; 1.520 ns                 ;
; -1.787 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 1.536 ns                 ;
; -1.786 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.100                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.681 ns                   ; 4.895 ns                 ;
; -1.786 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.335 ns                   ; 1.549 ns                 ;
; -1.784 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.339 ns                   ; 1.555 ns                 ;
; -1.755 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.899 ns                 ;
; -1.751 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.903 ns                 ;
; -1.750 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.904 ns                 ;
; -1.750 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.904 ns                 ;
; -1.747 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.907 ns                 ;
; -1.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.289 ns                   ; 1.543 ns                 ;
; -1.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.214 ns                   ; 1.468 ns                 ;
; -1.742 ns                               ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 0.912 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -7.542 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.277 ns                   ; 0.735 ns                 ;
; -7.540 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.277 ns                   ; 0.737 ns                 ;
; -7.536 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.277 ns                   ; 0.741 ns                 ;
; -7.281 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.278 ns                   ; 0.997 ns                 ;
; -7.238 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.276 ns                   ; 1.038 ns                 ;
; -7.209 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.279 ns                   ; 1.070 ns                 ;
; -7.200 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.279 ns                   ; 1.079 ns                 ;
; -7.052 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.279 ns                   ; 1.227 ns                 ;
; -6.890 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.275 ns                   ; 1.385 ns                 ;
; -6.868 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.279 ns                   ; 1.411 ns                 ;
; -6.808 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.278 ns                   ; 1.470 ns                 ;
; -6.769 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.238 ns                   ; 1.469 ns                 ;
; -6.761 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.247 ns                   ; 1.486 ns                 ;
; -6.641 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.255 ns                   ; 1.614 ns                 ;
; -6.629 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.255 ns                   ; 1.626 ns                 ;
; -6.535 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.282 ns                   ; 1.747 ns                 ;
; -6.498 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.255 ns                   ; 1.757 ns                 ;
; -6.491 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.282 ns                   ; 1.791 ns                 ;
; -6.480 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.282 ns                   ; 1.802 ns                 ;
; -6.462 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.279 ns                   ; 1.817 ns                 ;
; -6.415 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.246 ns                   ; 1.831 ns                 ;
; -6.403 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.238 ns                   ; 1.835 ns                 ;
; -6.089 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.286 ns                   ; 2.197 ns                 ;
; -6.061 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.290 ns                   ; 2.229 ns                 ;
; -5.876 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.237 ns                   ; 2.361 ns                 ;
; -5.489 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.286 ns                   ; 2.797 ns                 ;
; -5.489 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.471 ns                   ; 0.982 ns                 ;
; -5.300 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.245 ns                   ; 2.945 ns                 ;
; -4.007 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 1.156 ns                 ;
; -3.929 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 1.958 ns                 ;
; -3.843 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 2.044 ns                 ;
; -3.757 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 2.130 ns                 ;
; -3.742 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 2.145 ns                 ;
; -3.656 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 2.231 ns                 ;
; -3.570 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.887 ns                   ; 2.317 ns                 ;
; -2.774 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 3.750 ns                 ;
; -2.556 ns                               ; temp_Penny_power[8]                                                                                                            ; temp_Penny_power[8]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[9]                                                                                                            ; temp_Penny_power[9]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[7]                                                                                                            ; temp_Penny_power[7]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[6]                                                                                                            ; temp_Penny_power[6]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[10]                                                                                                           ; temp_Penny_power[10]                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[4]                                                                                                            ; temp_Penny_power[4]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_power[5]                                                                                                            ; temp_Penny_power[5]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_state.000                                                                                                             ; spectrum_state.000                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_state.011                                                                                                             ; spectrum_state.011                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.010                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[9]                                                                                                                    ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[11]                                                                                                                   ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[15]                                                                                                                   ; register[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.556 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.501 ns                 ;
; -2.492 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.735 ns                 ;
; -2.491 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.736 ns                 ;
; -2.490 ns                               ; spectrum[8]                                                                                                                    ; EP4_data[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.737 ns                 ;
; -2.489 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.738 ns                 ;
; -2.489 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.738 ns                 ;
; -2.489 ns                               ; spectrum[11]                                                                                                                   ; EP4_data[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.738 ns                 ;
; -2.484 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.743 ns                 ;
; -2.481 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.746 ns                 ;
; -2.426 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.01                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.465 ns                   ; 4.039 ns                 ;
; -2.426 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.10                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.465 ns                   ; 4.039 ns                 ;
; -2.349 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.000                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.175 ns                 ;
; -2.335 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.892 ns                 ;
; -2.335 ns                               ; spectrum[9]                                                                                                                    ; EP4_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.892 ns                 ;
; -2.335 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.892 ns                 ;
; -2.333 ns                               ; spectrum[1]                                                                                                                    ; EP4_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.894 ns                 ;
; -2.331 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.896 ns                 ;
; -2.329 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 0.898 ns                 ;
; -2.322 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.735 ns                 ;
; -2.321 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.736 ns                 ;
; -2.320 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.737 ns                 ;
; -2.314 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.000                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.743 ns                 ;
; -2.313 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.744 ns                 ;
; -2.312 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.745 ns                 ;
; -2.312 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.745 ns                 ;
; -2.310 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.747 ns                 ;
; -2.287 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.770 ns                 ;
; -2.285 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.011                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.772 ns                 ;
; -2.164 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.893 ns                 ;
; -2.162 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.895 ns                 ;
; -2.162 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.895 ns                 ;
; -2.162 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.895 ns                 ;
; -2.159 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.365 ns                 ;
; -2.159 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.898 ns                 ;
; -2.147 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.910 ns                 ;
; -2.145 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.912 ns                 ;
; -2.128 ns                               ; spectrum_state.001                                                                                                             ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.929 ns                 ;
; -2.091 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.056 ns                   ; 0.965 ns                 ;
; -2.062 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.160 ns                   ; 1.098 ns                 ;
; -2.060 ns                               ; spec.10                                                                                                                        ; spec.01                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 0.997 ns                 ;
; -2.036 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.227 ns                   ; 1.191 ns                 ;
; -1.996 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; state_PWM.00001_OTERM81                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; state_PWM.00000_OTERM79                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.996 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.501 ns                 ;
; -1.947 ns                               ; spectrum_state.001                                                                                                             ; bits[1]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.110 ns                 ;
; -1.924 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[15]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.026 ns                   ; 1.102 ns                 ;
; -1.908 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.149 ns                 ;
; -1.907 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.150 ns                 ;
; -1.882 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.175 ns                 ;
; -1.836 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.688 ns                 ;
; -1.833 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.224 ns                 ;
; -1.827 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.056 ns                   ; 1.229 ns                 ;
; -1.809 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.248 ns                 ;
; -1.801 ns                               ; spec.10                                                                                                                        ; EP4_data[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.256 ns                 ;
; -1.796 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.728 ns                 ;
; -1.795 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.729 ns                 ;
; -1.761 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.736 ns                 ;
; -1.761 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.736 ns                 ;
; -1.761 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.736 ns                 ;
; -1.760 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.737 ns                 ;
; -1.754 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.743 ns                 ;
; -1.752 ns                               ; Tx_q[11]                                                                                                                       ; Tx_q[12]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.745 ns                 ;
; -1.751 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.746 ns                 ;
; -1.749 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.748 ns                 ;
; -1.748 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.749 ns                 ;
; -1.718 ns                               ; Tx_q[0]                                                                                                                        ; Tx_q[1]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.779 ns                 ;
; -1.681 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[1]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.843 ns                 ;
; -1.681 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.192 ns                   ; 1.511 ns                 ;
; -1.677 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.174 ns                   ; 1.497 ns                 ;
; -1.668 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.157 ns                   ; 1.489 ns                 ;
; -1.664 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.160 ns                   ; 1.496 ns                 ;
; -1.658 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.237 ns                   ; 1.579 ns                 ;
; -1.653 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.157 ns                   ; 1.504 ns                 ;
; -1.652 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.166 ns                   ; 1.514 ns                 ;
; -1.640 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.187 ns                   ; 1.547 ns                 ;
; -1.638 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.168 ns                   ; 1.530 ns                 ;
; -1.631 ns                               ; q[13]                                                                                                                          ; q[14]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.055 ns                   ; 1.424 ns                 ;
; -1.631 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.151 ns                   ; 1.520 ns                 ;
; -1.630 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.166 ns                   ; 1.536 ns                 ;
; -1.629 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.100                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.524 ns                   ; 4.895 ns                 ;
; -1.629 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.178 ns                   ; 1.549 ns                 ;
; -1.627 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.182 ns                   ; 1.555 ns                 ;
; -1.598 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.899 ns                 ;
; -1.594 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.903 ns                 ;
; -1.593 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.904 ns                 ;
; -1.593 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.904 ns                 ;
; -1.590 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.907 ns                 ;
; -1.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.132 ns                   ; 1.543 ns                 ;
; -1.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.057 ns                   ; 1.468 ns                 ;
; -1.585 ns                               ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.497 ns                   ; 0.912 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -6.792 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.527 ns                   ; 0.735 ns                 ;
; -6.790 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.527 ns                   ; 0.737 ns                 ;
; -6.786 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.527 ns                   ; 0.741 ns                 ;
; -6.531 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.528 ns                   ; 0.997 ns                 ;
; -6.488 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.526 ns                   ; 1.038 ns                 ;
; -6.459 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.529 ns                   ; 1.070 ns                 ;
; -6.450 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.529 ns                   ; 1.079 ns                 ;
; -6.302 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.529 ns                   ; 1.227 ns                 ;
; -6.140 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.525 ns                   ; 1.385 ns                 ;
; -6.118 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.529 ns                   ; 1.411 ns                 ;
; -6.058 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.528 ns                   ; 1.470 ns                 ;
; -6.019 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.488 ns                   ; 1.469 ns                 ;
; -6.011 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.497 ns                   ; 1.486 ns                 ;
; -5.891 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.505 ns                   ; 1.614 ns                 ;
; -5.879 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.505 ns                   ; 1.626 ns                 ;
; -5.785 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.532 ns                   ; 1.747 ns                 ;
; -5.748 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.505 ns                   ; 1.757 ns                 ;
; -5.741 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.532 ns                   ; 1.791 ns                 ;
; -5.730 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.532 ns                   ; 1.802 ns                 ;
; -5.712 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.529 ns                   ; 1.817 ns                 ;
; -5.665 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.496 ns                   ; 1.831 ns                 ;
; -5.653 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.488 ns                   ; 1.835 ns                 ;
; -5.339 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.536 ns                   ; 2.197 ns                 ;
; -5.311 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.540 ns                   ; 2.229 ns                 ;
; -5.126 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.487 ns                   ; 2.361 ns                 ;
; -4.739 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.536 ns                   ; 2.797 ns                 ;
; -4.739 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.721 ns                   ; 0.982 ns                 ;
; -4.550 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.495 ns                   ; 2.945 ns                 ;
; -3.257 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.413 ns                   ; 1.156 ns                 ;
; -3.179 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 1.958 ns                 ;
; -3.093 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 2.044 ns                 ;
; -3.007 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 2.130 ns                 ;
; -2.992 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 2.145 ns                 ;
; -2.906 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 2.231 ns                 ;
; -2.820 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.137 ns                   ; 2.317 ns                 ;
; -2.024 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 3.750 ns                 ;
; -1.806 ns                               ; temp_Penny_power[8]                                                                                                            ; temp_Penny_power[8]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[9]                                                                                                            ; temp_Penny_power[9]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[7]                                                                                                            ; temp_Penny_power[7]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[6]                                                                                                            ; temp_Penny_power[6]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[10]                                                                                                           ; temp_Penny_power[10]                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[4]                                                                                                            ; temp_Penny_power[4]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_power[5]                                                                                                            ; temp_Penny_power[5]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_state.000                                                                                                             ; spectrum_state.000                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_state.011                                                                                                             ; spectrum_state.011                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.010                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[4]                                                                                                                    ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[9]                                                                                                                    ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[3]                                                                                                                    ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[11]                                                                                                                   ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[15]                                                                                                                   ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[7]                                                                                                                    ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[6]                                                                                                                    ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[1]                                                                                                                    ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.806 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.501 ns                 ;
; -1.742 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.735 ns                 ;
; -1.741 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.736 ns                 ;
; -1.740 ns                               ; spectrum[8]                                                                                                                    ; EP4_data[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.737 ns                 ;
; -1.739 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.738 ns                 ;
; -1.739 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.738 ns                 ;
; -1.739 ns                               ; spectrum[11]                                                                                                                   ; EP4_data[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.738 ns                 ;
; -1.734 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.743 ns                 ;
; -1.731 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.746 ns                 ;
; -1.676 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.01                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.715 ns                   ; 4.039 ns                 ;
; -1.676 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spec.10                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.715 ns                   ; 4.039 ns                 ;
; -1.599 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.000                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.175 ns                 ;
; -1.585 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.892 ns                 ;
; -1.585 ns                               ; spectrum[9]                                                                                                                    ; EP4_data[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.892 ns                 ;
; -1.585 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.892 ns                 ;
; -1.583 ns                               ; spectrum[1]                                                                                                                    ; EP4_data[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.894 ns                 ;
; -1.581 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.896 ns                 ;
; -1.579 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 0.898 ns                 ;
; -1.572 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.735 ns                 ;
; -1.571 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[11] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.736 ns                 ;
; -1.570 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.737 ns                 ;
; -1.564 ns                               ; spectrum_state.100                                                                                                             ; spectrum_state.000                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.743 ns                 ;
; -1.563 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10] ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.744 ns                 ;
; -1.562 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.745 ns                 ;
; -1.562 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.745 ns                 ;
; -1.560 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.747 ns                 ;
; -1.537 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.770 ns                 ;
; -1.535 ns                               ; spectrum_state.010                                                                                                             ; spectrum_state.011                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.772 ns                 ;
; -1.414 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.893 ns                 ;
; -1.412 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.895 ns                 ;
; -1.412 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.895 ns                 ;
; -1.412 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.895 ns                 ;
; -1.409 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.365 ns                 ;
; -1.409 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.898 ns                 ;
; -1.397 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.910 ns                 ;
; -1.395 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.912 ns                 ;
; -1.378 ns                               ; spectrum_state.001                                                                                                             ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.929 ns                 ;
; -1.341 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.306 ns                   ; 0.965 ns                 ;
; -1.312 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.410 ns                   ; 1.098 ns                 ;
; -1.310 ns                               ; spec.10                                                                                                                        ; spec.01                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 0.997 ns                 ;
; -1.286 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.477 ns                   ; 1.191 ns                 ;
; -1.246 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; state_PWM.00001_OTERM81                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; state_PWM.00000_OTERM79                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.246 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.501 ns                 ;
; -1.197 ns                               ; spectrum_state.001                                                                                                             ; bits[1]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.110 ns                 ;
; -1.174 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[15]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.276 ns                   ; 1.102 ns                 ;
; -1.158 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.149 ns                 ;
; -1.157 ns                               ; spectrum_state.010                                                                                                             ; spectrum_data[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.150 ns                 ;
; -1.132 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.175 ns                 ;
; -1.086 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.688 ns                 ;
; -1.083 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.224 ns                 ;
; -1.077 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.306 ns                   ; 1.229 ns                 ;
; -1.059 ns                               ; q[12]                                                                                                                          ; q[13]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.248 ns                 ;
; -1.051 ns                               ; spec.10                                                                                                                        ; EP4_data[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.256 ns                 ;
; -1.046 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.728 ns                 ;
; -1.045 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.729 ns                 ;
; -1.011 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.736 ns                 ;
; -1.011 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.736 ns                 ;
; -1.011 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.736 ns                 ;
; -1.010 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.737 ns                 ;
; -1.004 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.743 ns                 ;
; -1.002 ns                               ; Tx_q[11]                                                                                                                       ; Tx_q[12]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.745 ns                 ;
; -1.001 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.746 ns                 ;
; -0.999 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00000_OTERM79                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.748 ns                 ;
; -0.998 ns                               ; state_PWM.00000_OTERM73                                                                                                        ; state_PWM.00001_OTERM81                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.749 ns                 ;
; -0.968 ns                               ; Tx_q[0]                                                                                                                        ; Tx_q[1]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.779 ns                 ;
; -0.931 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[1]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.843 ns                 ;
; -0.931 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.442 ns                   ; 1.511 ns                 ;
; -0.927 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.424 ns                   ; 1.497 ns                 ;
; -0.918 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.407 ns                   ; 1.489 ns                 ;
; -0.914 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.410 ns                   ; 1.496 ns                 ;
; -0.908 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.487 ns                   ; 1.579 ns                 ;
; -0.903 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.407 ns                   ; 1.504 ns                 ;
; -0.902 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.416 ns                   ; 1.514 ns                 ;
; -0.890 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.437 ns                   ; 1.547 ns                 ;
; -0.888 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.418 ns                   ; 1.530 ns                 ;
; -0.881 ns                               ; q[13]                                                                                                                          ; q[14]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.305 ns                   ; 1.424 ns                 ;
; -0.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.401 ns                   ; 1.520 ns                 ;
; -0.880 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.416 ns                   ; 1.536 ns                 ;
; -0.879 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.100                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.774 ns                   ; 4.895 ns                 ;
; -0.879 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.428 ns                   ; 1.549 ns                 ;
; -0.877 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.432 ns                   ; 1.555 ns                 ;
; -0.848 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.899 ns                 ;
; -0.844 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.903 ns                 ;
; -0.843 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.904 ns                 ;
; -0.843 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.904 ns                 ;
; -0.840 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.907 ns                 ;
; -0.839 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.382 ns                   ; 1.543 ns                 ;
; -0.839 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.468 ns                 ;
; -0.835 ns                               ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.747 ns                   ; 0.912 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.765 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.767 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.397 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.399 ns                 ;
; 1.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 1.406 ns                 ;
; 1.474 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.571 ns                 ;
; 1.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.701 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.738 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.740 ns                 ;
; 1.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.777 ns                 ;
; 1.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.845 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.847 ns                 ;
; 1.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.875 ns                 ;
; 1.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.928 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.930 ns                 ;
; 1.953 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.955 ns                 ;
; 1.959 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.961 ns                 ;
; 1.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.001 ns                 ;
; 2.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.037 ns                 ;
; 2.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.087 ns                 ;
; 2.118 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.120 ns                 ;
; 2.143 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.145 ns                 ;
; 2.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.151 ns                 ;
; 2.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.217 ns                 ;
; 2.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.277 ns                 ;
; 2.332 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.334 ns                 ;
; 2.358 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.360 ns                 ;
; 2.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.407 ns                 ;
; 2.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.407 ns                 ;
; 2.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.407 ns                 ;
; 2.406 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.408 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.410 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.412 ns                 ;
; 2.410 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.412 ns                 ;
; 2.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.413 ns                 ;
; 2.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.414 ns                 ;
; 2.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.414 ns                 ;
; 2.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.414 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.435 ns                 ;
; 2.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.485 ns                 ;
; 2.582 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.584 ns                 ;
; 2.582 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.584 ns                 ;
; 2.583 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.585 ns                 ;
; 2.584 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.586 ns                 ;
; 2.584 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.586 ns                 ;
; 2.584 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.586 ns                 ;
; 2.595 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.597 ns                 ;
; 2.657 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.659 ns                 ;
; 2.657 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.659 ns                 ;
; 2.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.750 ns                 ;
; 2.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.789 ns                 ;
; 2.789 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.791 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.794 ns                 ;
; 2.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.796 ns                 ;
; 2.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.795 ns                 ;
; 2.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.811 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.815 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.815 ns                 ;
; 2.814 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.816 ns                 ;
; 2.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.817 ns                 ;
; 2.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.817 ns                 ;
; 2.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.817 ns                 ;
; 2.839 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.834 ns                 ;
; 2.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.836 ns                 ;
; 2.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.843 ns                 ;
; 2.846 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.841 ns                 ;
; 2.848 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.843 ns                 ;
; 2.853 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.855 ns                 ;
; 2.853 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.855 ns                 ;
; 2.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.856 ns                 ;
; 2.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.857 ns                 ;
; 2.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.857 ns                 ;
; 2.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.857 ns                 ;
; 2.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.869 ns                 ;
; 2.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.869 ns                 ;
; 2.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.883 ns                 ;
; 2.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.884 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.912 ns                 ;
; 2.964 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.966 ns                 ;
; 2.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.968 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.055 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.057 ns                 ;
; 3.055 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.057 ns                 ;
; 3.067 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.062 ns                 ;
; 3.087 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.089 ns                 ;
; 3.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.099 ns                 ;
; 3.106 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.101 ns                 ;
; 3.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.106 ns                 ;
; 3.136 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.131 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.148 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.179 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.179 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.184 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.188 ns                 ;
; 3.195 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.197 ns                 ;
; 3.197 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.199 ns                 ;
; 3.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.219 ns                 ;
; 3.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.225 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.227 ns                 ;
; 3.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.239 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.242 ns                 ;
; 3.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.246 ns                 ;
; 3.258 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.253 ns                 ;
; 3.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.268 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.271 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.289 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.322 ns                 ;
; 3.318 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.320 ns                 ;
; 3.358 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.360 ns                 ;
; 3.416 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.411 ns                 ;
; 3.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.413 ns                 ;
; 3.423 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.418 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.430 ns                 ;
; 3.485 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.480 ns                 ;
; 3.487 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.482 ns                 ;
; 3.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.487 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 3.510 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.511 ns                 ;
; 3.523 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.518 ns                 ;
; 3.538 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.533 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 3.536 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.552 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.552 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.552 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.552 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.448 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.450 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.695 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.697 ns                 ;
; 2.767 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.769 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.452 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.453 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
; 3.699 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.700 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 9.433 ns   ; FLAGC       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 9.289 ns   ; GPIO[18]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.031 ns   ; GPIO[21]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.818 ns   ; FLAGB       ; state_FX[3]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.698 ns   ; FLAGA       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.577 ns   ; GPIO[17]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.496 ns   ; GPIO[16]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.302 ns   ; FLAGA       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.296 ns   ; GPIO[22]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.292 ns   ; FLAGC       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.819 ns   ; GPIO[19]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.656 ns   ; FLAGB       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.613 ns   ; GPIO[20]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.581 ns   ; GPIO[23]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.220 ns   ; FLAGC       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.001 ns   ; FLAGB       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.001 ns   ; FLAGB       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.242 ns   ; MDOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 6.201 ns   ; FLAGB       ; Tx_read_clock_2                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.128 ns   ; DOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.904 ns   ; FLAGC       ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.703 ns   ; SPI_CS      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 5.639 ns   ; GPIO[22]    ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.583 ns   ; FLAGC       ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.505 ns   ; FLAGA       ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.193 ns   ; FLAGB       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.115 ns   ; GPIO[21]    ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.958 ns   ; FX2_FD[11]  ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.957 ns   ; FX2_FD[10]  ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.952 ns   ; FX2_FD[2]   ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.813 ns   ; FX2_FD[3]   ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.783 ns   ; FX2_FD[9]   ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.773 ns   ; FX2_FD[15]  ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.767 ns   ; FX2_FD[1]   ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.767 ns   ; FX2_FD[14]  ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.752 ns   ; FX2_FD[8]   ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.743 ns   ; MDOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.699 ns   ; FX2_FD[13]  ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.694 ns   ; FLAGC       ; q[4]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.694 ns   ; FLAGC       ; q[3]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.694 ns   ; FLAGC       ; q[8]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.692 ns   ; FX2_FD[12]  ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.664 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.648 ns   ; FX2_FD[4]   ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.630 ns   ; FX2_FD[5]   ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.629 ns   ; DOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.628 ns   ; FX2_FD[0]   ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.622 ns   ; FLAGC       ; register[8]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.611 ns   ; FLAGC       ; register[4]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.607 ns   ; FX2_FD[6]   ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.601 ns   ; FX2_FD[7]   ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.120 ns   ; PTT_in      ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.024 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.941 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[4]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[6]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[5]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[3]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[2]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[1]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.841 ns   ; FLAGC       ; loop_counter[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.785 ns   ; MDOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.706 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.690 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.671 ns   ; DOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.281 ns   ; MDOUT       ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 3.195 ns   ; FLAGC       ; q[4]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.195 ns   ; FLAGC       ; q[3]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.195 ns   ; FLAGC       ; q[8]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.167 ns   ; DOUT        ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 3.123 ns   ; FLAGC       ; register[8]                                             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.112 ns   ; FLAGC       ; register[4]                                             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.947 ns   ; FLAGC       ; Tx_aclr                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.704 ns   ; FLAGC       ; q[15]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.704 ns   ; FLAGC       ; q[14]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.647 ns   ; FLAGC       ; register[0]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.590 ns   ; FLAGC       ; register[2]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.431 ns   ; serno       ; temp_Penny_power[11]                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns   ; FLAGC       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns   ; FLAGC       ; q[1]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns   ; FLAGC       ; q[6]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns   ; FLAGC       ; q[2]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.361 ns   ; FLAGC       ; q[5]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.352 ns   ; FLAGC       ; q[9]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.352 ns   ; FLAGC       ; q[10]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[4]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[6]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[5]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[3]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[2]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[1]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; FLAGC       ; loop_counter[0]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.305 ns   ; FLAGC       ; register[15]                                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.305 ns   ; FLAGC       ; register[10]                                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.305 ns   ; FLAGC       ; register[9]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.257 ns   ; FLAGC       ; register[5]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.255 ns   ; FLAGC       ; register[1]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.237 ns   ; FLAGC       ; q[4]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.237 ns   ; FLAGC       ; q[3]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.237 ns   ; FLAGC       ; q[8]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.207 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.191 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.165 ns   ; FLAGC       ; register[8]                                             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.154 ns   ; FLAGC       ; register[4]                                             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.145 ns   ; CDOUT       ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.733 ns   ; FLAGC       ; q[4]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 1.733 ns   ; FLAGC       ; q[3]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 1.733 ns   ; FLAGC       ; q[8]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 1.687 ns   ; CDOUT_P     ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.661 ns   ; FLAGC       ; register[8]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 1.650 ns   ; FLAGC       ; register[4]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 1.553 ns   ; FLAGC       ; Tx_fifo_enable                                          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.516 ns   ; FLAGC       ; q[13]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.516 ns   ; FLAGC       ; q[11]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.516 ns   ; FLAGC       ; q[12]                                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.448 ns   ; FLAGC       ; Tx_aclr                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.445 ns   ; FLAGC       ; register[11]                                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.414 ns   ; spectrum_in ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[4]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[6]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[5]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[3]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[2]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[1]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.384 ns   ; FLAGC       ; loop_counter[0]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.205 ns   ; FLAGC       ; q[15]                                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.205 ns   ; FLAGC       ; q[14]                                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.148 ns   ; FLAGC       ; register[0]                                             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.109 ns   ; MCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.097 ns   ; FLAGC       ; q[7]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.091 ns   ; FLAGC       ; register[2]                                             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.077 ns   ; FLAGC       ; register[7]                                             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.058 ns   ; FLAGC       ; register[12]                                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.932 ns   ; serno       ; temp_Penny_power[11]                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[4]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[6]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[5]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[3]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[2]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[1]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.880 ns   ; FLAGC       ; loop_counter[0]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 0.862 ns   ; FLAGC       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.862 ns   ; FLAGC       ; q[1]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.862 ns   ; FLAGC       ; q[6]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.862 ns   ; FLAGC       ; q[2]                                                    ; PCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 26.619 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 26.528 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM87                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 26.156 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM95                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.856 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM97                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.772 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM101                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.730 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM83                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.726 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM99                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.429 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM93                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.304 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM85                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.858 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM91                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.226 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 23.135 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM87                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 23.018 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.927 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM87                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.763 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM95                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.555 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM95                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.463 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM97                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.379 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM101                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.337 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM83                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.333 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM99                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.255 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM97                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.171 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM101                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.129 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM83                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.125 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM99                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.036 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM93                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.911 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM85                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.846 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 21.828 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM93                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.703 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM85                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.676 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 21.585 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM87                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 21.465 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM91                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.447 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.415 ns  ; CC~reg0                                                                                                                         ; CC          ; IFCLK      ;
; N/A   ; None         ; 21.257 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM91                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.213 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM95                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.913 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM97                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.887 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 20.829 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM101                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.787 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM83                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.787 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 20.783 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM99                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.486 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM93                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 20.361 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM85                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM91                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.453 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 18.245 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 18.054 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.022 ns  ; CC~reg0                                                                                                                         ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.846 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.814 ns  ; CC~reg0                                                                                                                         ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 17.494 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.479 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 17.400 ns  ; got_sync                                                                                                                        ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 17.394 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.323 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 17.286 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.186 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.903 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.504 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.472 ns  ; CC~reg0                                                                                                                         ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 15.944 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.844 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.269 ns  ; conf[1]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.131 ns  ; conf[0]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.067 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.255 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.086 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.930 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.878 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.722 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.061 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.054 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 12.989 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.741 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.561 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.536 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.421 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.380 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.297 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.249 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.164 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.152 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.137 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.090 ns  ; SLEN_2                                                                                                                          ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.938 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.818 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.803 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.743 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.740 ns  ; SLEN_2                                                                                                                          ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.618 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 11.595 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.459 ns  ; SLEN_2                                                                                                                          ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.393 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.379 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.372 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.342 ns  ; SLEN_2                                                                                                                          ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.326 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.279 ns  ; SLEN_2                                                                                                                          ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.249 ns  ; SLEN_2                                                                                                                          ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.182 ns  ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.158 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.146 ns  ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.143 ns  ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.129 ns  ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.071 ns  ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.057 ns  ; SLEN_2                                                                                                                          ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.047 ns  ; SLEN_2                                                                                                                          ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.027 ns  ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.013 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.980 ns  ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.946 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.885 ns  ; SLEN_2                                                                                                                          ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.882 ns  ; SLEN_2                                                                                                                          ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.867 ns  ; SLEN_2                                                                                                                          ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.853 ns  ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.843 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                          ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 10.837 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.833 ns  ; SLEN_2                                                                                                                          ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.811 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.796 ns  ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.784 ns  ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.753 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.750 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.743 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.691 ns  ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.653 ns  ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.640 ns  ; SLEN_2                                                                                                                          ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.617 ns  ; SLEN_2                                                                                                                          ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.590 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.583 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.578 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.478 ns  ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.461 ns  ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.460 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.402 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.327 ns  ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 10.309 ns  ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.307 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 10.302 ns  ; SLEN_2                                                                                                                          ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.281 ns  ; SLEN_2                                                                                                                          ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.172 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 10.115 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 10.082 ns  ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 10.037 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 10.016 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 9.925 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.881 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.820 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.793 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.743 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 9.529 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.516 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.424 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                          ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.394 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                          ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 9.144 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                          ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.783 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.522 ns   ; FIFO_ADR[0]~reg0                                                                                                                ; FIFO_ADR[0] ; IFCLK      ;
; N/A   ; None         ; 8.466 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.172 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                         ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.986 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.373 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                              ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To         ;
+-------+-------------------+-----------------+------------+------------+
; N/A   ; None              ; 12.185 ns       ; MCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 11.589 ns       ; SDOBACK    ; FX2_PE1    ;
; N/A   ; None              ; 11.558 ns       ; FLAGB      ; full       ;
; N/A   ; None              ; 11.334 ns       ; FX2_PE0    ; TDO        ;
; N/A   ; None              ; 11.227 ns       ; PCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 11.159 ns       ; FX2_PE3    ; TMS        ;
; N/A   ; None              ; 10.893 ns       ; FX2_PE2    ; TCK        ;
; N/A   ; None              ; 10.462 ns       ; FLAGC      ; DEBUG_LED1 ;
; N/A   ; None              ; 9.728 ns        ; CLK_12MHZ  ; CLK_MCLK   ;
; N/A   ; None              ; 7.925 ns        ; IFCLK      ; CLK_48MHZ  ;
+-------+-------------------+-----------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                     ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+------------------------+------------+
; N/A                                     ; None                                                ; 9.338 ns  ; serno        ; temp_Merc_serialno[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.301 ns  ; serno        ; temp_Merc_serialno[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.300 ns  ; serno        ; temp_Penny_power[7]    ; IFCLK      ;
; N/A                                     ; None                                                ; 9.299 ns  ; serno        ; temp_Merc_serialno[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.888 ns  ; serno        ; temp_Merc_serialno[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.887 ns  ; serno        ; temp_Merc_serialno[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.875 ns  ; serno        ; temp_Merc_serialno[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.841 ns  ; ADC_OVERLOAD ; Tx_control_1[0]        ; IFCLK      ;
; N/A                                     ; None                                                ; 8.743 ns  ; spectrum_in  ; spectrum_data[6]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.715 ns  ; spectrum_in  ; spectrum_data[8]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.715 ns  ; spectrum_in  ; spectrum_data[5]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.675 ns  ; spectrum_in  ; spectrum_data[14]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.674 ns  ; spectrum_in  ; spectrum_data[11]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.669 ns  ; spectrum_in  ; spectrum_data[13]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.669 ns  ; spectrum_in  ; spectrum_data[10]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.668 ns  ; spectrum_in  ; spectrum_data[2]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.667 ns  ; spectrum_in  ; spectrum_data[12]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.600 ns  ; serno        ; temp_Penny_power[9]    ; IFCLK      ;
; N/A                                     ; None                                                ; 8.518 ns  ; serno        ; temp_Merc_serialno[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.512 ns  ; serno        ; temp_Penny_serialno[6] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.510 ns  ; serno        ; temp_Penny_serialno[5] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.508 ns  ; serno        ; temp_Penny_serialno[7] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.507 ns  ; serno        ; temp_Penny_serialno[1] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.369 ns  ; spectrum_in  ; spectrum_data[0]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.237 ns  ; spectrum_in  ; spectrum_data[4]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.232 ns  ; FLAGC        ; register[6]            ; IFCLK      ;
; N/A                                     ; None                                                ; 8.217 ns  ; serno        ; temp_Penny_power[10]   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.216 ns  ; serno        ; temp_Penny_power[4]    ; IFCLK      ;
; N/A                                     ; None                                                ; 8.196 ns  ; FLAGC        ; register[14]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.195 ns  ; FLAGC        ; register[3]            ; IFCLK      ;
; N/A                                     ; None                                                ; 8.163 ns  ; serno        ; temp_Penny_power[5]    ; IFCLK      ;
; N/A                                     ; None                                                ; 8.085 ns  ; serno        ; temp_Penny_serialno[3] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.078 ns  ; serno        ; temp_Penny_serialno[2] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.076 ns  ; serno        ; temp_Penny_serialno[0] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.062 ns  ; serno        ; temp_Penny_serialno[4] ; IFCLK      ;
; N/A                                     ; None                                                ; 8.061 ns  ; serno        ; temp_Merc_serialno[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.028 ns  ; spectrum_in  ; spectrum_data[15]      ; IFCLK      ;
; N/A                                     ; None                                                ; 8.026 ns  ; spectrum_in  ; spectrum_data[9]       ; IFCLK      ;
; N/A                                     ; None                                                ; 8.025 ns  ; spectrum_in  ; spectrum_data[3]       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.969 ns  ; spectrum_in  ; spectrum_data[1]       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.886 ns  ; FLAGB        ; spec.10                ; IFCLK      ;
; N/A                                     ; None                                                ; 7.798 ns  ; serno        ; temp_Penny_power[6]    ; IFCLK      ;
; N/A                                     ; None                                                ; 7.788 ns  ; FLAGC        ; register[13]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.733 ns  ; serno        ; temp_Penny_power[8]    ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; AD_state[3]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[4]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[6]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[5]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[3]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[2]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[1]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.642 ns  ; FLAGC        ; loop_counter[0]        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[6]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[4]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[2]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[5]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[1]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.591 ns  ; FLAGC        ; AD_state[0]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.363 ns  ; FLAGC        ; register[12]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.344 ns  ; FLAGC        ; register[7]            ; IFCLK      ;
; N/A                                     ; None                                                ; 7.324 ns  ; FLAGC        ; q[7]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 7.007 ns  ; spectrum_in  ; spectrum_data[7]       ; IFCLK      ;
; N/A                                     ; None                                                ; 6.976 ns  ; FLAGC        ; register[11]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.905 ns  ; FLAGC        ; q[13]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 6.905 ns  ; FLAGC        ; q[11]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 6.905 ns  ; FLAGC        ; q[12]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 6.868 ns  ; FLAGC        ; Tx_fifo_enable         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.174 ns  ; CDOUT_P      ; Tx_q[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.166 ns  ; FLAGC        ; register[1]            ; IFCLK      ;
; N/A                                     ; None                                                ; 6.164 ns  ; FLAGC        ; register[5]            ; IFCLK      ;
; N/A                                     ; None                                                ; 6.116 ns  ; FLAGC        ; register[15]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.116 ns  ; FLAGC        ; register[10]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.116 ns  ; FLAGC        ; register[9]            ; IFCLK      ;
; N/A                                     ; None                                                ; 6.069 ns  ; FLAGC        ; q[9]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.069 ns  ; FLAGC        ; q[10]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 6.060 ns  ; FLAGC        ; q[0]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.060 ns  ; FLAGC        ; q[1]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.060 ns  ; FLAGC        ; q[6]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.060 ns  ; FLAGC        ; q[2]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 6.060 ns  ; FLAGC        ; q[5]                   ; IFCLK      ;
; N/A                                     ; None                                                ; 5.990 ns  ; serno        ; temp_Penny_power[11]   ; IFCLK      ;
; N/A                                     ; None                                                ; 5.945 ns  ; serno        ; temp_Merc_serialno[1]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.908 ns  ; serno        ; temp_Merc_serialno[6]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.907 ns  ; serno        ; temp_Penny_power[7]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.906 ns  ; serno        ; temp_Merc_serialno[2]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.831 ns  ; FLAGC        ; register[2]            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.774 ns  ; FLAGC        ; register[0]            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.737 ns  ; serno        ; temp_Merc_serialno[1]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.717 ns  ; FLAGC        ; q[15]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 5.717 ns  ; FLAGC        ; q[14]                  ; IFCLK      ;
; N/A                                     ; None                                                ; 5.716 ns  ; CDOUT        ; Tx_q[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.700 ns  ; serno        ; temp_Merc_serialno[6]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.699 ns  ; serno        ; temp_Penny_power[7]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.698 ns  ; serno        ; temp_Merc_serialno[2]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.495 ns  ; serno        ; temp_Merc_serialno[7]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.494 ns  ; serno        ; temp_Merc_serialno[3]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.482 ns  ; serno        ; temp_Merc_serialno[5]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.474 ns  ; FLAGC        ; Tx_aclr                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.448 ns  ; ADC_OVERLOAD ; Tx_control_1[0]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.350 ns  ; spectrum_in  ; spectrum_data[6]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.322 ns  ; spectrum_in  ; spectrum_data[8]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.322 ns  ; spectrum_in  ; spectrum_data[5]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.287 ns  ; serno        ; temp_Merc_serialno[7]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.286 ns  ; serno        ; temp_Merc_serialno[3]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.282 ns  ; spectrum_in  ; spectrum_data[14]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.281 ns  ; spectrum_in  ; spectrum_data[11]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.276 ns  ; spectrum_in  ; spectrum_data[13]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.276 ns  ; spectrum_in  ; spectrum_data[10]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.275 ns  ; spectrum_in  ; spectrum_data[2]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.274 ns  ; serno        ; temp_Merc_serialno[5]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.274 ns  ; spectrum_in  ; spectrum_data[12]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.240 ns  ; ADC_OVERLOAD ; Tx_control_1[0]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.207 ns  ; serno        ; temp_Penny_power[9]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.142 ns  ; spectrum_in  ; spectrum_data[6]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.125 ns  ; serno        ; temp_Merc_serialno[0]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.119 ns  ; serno        ; temp_Penny_serialno[6] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.117 ns  ; serno        ; temp_Penny_serialno[5] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.115 ns  ; serno        ; temp_Penny_serialno[7] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.114 ns  ; serno        ; temp_Penny_serialno[1] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.114 ns  ; spectrum_in  ; spectrum_data[8]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.114 ns  ; spectrum_in  ; spectrum_data[5]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.074 ns  ; spectrum_in  ; spectrum_data[14]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.073 ns  ; spectrum_in  ; spectrum_data[11]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.068 ns  ; spectrum_in  ; spectrum_data[13]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.068 ns  ; spectrum_in  ; spectrum_data[10]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.067 ns  ; spectrum_in  ; spectrum_data[2]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.066 ns  ; spectrum_in  ; spectrum_data[12]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.999 ns  ; serno        ; temp_Penny_power[9]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.976 ns  ; spectrum_in  ; spectrum_data[0]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.917 ns  ; serno        ; temp_Merc_serialno[0]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.911 ns  ; serno        ; temp_Penny_serialno[6] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.909 ns  ; serno        ; temp_Penny_serialno[5] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.907 ns  ; serno        ; temp_Penny_serialno[7] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.906 ns  ; serno        ; temp_Penny_serialno[1] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.844 ns  ; spectrum_in  ; spectrum_data[4]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.839 ns  ; FLAGC        ; register[6]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.824 ns  ; serno        ; temp_Penny_power[10]   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.823 ns  ; serno        ; temp_Penny_power[4]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.803 ns  ; FLAGC        ; register[14]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.802 ns  ; FLAGC        ; register[3]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.770 ns  ; serno        ; temp_Penny_power[5]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.768 ns  ; spectrum_in  ; spectrum_data[0]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.692 ns  ; serno        ; temp_Penny_serialno[3] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.685 ns  ; serno        ; temp_Penny_serialno[2] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.683 ns  ; serno        ; temp_Penny_serialno[0] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.669 ns  ; serno        ; temp_Penny_serialno[4] ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.668 ns  ; serno        ; temp_Merc_serialno[4]  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.636 ns  ; spectrum_in  ; spectrum_data[4]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.635 ns  ; spectrum_in  ; spectrum_data[15]      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.633 ns  ; spectrum_in  ; spectrum_data[9]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.632 ns  ; spectrum_in  ; spectrum_data[3]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.631 ns  ; FLAGC        ; register[6]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.616 ns  ; serno        ; temp_Penny_power[10]   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.615 ns  ; serno        ; temp_Penny_power[4]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.595 ns  ; FLAGC        ; register[14]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.594 ns  ; FLAGC        ; register[3]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.576 ns  ; spectrum_in  ; spectrum_data[1]       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.562 ns  ; serno        ; temp_Penny_power[5]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.493 ns  ; FLAGB        ; spec.10                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.484 ns  ; serno        ; temp_Penny_serialno[3] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.477 ns  ; serno        ; temp_Penny_serialno[2] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.475 ns  ; serno        ; temp_Penny_serialno[0] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.461 ns  ; serno        ; temp_Penny_serialno[4] ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.460 ns  ; serno        ; temp_Merc_serialno[4]  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.427 ns  ; spectrum_in  ; spectrum_data[15]      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.425 ns  ; spectrum_in  ; spectrum_data[9]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.424 ns  ; spectrum_in  ; spectrum_data[3]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.405 ns  ; serno        ; temp_Penny_power[6]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.395 ns  ; serno        ; temp_Merc_serialno[1]  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.395 ns  ; FLAGC        ; register[13]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.368 ns  ; spectrum_in  ; spectrum_data[1]       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.358 ns  ; serno        ; temp_Merc_serialno[6]  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.357 ns  ; serno        ; temp_Penny_power[7]    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.356 ns  ; serno        ; temp_Merc_serialno[2]  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.340 ns  ; serno        ; temp_Penny_power[8]    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.285 ns  ; FLAGB        ; spec.10                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; AD_state[3]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[4]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[6]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[5]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[3]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[2]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[1]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.249 ns  ; FLAGC        ; loop_counter[0]        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[6]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[4]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[2]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[5]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[1]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.198 ns  ; FLAGC        ; AD_state[0]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.197 ns  ; serno        ; temp_Penny_power[6]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.187 ns  ; FLAGC        ; register[13]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.132 ns  ; serno        ; temp_Penny_power[8]    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; AD_state[3]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[4]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[6]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[5]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[3]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[2]        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.041 ns  ; FLAGC        ; loop_counter[1]        ; PCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                        ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Feb 01 16:15:11 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -1.159 ns for clock "IFCLK" between source register "Penny_power[5]" and destination register "Tx_control_4[1]"
    Info: Fmax is 43.19 MHz (period= 23.152 ns)
    Info: + Largest register to register requirement is -0.261 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -10.414 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.921 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.085 ns) + CELL(0.970 ns) = 4.185 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 5.159 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.090 ns) + CELL(0.206 ns) = 6.455 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.478 ns) + CELL(0.650 ns) = 8.583 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 9.341 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.914 ns) + CELL(0.666 ns) = 10.921 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
                Info: Total cell delay = 3.828 ns ( 35.05 % )
                Info: Total interconnect delay = 7.093 ns ( 64.95 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 21.335 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.017 ns) + CELL(0.970 ns) = 4.117 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.134 ns) + CELL(0.970 ns) = 6.221 ns; Loc. = LCFF_X32_Y13_N3; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.461 ns) + CELL(0.589 ns) = 7.271 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.841 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.373 ns) + CELL(0.577 ns) = 8.791 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.378 ns) + CELL(0.624 ns) = 9.793 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 11.089 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.351 ns) + CELL(0.970 ns) = 12.410 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 10: + IC(0.743 ns) + CELL(0.624 ns) = 13.777 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.758 ns) + CELL(0.000 ns) = 14.535 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.879 ns) + CELL(0.970 ns) = 16.384 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(1.080 ns) + CELL(0.206 ns) = 17.670 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.366 ns) + CELL(0.206 ns) = 18.242 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.386 ns) + CELL(0.370 ns) = 18.998 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.757 ns) + CELL(0.000 ns) = 19.755 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.914 ns) + CELL(0.666 ns) = 21.335 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
                Info: Total cell delay = 9.284 ns ( 43.52 % )
                Info: Total interconnect delay = 12.051 ns ( 56.48 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
        Info: 2: + IC(0.438 ns) + CELL(0.460 ns) = 0.898 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
        Info: Total cell delay = 0.460 ns ( 51.22 % )
        Info: Total interconnect delay = 0.438 ns ( 48.78 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 8 path(s). See Report window for details.
Info: Slack time is 31.096 ns for clock "CLK_12MHZ" between source register "Penny_power[5]" and destination register "Tx_control_4[1]"
    Info: Fmax is 52.12 MHz (period= 19.188 ns)
    Info: + Largest register to register requirement is 31.994 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -8.432 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.960 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.858 ns) + CELL(0.651 ns) = 3.494 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.478 ns) + CELL(0.650 ns) = 5.622 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 6.380 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.914 ns) + CELL(0.666 ns) = 7.960 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
                Info: Total cell delay = 2.952 ns ( 37.09 % )
                Info: Total interconnect delay = 5.008 ns ( 62.91 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 16.392 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.623 ns) = 4.682 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.094 ns) + CELL(0.370 ns) = 6.146 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.351 ns) + CELL(0.970 ns) = 7.467 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.743 ns) + CELL(0.624 ns) = 8.834 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.758 ns) + CELL(0.000 ns) = 9.592 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 11.441 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 9: + IC(1.080 ns) + CELL(0.206 ns) = 12.727 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 10: + IC(0.366 ns) + CELL(0.206 ns) = 13.299 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 11: + IC(0.386 ns) + CELL(0.370 ns) = 14.055 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 12: + IC(0.757 ns) + CELL(0.000 ns) = 14.812 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.914 ns) + CELL(0.666 ns) = 16.392 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
                Info: Total cell delay = 6.960 ns ( 42.46 % )
                Info: Total interconnect delay = 9.432 ns ( 57.54 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
        Info: 2: + IC(0.438 ns) + CELL(0.460 ns) = 0.898 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
        Info: Total cell delay = 0.460 ns ( 51.22 % )
        Info: Total interconnect delay = 0.438 ns ( 48.78 % )
Info: Slack time is 30.563 ns for clock "PCLK_12MHZ" between source register "Penny_power[5]" and destination register "Tx_control_4[1]"
    Info: Fmax is 52.98 MHz (period= 18.874 ns)
    Info: + Largest register to register requirement is 31.461 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -8.275 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 9.459 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.330 ns) + CELL(0.370 ns) = 2.695 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 3.697 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.090 ns) + CELL(0.206 ns) = 4.993 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.478 ns) + CELL(0.650 ns) = 7.121 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 7.879 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.914 ns) + CELL(0.666 ns) = 9.459 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
                Info: Total cell delay = 3.511 ns ( 37.12 % )
                Info: Total interconnect delay = 5.948 ns ( 62.88 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 17.734 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.286 ns) + CELL(0.970 ns) = 3.251 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.743 ns) + CELL(0.624 ns) = 4.618 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 5.190 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.378 ns) + CELL(0.624 ns) = 6.192 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.090 ns) + CELL(0.206 ns) = 7.488 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.351 ns) + CELL(0.970 ns) = 8.809 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.743 ns) + CELL(0.624 ns) = 10.176 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 9: + IC(0.758 ns) + CELL(0.000 ns) = 10.934 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.783 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 11: + IC(1.080 ns) + CELL(0.206 ns) = 14.069 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 12: + IC(0.366 ns) + CELL(0.206 ns) = 14.641 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 13: + IC(0.386 ns) + CELL(0.370 ns) = 15.397 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 14: + IC(0.757 ns) + CELL(0.000 ns) = 16.154 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.914 ns) + CELL(0.666 ns) = 17.734 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
                Info: Total cell delay = 7.637 ns ( 43.06 % )
                Info: Total interconnect delay = 10.097 ns ( 56.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
        Info: 2: + IC(0.438 ns) + CELL(0.460 ns) = 0.898 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
        Info: Total cell delay = 0.460 ns ( 51.22 % )
        Info: Total interconnect delay = 0.438 ns ( 48.78 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 1.73 ns for clock "MCLK_12MHZ" between source register "Penny_power[5]" and destination register "Tx_control_4[1]"
    Info: Fmax is 57.56 MHz (period= 17.374 ns)
    Info: + Largest register to register requirement is 2.628 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -7.525 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 10.417 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.366 ns) = 2.703 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.373 ns) + CELL(0.577 ns) = 3.653 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.378 ns) + CELL(0.624 ns) = 4.655 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.090 ns) + CELL(0.206 ns) = 5.951 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.478 ns) + CELL(0.650 ns) = 8.079 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.758 ns) + CELL(0.000 ns) = 8.837 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 10.417 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
                Info: Total cell delay = 4.084 ns ( 39.21 % )
                Info: Total interconnect delay = 6.333 ns ( 60.79 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 17.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.276 ns) + CELL(0.970 ns) = 3.241 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 3.878 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.373 ns) + CELL(0.577 ns) = 5.398 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 6.400 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 7.696 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.351 ns) + CELL(0.970 ns) = 9.017 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.743 ns) + CELL(0.624 ns) = 10.384 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.758 ns) + CELL(0.000 ns) = 11.142 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.970 ns) = 12.991 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(1.080 ns) + CELL(0.206 ns) = 14.277 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.366 ns) + CELL(0.206 ns) = 14.849 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.386 ns) + CELL(0.370 ns) = 15.605 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.757 ns) + CELL(0.000 ns) = 16.362 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.914 ns) + CELL(0.666 ns) = 17.942 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
                Info: Total cell delay = 7.796 ns ( 43.45 % )
                Info: Total interconnect delay = 10.146 ns ( 56.55 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 1; REG Node = 'Penny_power[5]'
        Info: 2: + IC(0.438 ns) + CELL(0.460 ns) = 0.898 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 1; REG Node = 'Tx_control_4[1]'
        Info: Total cell delay = 0.460 ns ( 51.22 % )
        Info: Total interconnect delay = 0.438 ns ( 48.78 % )
Info: Slack time is 15.69 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: Fmax is 194.44 MHz (period= 5.143 ns)
    Info: + Largest register to register requirement is 20.562 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.007 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.270 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.67 % )
                Info: Total interconnect delay = 1.270 ns ( 43.33 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 56.54 % )
                Info: Total interconnect delay = 1.277 ns ( 43.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N13; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(1.175 ns) + CELL(0.614 ns) = 1.789 ns; Loc. = LCCOMB_X5_Y14_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector7~224'
        Info: 3: + IC(1.019 ns) + CELL(0.589 ns) = 3.397 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector7~225'
        Info: 4: + IC(1.015 ns) + CELL(0.460 ns) = 4.872 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 1.663 ns ( 34.13 % )
        Info: Total interconnect delay = 3.209 ns ( 65.87 % )
Info: Slack time is 16.868 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 252.21 MHz (period= 3.965 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.438 ns) + CELL(0.202 ns) = 0.640 ns; Loc. = LCCOMB_X5_Y14_N26; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.212 ns; Loc. = LCCOMB_X5_Y14_N6; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(1.633 ns) + CELL(0.855 ns) = 3.700 ns; Loc. = LCFF_X4_Y14_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.263 ns ( 34.14 % )
        Info: Total interconnect delay = 2.437 ns ( 65.86 % )
Info: Minimum slack time is -9.681 ns for clock "IFCLK" between source register "temp_Merc_serialno[1]" and destination register "Merc_serialno[1]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 10.416 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 10.414 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 21.324 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.017 ns) + CELL(0.970 ns) = 4.117 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.134 ns) + CELL(0.970 ns) = 6.221 ns; Loc. = LCFF_X32_Y13_N3; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.461 ns) + CELL(0.589 ns) = 7.271 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.841 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.373 ns) + CELL(0.577 ns) = 8.791 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.378 ns) + CELL(0.624 ns) = 9.793 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 11.089 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.351 ns) + CELL(0.970 ns) = 12.410 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 10: + IC(0.743 ns) + CELL(0.624 ns) = 13.777 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.758 ns) + CELL(0.000 ns) = 14.535 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.879 ns) + CELL(0.970 ns) = 16.384 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(1.080 ns) + CELL(0.206 ns) = 17.670 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.366 ns) + CELL(0.206 ns) = 18.242 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.386 ns) + CELL(0.370 ns) = 18.998 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.757 ns) + CELL(0.000 ns) = 19.755 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.903 ns) + CELL(0.666 ns) = 21.324 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
                Info: Total cell delay = 9.284 ns ( 43.54 % )
                Info: Total interconnect delay = 12.040 ns ( 56.46 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.910 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.085 ns) + CELL(0.970 ns) = 4.185 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 5.159 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.090 ns) + CELL(0.206 ns) = 6.455 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.478 ns) + CELL(0.650 ns) = 8.583 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 9.341 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.903 ns) + CELL(0.666 ns) = 10.910 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
                Info: Total cell delay = 3.828 ns ( 35.09 % )
                Info: Total interconnect delay = 7.082 ns ( 64.91 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 1022 path(s). See Report window for details.
Info: Minimum slack time is -7.699 ns for clock "CLK_12MHZ" between source register "temp_Merc_serialno[1]" and destination register "Merc_serialno[1]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 8.434 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.432 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 16.381 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.623 ns) = 4.682 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.094 ns) + CELL(0.370 ns) = 6.146 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.351 ns) + CELL(0.970 ns) = 7.467 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.743 ns) + CELL(0.624 ns) = 8.834 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.758 ns) + CELL(0.000 ns) = 9.592 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 11.441 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 9: + IC(1.080 ns) + CELL(0.206 ns) = 12.727 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 10: + IC(0.366 ns) + CELL(0.206 ns) = 13.299 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 11: + IC(0.386 ns) + CELL(0.370 ns) = 14.055 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 12: + IC(0.757 ns) + CELL(0.000 ns) = 14.812 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.903 ns) + CELL(0.666 ns) = 16.381 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
                Info: Total cell delay = 6.960 ns ( 42.49 % )
                Info: Total interconnect delay = 9.421 ns ( 57.51 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.949 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.858 ns) + CELL(0.651 ns) = 3.494 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.478 ns) + CELL(0.650 ns) = 5.622 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 6.380 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.903 ns) + CELL(0.666 ns) = 7.949 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
                Info: Total cell delay = 2.952 ns ( 37.14 % )
                Info: Total interconnect delay = 4.997 ns ( 62.86 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 605 path(s). See Report window for details.
Info: Minimum slack time is -7.542 ns for clock "PCLK_12MHZ" between source register "temp_Merc_serialno[1]" and destination register "Merc_serialno[1]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 8.277 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.275 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 17.723 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.286 ns) + CELL(0.970 ns) = 3.251 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.743 ns) + CELL(0.624 ns) = 4.618 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 5.190 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.378 ns) + CELL(0.624 ns) = 6.192 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.090 ns) + CELL(0.206 ns) = 7.488 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.351 ns) + CELL(0.970 ns) = 8.809 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.743 ns) + CELL(0.624 ns) = 10.176 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 9: + IC(0.758 ns) + CELL(0.000 ns) = 10.934 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.783 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 11: + IC(1.080 ns) + CELL(0.206 ns) = 14.069 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 12: + IC(0.366 ns) + CELL(0.206 ns) = 14.641 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 13: + IC(0.386 ns) + CELL(0.370 ns) = 15.397 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 14: + IC(0.757 ns) + CELL(0.000 ns) = 16.154 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.903 ns) + CELL(0.666 ns) = 17.723 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
                Info: Total cell delay = 7.637 ns ( 43.09 % )
                Info: Total interconnect delay = 10.086 ns ( 56.91 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 9.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.330 ns) + CELL(0.370 ns) = 2.695 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 3.697 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.090 ns) + CELL(0.206 ns) = 4.993 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.478 ns) + CELL(0.650 ns) = 7.121 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.758 ns) + CELL(0.000 ns) = 7.879 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.903 ns) + CELL(0.666 ns) = 9.448 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
                Info: Total cell delay = 3.511 ns ( 37.16 % )
                Info: Total interconnect delay = 5.937 ns ( 62.84 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 579 path(s). See Report window for details.
Info: Minimum slack time is -6.792 ns for clock "MCLK_12MHZ" between source register "temp_Merc_serialno[1]" and destination register "Merc_serialno[1]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 7.527 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.525 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 17.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.276 ns) + CELL(0.970 ns) = 3.241 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 3.878 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.373 ns) + CELL(0.577 ns) = 5.398 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 6.400 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.090 ns) + CELL(0.206 ns) = 7.696 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.351 ns) + CELL(0.970 ns) = 9.017 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.743 ns) + CELL(0.624 ns) = 10.384 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.758 ns) + CELL(0.000 ns) = 11.142 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.970 ns) = 12.991 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(1.080 ns) + CELL(0.206 ns) = 14.277 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.366 ns) + CELL(0.206 ns) = 14.849 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.386 ns) + CELL(0.370 ns) = 15.605 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.757 ns) + CELL(0.000 ns) = 16.362 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.903 ns) + CELL(0.666 ns) = 17.931 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[1]'
                Info: Total cell delay = 7.796 ns ( 43.48 % )
                Info: Total interconnect delay = 10.135 ns ( 56.52 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 10.406 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.366 ns) = 2.703 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.373 ns) + CELL(0.577 ns) = 3.653 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.378 ns) + CELL(0.624 ns) = 4.655 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.090 ns) + CELL(0.206 ns) = 5.951 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.478 ns) + CELL(0.650 ns) = 8.079 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.758 ns) + CELL(0.000 ns) = 8.837 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.903 ns) + CELL(0.666 ns) = 10.406 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
                Info: Total cell delay = 4.084 ns ( 39.25 % )
                Info: Total interconnect delay = 6.322 ns ( 60.75 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 342 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.270 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.67 % )
                Info: Total interconnect delay = 1.270 ns ( 43.33 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.270 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.67 % )
                Info: Total interconnect delay = 1.270 ns ( 43.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 2.448 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: + Shortest register to register delay is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y14_N26; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 0.965 ns; Loc. = LCCOMB_X5_Y14_N0; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.630 ns) + CELL(0.855 ns) = 2.450 ns; Loc. = LCFF_X5_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.454 ns ( 59.35 % )
        Info: Total interconnect delay = 0.996 ns ( 40.65 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "state_FX[2]" (data pin = "FLAGC", clock pin = "IFCLK") is 9.433 ns
    Info: + Longest pin to register delay is 12.282 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 56; PIN Node = 'FLAGC'
        Info: 2: + IC(6.699 ns) + CELL(0.544 ns) = 8.248 ns; Loc. = LCCOMB_X10_Y9_N24; Fanout = 1; COMB Node = 'Mux3~214'
        Info: 3: + IC(0.667 ns) + CELL(0.624 ns) = 9.539 ns; Loc. = LCCOMB_X9_Y9_N22; Fanout = 1; COMB Node = 'Mux2~638'
        Info: 4: + IC(0.660 ns) + CELL(0.206 ns) = 10.405 ns; Loc. = LCCOMB_X8_Y9_N14; Fanout = 1; COMB Node = 'Mux2~640'
        Info: 5: + IC(1.118 ns) + CELL(0.651 ns) = 12.174 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 1; COMB Node = 'Mux2~642'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.282 ns; Loc. = LCFF_X8_Y9_N5; Fanout = 22; REG Node = 'state_FX[2]'
        Info: Total cell delay = 3.138 ns ( 25.55 % )
        Info: Total interconnect delay = 9.144 ns ( 74.45 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.809 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 368; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.877 ns) + CELL(0.666 ns) = 2.809 ns; Loc. = LCFF_X8_Y9_N5; Fanout = 22; REG Node = 'state_FX[2]'
        Info: Total cell delay = 1.796 ns ( 63.94 % )
        Info: Total interconnect delay = 1.013 ns ( 36.06 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89" is 26.619 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 15.487 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.017 ns) + CELL(0.970 ns) = 4.117 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.134 ns) + CELL(0.970 ns) = 6.221 ns; Loc. = LCFF_X32_Y13_N3; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.461 ns) + CELL(0.589 ns) = 7.271 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.841 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.373 ns) + CELL(0.577 ns) = 8.791 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.378 ns) + CELL(0.624 ns) = 9.793 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 11.089 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(2.862 ns) + CELL(0.000 ns) = 13.951 ns; Loc. = CLKCTRL_G3; Fanout = 376; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.870 ns) + CELL(0.666 ns) = 15.487 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89'
        Info: Total cell delay = 5.938 ns ( 38.34 % )
        Info: Total interconnect delay = 9.549 ns ( 61.66 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 10.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM89'
        Info: 2: + IC(2.586 ns) + CELL(0.651 ns) = 3.237 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 2; COMB Node = 'LessThan2~227'
        Info: 3: + IC(1.373 ns) + CELL(0.624 ns) = 5.234 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 4: + IC(2.478 ns) + CELL(3.116 ns) = 10.828 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 4.391 ns ( 40.55 % )
        Info: Total interconnect delay = 6.437 ns ( 59.45 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 12.185 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(1.342 ns) + CELL(0.366 ns) = 2.703 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.373 ns) + CELL(0.577 ns) = 3.653 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.378 ns) + CELL(0.624 ns) = 4.655 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.090 ns) + CELL(0.206 ns) = 5.951 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(2.978 ns) + CELL(3.256 ns) = 12.185 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 6.024 ns ( 49.44 % )
    Info: Total interconnect delay = 6.161 ns ( 50.56 % )
Info: th for register "temp_Merc_serialno[1]" (data pin = "serno", clock pin = "IFCLK") is 9.338 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 16.104 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.017 ns) + CELL(0.970 ns) = 4.117 ns; Loc. = LCFF_X31_Y9_N17; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.134 ns) + CELL(0.970 ns) = 6.221 ns; Loc. = LCFF_X32_Y13_N3; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.461 ns) + CELL(0.589 ns) = 7.271 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 7.841 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.373 ns) + CELL(0.577 ns) = 8.791 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.378 ns) + CELL(0.624 ns) = 9.793 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.090 ns) + CELL(0.206 ns) = 11.089 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.351 ns) + CELL(0.970 ns) = 12.410 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 10: + IC(0.743 ns) + CELL(0.624 ns) = 13.777 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 11: + IC(0.758 ns) + CELL(0.000 ns) = 14.535 ns; Loc. = CLKCTRL_G6; Fanout = 516; COMB Node = 'BCLK~2clkctrl'
        Info: 12: + IC(0.903 ns) + CELL(0.666 ns) = 16.104 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: Total cell delay = 7.532 ns ( 46.77 % )
        Info: Total interconnect delay = 8.572 ns ( 53.23 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 24; PIN Node = 'serno'
        Info: 2: + IC(5.784 ns) + CELL(0.206 ns) = 6.964 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'temp_Merc_serialno[1]~687'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.072 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[1]'
        Info: Total cell delay = 1.288 ns ( 18.21 % )
        Info: Total interconnect delay = 5.784 ns ( 81.79 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Sun Feb 01 16:15:14 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


