#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jan 20 10:12:07 2026
# Process ID         : 277839
# Current directory  : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog
# Command line       : vivado -source open_wave.tcl
# Log file           : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/vivado.log
# Journal file       : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/vivado.jou
# Running On         : gondor
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency      : 2982.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 64919 MB
# Swap memory        : 8589 MB
# Total Virtual      : 73509 MB
# Available Virtual  : 65555 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu.wcfg
close_sim
close_project
create_project riscv_viewer /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer -part xc7z020clg400-1
set_property  ip_repo_paths  /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip [current_project]
update_ip_catalog
create_ip -name cpu -vendor xilinx.com -library hls -version 1.0 -module_name cpu_0
generate_target {instantiation_template} [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
generate_target all [get_files  /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
catch { config_ip_cache -export [get_ips -all cpu_0] }
export_ip_user_files -of_objects [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
launch_runs cpu_0_synth_1 -jobs 16
wait_on_run cpu_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/modelsim} {questa=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/questa} {xcelium=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/xcelium} {vcs=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/vcs} {riviera=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/riviera}] -of_objects [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci] -directory /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files/sim_scripts -ip_user_files_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files -ipstatic_source_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:cpu:1.0 cpu_0
endgroup
save_bd_design
set_property top cpu [current_fileset]
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
make_bd_pins_external  [get_bd_pins cpu_0/ap_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins cpu_0/ap_rst]
endgroup
save_bd_design
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cpu_0_0_synth_1 -jobs 16
wait_on_run design_1_cpu_0_0_synth_1
wait_on_run design_1_cpu_0_0_synth_1
synth_design -top cpu -part xc7z020clg400-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
make_wrapper -files [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top design_1_wrapper [current_fileset]
synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint 
synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
