
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

          Version X-2005.09-SP4-2 for amd64 -- Jun 28, 2006
              Copyright (c) 1988-2006 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/slow.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/fast.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/tpz973gwc.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/tpz973gbc.db'
Initializing gui preferences from file  /home/andy/.synopsys_dv_prefs.tcl
source ../01_import.tcl
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'tpz973gwc'
  Loading link library 'gtech'
Loading verilog file '/home/andy/SYNOPSYS/lab3/lab3-2/design/CS.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/andy/SYNOPSYS/lab3/lab3-2/design/CS.v

Inferred memory devices in process
	in routine CS line 28 in file
		'/home/andy/SYNOPSYS/lab3/lab3-2/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       X8_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X9_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      X1_d_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X4_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X5_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X6_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X7_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CS line 56 in file
		'/home/andy/SYNOPSYS/lab3/lab3-2/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       Xt_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CS line 43 in file
		'/home/andy/SYNOPSYS/lab3/lab3-2/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       S8_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S2_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S6_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S7_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S3_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S9_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S1_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S4_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S5_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/andy/SYNOPSYS/lab3/lab3-2/design/CS.db:CS'
Loaded 1 design.
Current design is 'CS'.
Loading verilog file '/home/andy/SYNOPSYS/lab3/lab3-2/design/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/andy/SYNOPSYS/lab3/lab3-2/design/CHIP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/andy/SYNOPSYS/lab3/lab3-2/design/CHIP.db:CHIP'
Loaded 1 design.
Current design is 'CHIP'.
Current design is 'CHIP'.

  Linking design 'CHIP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/andy/SYNOPSYS/lab3/lab3-2/design/CHIP.db, etc
  slow (library)              /home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/slow.db
  tpz973gwc (library)         /home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/tpz973gwc.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

# CHIP Level Constraint
set cycle 20          ;	#clock period defined by designer
20
set t_in  10 	      ;	#input delay defined by designer
10
set t_out 0.5	      ;	#output delay defined by designer
0.5
set_operating_conditions -min fast  -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
set_wire_load_model -name tsmc18_wl10 -library slow
1
set_wire_load_mode  top
1
create_clock -period $cycle    [get_ports clk]
1
set_dont_touch_network         [get_clocks clk]
1
set_fix_hold                   [get_clocks clk]
1
set_clock_uncertainty  0.1     [get_clocks clk]
1
set_clock_latency      0.5     [get_clocks clk]
1
set_input_transition   0.5     [all_inputs]
1
set_clock_transition   0.2     [all_clocks]
1
set_input_delay  $t_in  -clock clk [remove_from_collection [all_inputs] [get_clocks clk]]
1
set_output_delay $t_out -clock clk [all_outputs]
1
set_load   40    [all_outputs]    
1
set_case_analysis 0 [get_ports se]
1
#set_propagated_clock [get_clocks clk]
#set_operating_conditions -min fast -max slow
source ../02_compile.tcl
Current design is 'CHIP'.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | X-2005.09-DWBB_0604 |    *     |
| Licensed DW Building Blocks             | X-2005.09-DWBB_0604 |    *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: The trip points for the library named tpz973gwc differ from those in the library named slow. (TIM-164)
Warning: The trip points for the library named tpz973gbc differ from those in the library named slow. (TIM-164)
Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CS'
  Processing 'CHIP'
Warning: Pad 'ipad_se' connected to port 'se' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_si' connected to port 'si' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_clk' connected to port 'clk' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_reset' connected to port 'reset' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X0' connected to port 'X[0]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X1' connected to port 'X[1]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X2' connected to port 'X[2]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X3' connected to port 'X[3]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X4' connected to port 'X[4]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X5' connected to port 'X[5]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X6' connected to port 'X[6]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X7' connected to port 'X[7]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_so' connected to port 'so' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y0' connected to port 'Y[0]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y1' connected to port 'Y[1]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y2' connected to port 'Y[2]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y3' connected to port 'Y[3]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y4' connected to port 'Y[4]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y5' connected to port 'Y[5]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y6' connected to port 'Y[6]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y7' connected to port 'Y[7]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y8' connected to port 'Y[8]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y9' connected to port 'Y[9]' is dont-touch. No optimization done. (OPT-1006)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'CS_DW_cmp_0'
  Mapping 'CS_DW_cmp_1'
  Mapping 'CS_DW_cmp_2'
  Mapping 'CS_DW_cmp_3'
  Mapping 'CS_DW_cmp_4'
  Mapping 'CS_DW_cmp_5'
  Mapping 'CS_DW_cmp_6'
  Mapping 'CS_DW_cmp_7'
  Processing 'CS_DW01_sub_0'
  Processing 'CS_DW01_sub_1'
  Processing 'CS_DW01_sub_2'
  Processing 'CS_DW01_sub_3'
  Processing 'CS_DW01_sub_4'
  Processing 'CS_DW01_sub_5'
  Processing 'CS_DW01_sub_6'
  Processing 'CS_DW01_sub_7'
  Processing 'CS_DW01_sub_8'
  Allocating blocks in 'core/dp_cluster_2'
  Allocating blocks in 'core/dp_cluster_1'
  Allocating blocks in 'core/dp_cluster_0'
  Processing 'CS_DW01_add_0'
  Processing 'CS_DW01_sub_9'
  Mapping 'CS_DW_mult_uns_0'
  Processing 'CS_DW01_add_1'
  Mapping 'CS_DW_mult_uns_1'
Warning: Pad 'ipad_se' connected to port 'se' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_si' connected to port 'si' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_clk' connected to port 'clk' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_reset' connected to port 'reset' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X0' connected to port 'X[0]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X1' connected to port 'X[1]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X2' connected to port 'X[2]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X3' connected to port 'X[3]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X4' connected to port 'X[4]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X5' connected to port 'X[5]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X6' connected to port 'X[6]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'ipad_X7' connected to port 'X[7]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_so' connected to port 'so' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y0' connected to port 'Y[0]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y1' connected to port 'Y[1]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y2' connected to port 'Y[2]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y3' connected to port 'Y[3]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y4' connected to port 'Y[4]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y5' connected to port 'Y[5]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y6' connected to port 'Y[6]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y7' connected to port 'Y[7]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y8' connected to port 'Y[8]' is dont-touch. No optimization done. (OPT-1006)
Warning: Pad 'opad_Y9' connected to port 'Y[9]' is dont-touch. No optimization done. (OPT-1006)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list '( *SynLib-Eval or DesignWare )' to design 'CS'. (DDB-72)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16  437763.5      0.45       2.2       0.0                          
    0:00:17  423870.6      1.89      16.4       0.0                          
    0:00:19  423829.1      1.20      10.2       0.0                          
    0:00:22  427184.8      0.27       2.2       0.0                          
    0:00:23  429485.1      0.06       0.2       0.0                          
    0:00:24  429471.9      0.05       0.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24  429471.9      0.05       0.2       0.0                          
    0:00:27  429137.7      0.00       0.0      17.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  429137.7      0.00       0.0      17.1                          
    0:00:27  429151.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  429151.0      0.00       0.0       0.0                          
    0:00:27  429151.0      0.00       0.0       0.0                          
    0:00:28  425956.0      0.00       0.0       0.0                          
    0:00:30  424740.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Accepted scan configuration for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted scan path specification for mode: Internal_scan
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clk (45.0,55.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active high asynchronous control port reset. (TEST-266)
Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)

Information: Starting test design rule checking. (TEST-222)
Test Design rule checking did not find violations
Information: Test design rule checking completed. (TEST-123)
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:37:30 2008
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: se (no hookup pin)

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain 'chain1' (si --> so) contains 200 cells:

  core/S1_reg[0]                (ipad_clk/C, 45.0, rising)
  core/S1_reg[1]                
  core/S1_reg[2]                
  core/S1_reg[3]                
  core/S1_reg[4]                
  core/S1_reg[5]                
  core/S1_reg[6]                
  core/S1_reg[7]                
  core/S1_reg[8]                
  core/S1_reg[9]                
  core/S1_reg[10]               
  core/S1_reg[11]               
  core/S2_reg[0]                
  core/S2_reg[1]                
  core/S2_reg[2]                
  core/S2_reg[3]                
  core/S2_reg[4]                
  core/S2_reg[5]                
  core/S2_reg[6]                
  core/S2_reg[7]                
  core/S2_reg[8]                
  core/S2_reg[9]                
  core/S2_reg[10]               
  core/S2_reg[11]               
  core/S3_reg[0]                
  core/S3_reg[1]                
  core/S3_reg[2]                
  core/S3_reg[3]                
  core/S3_reg[4]                
  core/S3_reg[5]                
  core/S3_reg[6]                
  core/S3_reg[7]                
  core/S3_reg[8]                
  core/S3_reg[9]                
  core/S3_reg[10]               
  core/S3_reg[11]               
  core/S4_reg[0]                
  core/S4_reg[1]                
  core/S4_reg[2]                
  core/S4_reg[3]                
  core/S4_reg[4]                
  core/S4_reg[5]                
  core/S4_reg[6]                
  core/S4_reg[7]                
  core/S4_reg[8]                
  core/S4_reg[9]                
  core/S4_reg[10]               
  core/S4_reg[11]               
  core/S5_reg[0]                
  core/S5_reg[1]                
  core/S5_reg[2]                
  core/S5_reg[3]                
  core/S5_reg[4]                
  core/S5_reg[5]                
  core/S5_reg[6]                
  core/S5_reg[7]                
  core/S5_reg[8]                
  core/S5_reg[9]                
  core/S5_reg[10]               
  core/S5_reg[11]               
  core/S6_reg[0]                
  core/S6_reg[1]                
  core/S6_reg[2]                
  core/S6_reg[3]                
  core/S6_reg[4]                
  core/S6_reg[5]                
  core/S6_reg[6]                
  core/S6_reg[7]                
  core/S6_reg[8]                
  core/S6_reg[9]                
  core/S6_reg[10]               
  core/S6_reg[11]               
  core/S7_reg[0]                
  core/S7_reg[1]                
  core/S7_reg[2]                
  core/S7_reg[3]                
  core/S7_reg[4]                
  core/S7_reg[5]                
  core/S7_reg[6]                
  core/S7_reg[7]                
  core/S7_reg[8]                
  core/S7_reg[9]                
  core/S7_reg[10]               
  core/S7_reg[11]               
  core/S8_reg[0]                
  core/S8_reg[1]                
  core/S8_reg[2]                
  core/S8_reg[3]                
  core/S8_reg[4]                
  core/S8_reg[5]                
  core/S8_reg[6]                
  core/S8_reg[7]                
  core/S8_reg[8]                
  core/S8_reg[9]                
  core/S8_reg[10]               
  core/S8_reg[11]               
  core/S9_reg[0]                
  core/S9_reg[1]                
  core/S9_reg[2]                
  core/S9_reg[3]                
  core/S9_reg[4]                
  core/S9_reg[5]                
  core/S9_reg[6]                
  core/S9_reg[7]                
  core/S9_reg[8]                
  core/S9_reg[9]                
  core/S9_reg[10]               
  core/S9_reg[11]               
  core/X1_d_reg[0]              
  core/X1_d_reg[1]              
  core/X1_d_reg[2]              
  core/X1_d_reg[3]              
  core/X1_d_reg[4]              
  core/X1_d_reg[5]              
  core/X1_d_reg[6]              
  core/X1_d_reg[7]              
  core/X1_reg[0]                
  core/X1_reg[1]                
  core/X1_reg[2]                
  core/X1_reg[3]                
  core/X1_reg[4]                
  core/X1_reg[5]                
  core/X1_reg[6]                
  core/X1_reg[7]                
  core/X2_reg[0]                
  core/X2_reg[1]                
  core/X2_reg[2]                
  core/X2_reg[3]                
  core/X2_reg[4]                
  core/X2_reg[5]                
  core/X2_reg[6]                
  core/X2_reg[7]                
  core/X3_reg[0]                
  core/X3_reg[1]                
  core/X3_reg[2]                
  core/X3_reg[3]                
  core/X3_reg[4]                
  core/X3_reg[5]                
  core/X3_reg[6]                
  core/X3_reg[7]                
  core/X4_reg[0]                
  core/X4_reg[1]                
  core/X4_reg[2]                
  core/X4_reg[3]                
  core/X4_reg[4]                
  core/X4_reg[5]                
  core/X4_reg[6]                
  core/X4_reg[7]                
  core/X5_reg[0]                
  core/X5_reg[1]                
  core/X5_reg[2]                
  core/X5_reg[3]                
  core/X5_reg[4]                
  core/X5_reg[5]                
  core/X5_reg[6]                
  core/X5_reg[7]                
  core/X6_reg[0]                
  core/X6_reg[1]                
  core/X6_reg[2]                
  core/X6_reg[3]                
  core/X6_reg[4]                
  core/X6_reg[5]                
  core/X6_reg[6]                
  core/X6_reg[7]                
  core/X7_reg[0]                
  core/X7_reg[1]                
  core/X7_reg[2]                
  core/X7_reg[3]                
  core/X7_reg[4]                
  core/X7_reg[5]                
  core/X7_reg[6]                
  core/X7_reg[7]                
  core/X8_reg[0]                
  core/X8_reg[1]                
  core/X8_reg[2]                
  core/X8_reg[3]                
  core/X8_reg[4]                
  core/X8_reg[5]                
  core/X8_reg[6]                
  core/X8_reg[7]                
  core/X9_reg[0]                
  core/X9_reg[1]                
  core/X9_reg[2]                
  core/X9_reg[3]                
  core/X9_reg[4]                
  core/X9_reg[5]                
  core/X9_reg[6]                
  core/X9_reg[7]                
  core/Xt_reg[0]                
  core/Xt_reg[1]                
  core/Xt_reg[2]                
  core/Xt_reg[3]                
  core/Xt_reg[4]                
  core/Xt_reg[5]                
  core/Xt_reg[6]                
  core/Xt_reg[7]                
  core/Xt_reg[8]                
  core/Xt_reg[9]                
  core/Xt_reg[10]               
  core/Xt_reg[11]               

  Scan signals:
    test_scan_in: si (no hookup pin)
    test_scan_out: so (no hookup pin)


****************************************

No user-defined segments


No multibit segments


****************************************

No cells have scan true

No cells have scan false


No tristate nets.

No bidirectionals.


************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 200 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 200 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)

Information: Starting test design rule checking. (TEST-222)
Test Design rule checking did not find violations
Information: Test design rule checking completed. (TEST-123)
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
  Beginning Mapping Optimizations
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  434246.6      0.00       0.0       0.0 __test_se__              
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 200 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 200 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 10504 faults were added to fault list.
 0            5121   3659        0/0/14    64.97%      0.03
 0            1499   2158        2/0/24    79.33%      0.05
 0             658   1492        8/0/48    85.70%      0.09
 0             357   1115       21/0/90    89.29%      0.13
 0             220    878      34/0/101    91.56%      0.16
 0             238    628      46/0/121    93.95%      0.19
 0             127    474      67/0/142    95.42%      0.22
 0             104    332      92/0/182    96.78%      0.26
 0              85    217     110/0/196    97.89%      0.29
 0               4    200     123/0/198    98.05%      0.30
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      10077
 Possibly detected                PT          0
 Undetectable                     UD        227
 ATPG untestable                  AU          0
 Not detected                     ND        200
 -----------------------------------------------
 total faults                             10504
 test coverage                            98.05%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
 
****************************************
Report : Scan path
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:37:33 2008
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path    Len   ScanDataIn  ScanDataOut ScanEnable  MasterClock SlaveClock
-----------  ----- ----------- ----------- ----------- ----------- -----------
I chain1     200   si          so          se          clk         -

 
****************************************
Report : Scan path
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:37:33 2008
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path     Cell_#    Instance_name            Clocks
---------     ------    -------------            ------
I chain1      0         core/S1_reg[0]           clk 
              1         core/S1_reg[1]
              2         core/S1_reg[2]
              3         core/S1_reg[3]
              4         core/S1_reg[4]
              5         core/S1_reg[5]
              6         core/S1_reg[6]
              7         core/S1_reg[7]
              8         core/S1_reg[8]
              9         core/S1_reg[9]
              10        core/S1_reg[10]
              11        core/S1_reg[11]
              12        core/S2_reg[0]
              13        core/S2_reg[1]
              14        core/S2_reg[2]
              15        core/S2_reg[3]
              16        core/S2_reg[4]
              17        core/S2_reg[5]
              18        core/S2_reg[6]
              19        core/S2_reg[7]
              20        core/S2_reg[8]
              21        core/S2_reg[9]
              22        core/S2_reg[10]
              23        core/S2_reg[11]
              24        core/S3_reg[0]
              25        core/S3_reg[1]
              26        core/S3_reg[2]
              27        core/S3_reg[3]
              28        core/S3_reg[4]
              29        core/S3_reg[5]
              30        core/S3_reg[6]
              31        core/S3_reg[7]
              32        core/S3_reg[8]
              33        core/S3_reg[9]
              34        core/S3_reg[10]
              35        core/S3_reg[11]
              36        core/S4_reg[0]
              37        core/S4_reg[1]
              38        core/S4_reg[2]
              39        core/S4_reg[3]
              40        core/S4_reg[4]
              41        core/S4_reg[5]
              42        core/S4_reg[6]
              43        core/S4_reg[7]
              44        core/S4_reg[8]
              45        core/S4_reg[9]
              46        core/S4_reg[10]
              47        core/S4_reg[11]
              48        core/S5_reg[0]
              49        core/S5_reg[1]
              50        core/S5_reg[2]
              51        core/S5_reg[3]
              52        core/S5_reg[4]
              53        core/S5_reg[5]
              54        core/S5_reg[6]
              55        core/S5_reg[7]
              56        core/S5_reg[8]
              57        core/S5_reg[9]
              58        core/S5_reg[10]
              59        core/S5_reg[11]
              60        core/S6_reg[0]
              61        core/S6_reg[1]
              62        core/S6_reg[2]
              63        core/S6_reg[3]
              64        core/S6_reg[4]
              65        core/S6_reg[5]
              66        core/S6_reg[6]
              67        core/S6_reg[7]
              68        core/S6_reg[8]
              69        core/S6_reg[9]
              70        core/S6_reg[10]
              71        core/S6_reg[11]
              72        core/S7_reg[0]
              73        core/S7_reg[1]
              74        core/S7_reg[2]
              75        core/S7_reg[3]
              76        core/S7_reg[4]
              77        core/S7_reg[5]
              78        core/S7_reg[6]
              79        core/S7_reg[7]
              80        core/S7_reg[8]
              81        core/S7_reg[9]
              82        core/S7_reg[10]
              83        core/S7_reg[11]
              84        core/S8_reg[0]
              85        core/S8_reg[1]
              86        core/S8_reg[2]
              87        core/S8_reg[3]
              88        core/S8_reg[4]
              89        core/S8_reg[5]
              90        core/S8_reg[6]
              91        core/S8_reg[7]
              92        core/S8_reg[8]
              93        core/S8_reg[9]
              94        core/S8_reg[10]
              95        core/S8_reg[11]
              96        core/S9_reg[0]
              97        core/S9_reg[1]
              98        core/S9_reg[2]
              99        core/S9_reg[3]
              100       core/S9_reg[4]
              101       core/S9_reg[5]
              102       core/S9_reg[6]
              103       core/S9_reg[7]
              104       core/S9_reg[8]
              105       core/S9_reg[9]
              106       core/S9_reg[10]
              107       core/S9_reg[11]
              108       core/X1_d_reg[0]
              109       core/X1_d_reg[1]
              110       core/X1_d_reg[2]
              111       core/X1_d_reg[3]
              112       core/X1_d_reg[4]
              113       core/X1_d_reg[5]
              114       core/X1_d_reg[6]
              115       core/X1_d_reg[7]
              116       core/X1_reg[0]
              117       core/X1_reg[1]
              118       core/X1_reg[2]
              119       core/X1_reg[3]
              120       core/X1_reg[4]
              121       core/X1_reg[5]
              122       core/X1_reg[6]
              123       core/X1_reg[7]
              124       core/X2_reg[0]
              125       core/X2_reg[1]
              126       core/X2_reg[2]
              127       core/X2_reg[3]
              128       core/X2_reg[4]
              129       core/X2_reg[5]
              130       core/X2_reg[6]
              131       core/X2_reg[7]
              132       core/X3_reg[0]
              133       core/X3_reg[1]
              134       core/X3_reg[2]
              135       core/X3_reg[3]
              136       core/X3_reg[4]
              137       core/X3_reg[5]
              138       core/X3_reg[6]
              139       core/X3_reg[7]
              140       core/X4_reg[0]
              141       core/X4_reg[1]
              142       core/X4_reg[2]
              143       core/X4_reg[3]
              144       core/X4_reg[4]
              145       core/X4_reg[5]
              146       core/X4_reg[6]
              147       core/X4_reg[7]
              148       core/X5_reg[0]
              149       core/X5_reg[1]
              150       core/X5_reg[2]
              151       core/X5_reg[3]
              152       core/X5_reg[4]
              153       core/X5_reg[5]
              154       core/X5_reg[6]
              155       core/X5_reg[7]
              156       core/X6_reg[0]
              157       core/X6_reg[1]
              158       core/X6_reg[2]
              159       core/X6_reg[3]
              160       core/X6_reg[4]
              161       core/X6_reg[5]
              162       core/X6_reg[6]
              163       core/X6_reg[7]
              164       core/X7_reg[0]
              165       core/X7_reg[1]
              166       core/X7_reg[2]
              167       core/X7_reg[3]
              168       core/X7_reg[4]
              169       core/X7_reg[5]
              170       core/X7_reg[6]
              171       core/X7_reg[7]
              172       core/X8_reg[0]
              173       core/X8_reg[1]
              174       core/X8_reg[2]
              175       core/X8_reg[3]
              176       core/X8_reg[4]
              177       core/X8_reg[5]
              178       core/X8_reg[6]
              179       core/X8_reg[7]
              180       core/X9_reg[0]
              181       core/X9_reg[1]
              182       core/X9_reg[2]
              183       core/X9_reg[3]
              184       core/X9_reg[4]
              185       core/X9_reg[5]
              186       core/X9_reg[6]
              187       core/X9_reg[7]
              188       core/Xt_reg[0]
              189       core/Xt_reg[1]
              190       core/Xt_reg[2]
              191       core/Xt_reg[3]
              192       core/Xt_reg[4]
              193       core/Xt_reg[5]
              194       core/Xt_reg[6]
              195       core/Xt_reg[7]
              196       core/Xt_reg[8]
              197       core/Xt_reg[9]
              198       core/Xt_reg[10]
              199       core/Xt_reg[11]

Writing test protocol file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/run/chip_syn.spf' for mode 'Internal_scan'...
1
source ../03_output.tcl
Current design is 'CHIP'.
Removing port 'TC' from design 'CS_DW_cmp_3'
Removing port 'GE_LT' from design 'CS_DW_cmp_3'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_3'
Removing port 'EQ_NE' from design 'CS_DW_cmp_3'
Removing port 'TC' from design 'CS_DW_cmp_4'
Removing port 'GE_LT' from design 'CS_DW_cmp_4'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_4'
Removing port 'EQ_NE' from design 'CS_DW_cmp_4'
Removing port 'TC' from design 'CS_DW_cmp_6'
Removing port 'GE_LT' from design 'CS_DW_cmp_6'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_6'
Removing port 'EQ_NE' from design 'CS_DW_cmp_6'
Removing port 'TC' from design 'CS_DW_cmp_7'
Removing port 'GE_LT' from design 'CS_DW_cmp_7'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_7'
Removing port 'EQ_NE' from design 'CS_DW_cmp_7'
Removing port 'CI' from design 'CS_DW01_sub_0'
Removing port 'CO' from design 'CS_DW01_sub_0'
Removing port 'CI' from design 'CS_DW01_sub_1'
Removing port 'CO' from design 'CS_DW01_sub_1'
Removing port 'CI' from design 'CS_DW01_sub_2'
Removing port 'CO' from design 'CS_DW01_sub_2'
Removing port 'CI' from design 'CS_DW01_sub_3'
Removing port 'CO' from design 'CS_DW01_sub_3'
Removing port 'CI' from design 'CS_DW01_sub_4'
Removing port 'CO' from design 'CS_DW01_sub_4'
Removing port 'CI' from design 'CS_DW01_sub_5'
Removing port 'CO' from design 'CS_DW01_sub_5'
Removing port 'CI' from design 'CS_DW01_sub_6'
Removing port 'CO' from design 'CS_DW01_sub_6'
Removing port 'CI' from design 'CS_DW01_sub_7'
Removing port 'CO' from design 'CS_DW01_sub_7'
Removing port 'CI' from design 'CS_DW01_sub_8'
Removing port 'CO' from design 'CS_DW01_sub_8'
Removing port 'CI' from design 'CS_DW01_add_0'
Removing port 'CO' from design 'CS_DW01_add_0'
Removing port 'A[12]' from design 'CS_DW01_add_2'
Removing port 'B[12]' from design 'CS_DW01_add_2'
Removing port 'CI' from design 'CS_DW01_add_2'
Removing port 'SUM[2]' from design 'CS_DW01_add_2'
Removing port 'SUM[1]' from design 'CS_DW01_add_2'
Removing port 'SUM[0]' from design 'CS_DW01_add_2'
Removing port 'CO' from design 'CS_DW01_add_2'
Removing port 'TC' from design 'CS_DW_cmp_8'
Removing port 'GE_LT' from design 'CS_DW_cmp_8'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_8'
Removing port 'EQ_NE' from design 'CS_DW_cmp_8'
Removing port 'TC' from design 'CS_DW_cmp_0'
Removing port 'GE_LT' from design 'CS_DW_cmp_0'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_0'
Removing port 'EQ_NE' from design 'CS_DW_cmp_0'
Removing port 'TC' from design 'CS_DW_cmp_9'
Removing port 'GE_LT' from design 'CS_DW_cmp_9'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_9'
Removing port 'EQ_NE' from design 'CS_DW_cmp_9'
Removing port 'TC' from design 'CS_DW_cmp_1'
Removing port 'GE_LT' from design 'CS_DW_cmp_1'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_1'
Removing port 'EQ_NE' from design 'CS_DW_cmp_1'
Removing port 'so' from design 'CS_test_1'
Removing port 'si' from design 'CS_test_1'
Removing port 'se' from design 'CS_test_1'
Writing ddc file 'cs_syn.ddc'.
Writing verilog file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/run/cs_syn.vg'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/run/chip.sdf'. (WT-3)
1
1
design_vision-xg-t> design_vision-xg-t> uplevel #0 report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:37:39 2008
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: core/X9_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Y[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc18_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.5000     0.5000
  core/X9_reg_0_/CK (SDFFRX4)                           0.0000     0.5000 r
  core/X9_reg_0_/QN (SDFFRX4)                           0.5719     1.0719 f
  core/U192/Y (CLKINVX4)                                0.0906     1.1624 r
  core/U404/Y (NAND2BX4)                                0.1672     1.3297 r
  core/U130/Y (XOR3X4)                                  0.2683     1.5980 f
  core/add_0_root_sub_0_root_sub_11/B[1] (CS_DW01_add_0)
                                                        0.0000     1.5980 f
  core/add_0_root_sub_0_root_sub_11/U1_1/CO (ADDFHX4)   0.3564     1.9543 f
  core/add_0_root_sub_0_root_sub_11/U1_2/CO (ADDFHX4)   0.2585     2.2128 f
  core/add_0_root_sub_0_root_sub_11/U1_3/CO (ADDFHX2)   0.2580     2.4708 f
  core/add_0_root_sub_0_root_sub_11/U1_4/CO (ADDFHX2)   0.2638     2.7346 f
  core/add_0_root_sub_0_root_sub_11/U1_5/CO (ADDFHX4)   0.2641     2.9987 f
  core/add_0_root_sub_0_root_sub_11/U1_6/CO (ADDFHX2)   0.2581     3.2568 f
  core/add_0_root_sub_0_root_sub_11/U1_7/CO (ADDFHX4)   0.2641     3.5209 f
  core/add_0_root_sub_0_root_sub_11/U1_8/CO (ADDFHX4)   0.3022     3.8231 f
  core/add_0_root_sub_0_root_sub_11/U1_9/CO (ADDFHX2)   0.2697     4.0928 f
  core/add_0_root_sub_0_root_sub_11/U1_10/S (ADDFHX4)   0.3887     4.4816 r
  core/add_0_root_sub_0_root_sub_11/SUM[10] (CS_DW01_add_0)
                                                        0.0000     4.4816 r
  core/U24/Y (CLKBUFX20)                                0.1843     4.6659 r
  core/sub_19/A[10] (CS_DW01_sub_1)                     0.0000     4.6659 r
  core/sub_19/U2_10/CO (ADDFHX4)                        0.4542     5.1202 r
  core/sub_19/U7/Y (XNOR3X4)                            0.2887     5.4089 r
  core/sub_19/DIFF[11] (CS_DW01_sub_1)                  0.0000     5.4089 r
  core/U438/Y (BUFX20)                                  0.1655     5.5744 r
  core/U419/Y (OR2X4)                                   0.1413     5.7157 r
  core/lt_78/B[0] (CS_DW_cmp_3)                         0.0000     5.7157 r
  core/lt_78/U71/Y (NOR2BX4)                            0.1680     5.8837 r
  core/lt_78/U73/Y (OAI222X2)                           0.2116     6.0953 f
  core/lt_78/U76/Y (AOI222X2)                           0.4830     6.5783 r
  core/lt_78/U75/Y (OAI222X2)                           0.2401     6.8184 f
  core/lt_78/U77/Y (AOI222X2)                           0.4561     7.2745 r
  core/lt_78/U72/Y (OAI222X2)                           0.2650     7.5395 f
  core/lt_78/U68/Y (AOI2BB2X4)                          0.2195     7.7590 r
  core/lt_78/GE_LT_GT_LE (CS_DW_cmp_3)                  0.0000     7.7590 r
  core/U51/Y (BUFX20)                                   0.1980     7.9570 r
  core/U482/Y (MXI2X4)                                  0.2014     8.1584 r
  core/U457/Y (BUFX20)                                  0.2140     8.3724 r
  core/U392/Y (NAND2X4)                                 0.0952     8.4676 f
  core/lt_83/B[0] (CS_DW_cmp_1)                         0.0000     8.4676 f
  core/lt_83/U77/Y (INVX8)                              0.0877     8.5553 r
  core/lt_83/U2/Y (NAND2X4)                             0.0608     8.6160 f
  core/lt_83/U76/Y (AND2X4)                             0.2114     8.8275 f
  core/lt_83/U9/Y (OAI21X4)                             0.1695     8.9970 r
  core/lt_83/U16/Y (AOI21X4)                            0.1139     9.1109 f
  core/lt_83/U31/Y (OAI21X4)                            0.1794     9.2903 r
  core/lt_83/U48/Y (AOI21X4)                            0.1315     9.4218 f
  core/lt_83/GE_LT_GT_LE (CS_DW_cmp_1)                  0.0000     9.4218 f
  core/U46/Y (CLKBUFX20)                                0.2215     9.6434 f
  core/U159/Y (MXI2X4)                                  0.1934     9.8367 f
  core/lt_87/B[0] (CS_DW_cmp_0)                         0.0000     9.8367 f
  core/lt_87/U89/Y (INVX8)                              0.0993     9.9360 r
  core/lt_87/U2/Y (NAND2X4)                             0.0663    10.0023 f
  core/lt_87/U80/Y (AND2X4)                             0.2186    10.2209 f
  core/lt_87/U9/Y (OAI21X4)                             0.1695    10.3904 r
  core/lt_87/U16/Y (AOI21X4)                            0.1139    10.5043 f
  core/lt_87/U31/Y (OAI21X4)                            0.1803    10.6846 r
  core/lt_87/U48/Y (AOI21X4)                            0.1253    10.8098 f
  core/lt_87/GE_LT_GT_LE (CS_DW_cmp_0)                  0.0000    10.8098 f
  core/U161/Y (BUFX20)                                  0.2088    11.0187 f
  core/U494/Y (MXI2X4)                                  0.1965    11.2152 f
  core/lt_91/A[0] (CS_DW_cmp_8)                         0.0000    11.2152 f
  core/lt_91/U77/Y (NAND2BX4)                           0.2233    11.4385 f
  core/lt_91/U6/Y (NOR2X4)                              0.1372    11.5757 r
  core/lt_91/U9/Y (OAI21X4)                             0.0960    11.6718 f
  core/lt_91/U16/Y (AOI21X4)                            0.1799    11.8517 r
  core/lt_91/U31/Y (OAI21X4)                            0.0978    11.9495 f
  core/lt_91/U48/Y (AOI21X4)                            0.1968    12.1463 r
  core/lt_91/GE_LT_GT_LE (CS_DW_cmp_8)                  0.0000    12.1463 r
  core/U385/Y (BUFX20)                                  0.1933    12.3396 r
  core/U500/Y (MXI2X4)                                  0.2147    12.5543 f
  core/U433/Y (INVX8)                                   0.1208    12.6751 r
  core/U375/Y (NOR2X4)                                  0.0851    12.7602 f
  core/U396/Y (OAI21X4)                                 0.1698    12.9300 r
  core/U504/Y (AOI22X4)                                 0.1238    13.0537 f
  core/U505/Y (OAI21X4)                                 0.2236    13.2773 r
  core/U308/Y (OAI2BB1X4)                               0.0848    13.3621 f
  core/U506/Y (OAI2BB1X4)                               0.1367    13.4989 r
  core/U112/Y (XOR2X1)                                  0.3274    13.8263 f
  core/add_25/B_8_ (CS_DW01_add_2)                      0.0000    13.8263 f
  core/add_25/U129/Y (BUFX8)                            0.1754    14.0017 f
  core/add_25/U125/Y (NAND2BX4)                         0.1541    14.1558 r
  core/add_25/U177/Y (OAI21X4)                          0.1356    14.2913 f
  core/add_25/U91/Y (AOI21X4)                           0.2083    14.4996 r
  core/add_25/U174/Y (OAI21X1)                          0.2078    14.7074 f
  core/add_25/U103/Y (AOI21X4)                          0.2220    14.9295 r
  core/add_25/U105/Y (INVX8)                            0.0813    15.0108 f
  core/add_25/SUM_12_ (CS_DW01_add_2)                   0.0000    15.0108 f
  core/Y[9] (CS_test_1)                                 0.0000    15.0108 f
  opad_Y9/PAD (PDO08CDG)                                4.8820    19.8928 f
  Y[9] (out)                                            0.0002    19.8930 f
  data arrival time                                               19.8930

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.5000    20.5000
  clock uncertainty                                    -0.1000    20.4000
  output external delay                                -0.5000    19.9000
  data required time                                              19.9000
  --------------------------------------------------------------------------
  data required time                                              19.9000
  data arrival time                                              -19.8930
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0070


design_vision-xg-t> uplevel #0 report_area -nosplit
 
****************************************
Report : area
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:37:49 2008
****************************************

Library(s) Used:

    slow (File: /home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/slow.db)
    tpz973gwc (File: /home/andy/SYNOPSYS/lab3/lab3-2/syn_dc/model/tpz973gwc.db)

Number of ports:               23
Number of nets:                49
Number of cells:               27
Number of references:           6

Combinational area:       250817.812500
Noncombinational area:    18601.257812
Net Interconnect area:    164827.531250

Total cell area:          269419.062500
Total area:               434246.593750
design_vision-xg-t> 
To restore the GUI, type gui_start.
design_vision-xg-t> exit

Thank you...
