git clone --depth 1 --no-tags https://github.com/tsengs0/Generic_SRAM_APB.git f:/verilog_sva_gh_scraper/data/full_repos/748580642
git clone --depth 1 --no-tags https://github.com/ZelGusev/rs15_9.git f:/verilog_sva_gh_scraper/data/full_repos/748517582
git clone --depth 1 --no-tags https://github.com/ertanhll/Simple-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/754381010
git clone --depth 1 --no-tags https://github.com/kocatepedogu/cellular-automaton-processor.git f:/verilog_sva_gh_scraper/data/full_repos/753795051
git clone --depth 1 --no-tags https://github.com/robfinch/FT833.git f:/verilog_sva_gh_scraper/data/full_repos/755461700
git clone --depth 1 --no-tags https://github.com/satyaprakashakula/Matrix-SparseVector-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/755796198
git clone --depth 1 --no-tags https://github.com/lijiajun2/Spadix.git f:/verilog_sva_gh_scraper/data/full_repos/750783290
git clone --depth 1 --no-tags https://github.com/PankajNair/Image-Processing-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/757301199
git clone --depth 1 --no-tags https://github.com/MatveyVisotsky/mips_core.git f:/verilog_sva_gh_scraper/data/full_repos/754611400
git clone --depth 1 --no-tags https://github.com/pdineshk01/HTAX_verification.git f:/verilog_sva_gh_scraper/data/full_repos/751710777
git clone --depth 1 --no-tags https://github.com/aitesam961/bi-tribble.git f:/verilog_sva_gh_scraper/data/full_repos/750351353
git clone --depth 1 --no-tags https://github.com/BrianMere/MyComputerArchitectureProjects.git f:/verilog_sva_gh_scraper/data/full_repos/753292103
git clone --depth 1 --no-tags https://github.com/teeng/tags-SysVer-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/750120658
git clone --depth 1 --no-tags https://github.com/BHKGITT/Router1x3.git f:/verilog_sva_gh_scraper/data/full_repos/752866998
git clone --depth 1 --no-tags https://github.com/gabrielcalubayan72/CS21-MIPS-Extension.git f:/verilog_sva_gh_scraper/data/full_repos/759379475
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-Environment-for-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/759531100
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/Lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/759930580
git clone --depth 1 --no-tags https://github.com/XainSaeed/DigitalSystem_-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/760286237
git clone --depth 1 --no-tags https://github.com/VeresDenisa/3FoundersServer.git f:/verilog_sva_gh_scraper/data/full_repos/754115786
git clone --depth 1 --no-tags https://github.com/princepavanm/expo_svg_spi.git f:/verilog_sva_gh_scraper/data/full_repos/757891776
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Dijkstra_on_Xilinx_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/762961017
git clone --depth 1 --no-tags https://github.com/alexmangushev/EduSoCRV.git f:/verilog_sva_gh_scraper/data/full_repos/754038983
git clone --depth 1 --no-tags https://github.com/Emirhan-Kilic/Basys3Uart.git f:/verilog_sva_gh_scraper/data/full_repos/763502494
git clone --depth 1 --no-tags https://github.com/GustavoMXitamul/Sistemas-Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/763905281
git clone --depth 1 --no-tags https://github.com/MuhammadUsman3506/Verilog_Basic_RTL_Module_Trainning.git f:/verilog_sva_gh_scraper/data/full_repos/764861632
git clone --depth 1 --no-tags https://github.com/OrbitNTNU/electronics-FPGA-libs.git f:/verilog_sva_gh_scraper/data/full_repos/765773836
git clone --depth 1 --no-tags https://github.com/sifferman/flip_flop_example.git f:/verilog_sva_gh_scraper/data/full_repos/763154163
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/static_array_sorting.git f:/verilog_sva_gh_scraper/data/full_repos/767345681
git clone --depth 1 --no-tags https://github.com/huriyyahasif/DSD-2022ee103.git f:/verilog_sva_gh_scraper/data/full_repos/753224629
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/767058836
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab4.git f:/verilog_sva_gh_scraper/data/full_repos/767099815
git clone --depth 1 --no-tags https://github.com/Tylerd1208022/387Final.git f:/verilog_sva_gh_scraper/data/full_repos/764806981
git clone --depth 1 --no-tags https://github.com/SamuelJoly23/3311.git f:/verilog_sva_gh_scraper/data/full_repos/755309097
git clone --depth 1 --no-tags https://github.com/shivaprasadbalne/PRE_SI.git f:/verilog_sva_gh_scraper/data/full_repos/750471817
git clone --depth 1 --no-tags https://github.com/VeresDenisa/cluster-5-switch-sv-uvm-tb.git f:/verilog_sva_gh_scraper/data/full_repos/761845479
git clone --depth 1 --no-tags https://github.com/DudesVult/SHA3.git f:/verilog_sva_gh_scraper/data/full_repos/761381040
git clone --depth 1 --no-tags https://github.com/SergiuWat/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/759685095
git clone --depth 1 --no-tags https://github.com/yoon123seul/CAST_LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/748479047
git clone --depth 1 --no-tags https://github.com/Venkata2001/intern1.git f:/verilog_sva_gh_scraper/data/full_repos/749474179
git clone --depth 1 --no-tags https://github.com/Aditishah-729/ECE-551-MazeRunner.git f:/verilog_sva_gh_scraper/data/full_repos/749607201
git clone --depth 1 --no-tags https://github.com/oleg1322/SystemVerilog-processor.git f:/verilog_sva_gh_scraper/data/full_repos/749750301
git clone --depth 1 --no-tags https://github.com/hec-esweek/Cores-VeeR-EH1.git f:/verilog_sva_gh_scraper/data/full_repos/751350986
git clone --depth 1 --no-tags https://github.com/vladb9715/afvip.git f:/verilog_sva_gh_scraper/data/full_repos/751328910
git clone --depth 1 --no-tags https://github.com/iworkfree/freeworld.git f:/verilog_sva_gh_scraper/data/full_repos/750051284
git clone --depth 1 --no-tags https://github.com/homerovz/coding-challenge-cvw-risc-v-mentroship.git f:/verilog_sva_gh_scraper/data/full_repos/753802310
git clone --depth 1 --no-tags https://github.com/MYarosLove/fpga_timer.git f:/verilog_sva_gh_scraper/data/full_repos/754204434
git clone --depth 1 --no-tags https://github.com/Justsomebody1234/Uart-Protocol-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/754678539
git clone --depth 1 --no-tags https://github.com/HarishGoupale/bb_ibex_project.git f:/verilog_sva_gh_scraper/data/full_repos/753451117
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/Lab_DSD_2.git f:/verilog_sva_gh_scraper/data/full_repos/756467636
git clone --depth 1 --no-tags https://github.com/Shreyas-s-r/NoC-Router-Synchronous.git f:/verilog_sva_gh_scraper/data/full_repos/756398847
git clone --depth 1 --no-tags https://github.com/Matteo019/Progetto.SIS.git f:/verilog_sva_gh_scraper/data/full_repos/748539419
git clone --depth 1 --no-tags https://github.com/rubenvalenzuelay/cs141lab2new.git f:/verilog_sva_gh_scraper/data/full_repos/757248892
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/SR_latch.git f:/verilog_sva_gh_scraper/data/full_repos/757278218
git clone --depth 1 --no-tags https://github.com/bhargav1236/uvm_reg_handson.git f:/verilog_sva_gh_scraper/data/full_repos/749054767
git clone --depth 1 --no-tags https://github.com/abdullahrasheed126/dsd-lab.git f:/verilog_sva_gh_scraper/data/full_repos/756461272
git clone --depth 1 --no-tags https://github.com/aaayann/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/760100810
git clone --depth 1 --no-tags https://github.com/waleedkharal/DSD-labs.git f:/verilog_sva_gh_scraper/data/full_repos/751312356
git clone --depth 1 --no-tags https://github.com/AhmedibnaNaveed/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/760323774
git clone --depth 1 --no-tags https://github.com/griffinross2/Verilog-CPU-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/758790600
git clone --depth 1 --no-tags https://github.com/ejchao/ECE748.git f:/verilog_sva_gh_scraper/data/full_repos/759659119
git clone --depth 1 --no-tags https://github.com/Asadd1503/DSD_lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/759953986
git clone --depth 1 --no-tags https://github.com/DenizzG/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/759870328
git clone --depth 1 --no-tags https://github.com/SorrentinoPablo/FPGA_ADC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/762399008
git clone --depth 1 --no-tags https://github.com/mahamdeh0/ALU_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/762429663
git clone --depth 1 --no-tags https://github.com/parvathy10/systemverilog-interface.git f:/verilog_sva_gh_scraper/data/full_repos/760063928
git clone --depth 1 --no-tags https://github.com/mmizumoto1213/cse140-Components-and-Design-Techniques-for-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/764918664
git clone --depth 1 --no-tags https://github.com/Mekky7/fifo-verfication.git f:/verilog_sva_gh_scraper/data/full_repos/764747977
git clone --depth 1 --no-tags https://github.com/hess105/Verilog-Depot.git f:/verilog_sva_gh_scraper/data/full_repos/757759618
git clone --depth 1 --no-tags https://github.com/Adarshthakur01/AXI4-stream-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/758402881
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/767665580
git clone --depth 1 --no-tags https://github.com/sumanthmortha/module-3.git f:/verilog_sva_gh_scraper/data/full_repos/763457978
git clone --depth 1 --no-tags https://github.com/robotman2412/sapphire-gpu.git f:/verilog_sva_gh_scraper/data/full_repos/749119852
git clone --depth 1 --no-tags https://github.com/AdamGetBackToWork/Computer_Systems_Project.git f:/verilog_sva_gh_scraper/data/full_repos/766109667
git clone --depth 1 --no-tags https://github.com/venkatesh-mukkapati/Floating-Point-Multiplication-and-Verification-Using-SV-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/765411309
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/767144241
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/767084149
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab5.git f:/verilog_sva_gh_scraper/data/full_repos/767102741
git clone --depth 1 --no-tags https://github.com/HeracrossTheGreek/eek_gost_Marios_Karagiannis_02976.git f:/verilog_sva_gh_scraper/data/full_repos/764539484
git clone --depth 1 --no-tags https://github.com/HiagoMacedo/projeto-ULA.git f:/verilog_sva_gh_scraper/data/full_repos/767168208
git clone --depth 1 --no-tags https://github.com/mkravch/fpga_lessons.git f:/verilog_sva_gh_scraper/data/full_repos/748960375
git clone --depth 1 --no-tags https://github.com/j0106223/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/764501917
git clone --depth 1 --no-tags https://github.com/HanaYuki399/Optimized_BF16.git f:/verilog_sva_gh_scraper/data/full_repos/750315347
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/Multi-level-Cache-Design.git f:/verilog_sva_gh_scraper/data/full_repos/757550400
git clone --depth 1 --no-tags https://github.com/scapekambing/mash-1-1-dac.git f:/verilog_sva_gh_scraper/data/full_repos/756240294
git clone --depth 1 --no-tags https://github.com/shyeonn/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/765115250
git clone --depth 1 --no-tags https://github.com/secureshellprotocol/ece251.git f:/verilog_sva_gh_scraper/data/full_repos/753282291
git clone --depth 1 --no-tags https://github.com/Shuregg/ialu-verification.git f:/verilog_sva_gh_scraper/data/full_repos/751502271
git clone --depth 1 --no-tags https://github.com/CarlosHuu/Digital_Circuits_and_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/765806026
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/I2C-Based-Memory-Substem.git f:/verilog_sva_gh_scraper/data/full_repos/767282400
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/ASYNCHRONOUS-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/767259452
git clone --depth 1 --no-tags https://github.com/jusanchez6/Digitales_2.git f:/verilog_sva_gh_scraper/data/full_repos/758240316
git clone --depth 1 --no-tags https://github.com/nickorlow/yayacemu.git f:/verilog_sva_gh_scraper/data/full_repos/750626559
git clone --depth 1 --no-tags https://github.com/mole99/tt06-tiny-shader.git f:/verilog_sva_gh_scraper/data/full_repos/759004998
git clone --depth 1 --no-tags https://github.com/Vishal2020Raja/KSAdder.git f:/verilog_sva_gh_scraper/data/full_repos/750310175
git clone --depth 1 --no-tags https://github.com/ogoldste/OpenTitan.git f:/verilog_sva_gh_scraper/data/full_repos/752601381
git clone --depth 1 --no-tags https://github.com/rgantonio/vsim-template.git f:/verilog_sva_gh_scraper/data/full_repos/753479170
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/vmods.git f:/verilog_sva_gh_scraper/data/full_repos/753940419
git clone --depth 1 --no-tags https://github.com/mkkassem/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754228894
git clone --depth 1 --no-tags https://github.com/sudohdl/uvm_1.2.git f:/verilog_sva_gh_scraper/data/full_repos/749357724
git clone --depth 1 --no-tags https://github.com/Venkata2001/master.git f:/verilog_sva_gh_scraper/data/full_repos/750410703
