Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  8 20:03:09 2020
| Host         : DESKTOP-6VR7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_timing_summary_routed.rpt -pb audio_timing_summary_routed.pb -rpx audio_timing_summary_routed.rpx -warn_on_violation
| Design       : audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.548       -0.548                      1                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    33  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.548       -0.548                      1                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.548ns,  Total Violation       -0.548ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND_PULSE_STATUS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.560ns  (logic 5.496ns (52.044%)  route 5.064ns (47.956%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  COUNTER_reg[6]/Q
                         net (fo=13, routed)          1.252     7.019    COUNTER_reg_n_0_[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  SOUND_PULSE_STATUS_i_154/O
                         net (fo=1, routed)           0.000     7.143    SOUND_PULSE_STATUS_i_154_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.544 r  SOUND_PULSE_STATUS_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     7.544    SOUND_PULSE_STATUS_reg_i_140_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  SOUND_PULSE_STATUS_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.658    SOUND_PULSE_STATUS_reg_i_110_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  SOUND_PULSE_STATUS_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.772    SOUND_PULSE_STATUS_reg_i_83_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.011 r  SOUND_PULSE_STATUS_reg_i_51/O[2]
                         net (fo=14, routed)          1.172     9.183    SOUND_PULSE_STATUS_reg_i_51_n_5
    SLICE_X6Y109         LUT6 (Prop_lut6_I4_O)        0.302     9.485 r  SOUND_PULSE_STATUS_i_69/O
                         net (fo=1, routed)           0.000     9.485    SOUND_PULSE_STATUS_i_69_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  SOUND_PULSE_STATUS_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.018    SOUND_PULSE_STATUS_reg_i_48_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.237 r  SOUND_PULSE_STATUS_reg_i_100/O[0]
                         net (fo=3, routed)           0.599    10.837    SOUND_PULSE_STATUS_reg_i_100_n_7
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.295    11.132 r  SOUND_PULSE_STATUS_i_59/O
                         net (fo=1, routed)           0.000    11.132    SOUND_PULSE_STATUS_i_59_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.533 r  SOUND_PULSE_STATUS_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.533    SOUND_PULSE_STATUS_reg_i_47_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.867 r  SOUND_PULSE_STATUS_reg_i_50/O[1]
                         net (fo=1, routed)           0.509    12.376    SOUND_PULSE_STATUS_reg_i_50_n_6
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.303    12.679 r  SOUND_PULSE_STATUS_i_40/O
                         net (fo=1, routed)           0.000    12.679    SOUND_PULSE_STATUS_i_40_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.257 r  SOUND_PULSE_STATUS_reg_i_18/O[2]
                         net (fo=2, routed)           0.444    13.701    SOUND_PULSE_STATUS_reg_i_18_n_5
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.653    14.354 r  SOUND_PULSE_STATUS_reg_i_12/O[3]
                         net (fo=1, routed)           0.590    14.944    SOUND_PULSE_STATUS_reg_i_12_n_4
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.306    15.250 r  SOUND_PULSE_STATUS_i_4_comp/O
                         net (fo=1, routed)           0.498    15.748    SOUND_PULSE_STATUS_i_4_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.124    15.872 r  SOUND_PULSE_STATUS_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.872    SOUND_PULSE_STATUS_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077    15.324    SOUND_PULSE_STATUS_reg
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.952ns (17.170%)  route 4.592ns (82.830%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.502    10.855    SOUND_ONOFF_STATUS0
    SLICE_X2Y103         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.524    14.727    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.952ns (17.170%)  route 4.592ns (82.830%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.502    10.855    SOUND_ONOFF_STATUS0
    SLICE_X2Y103         FDRE                                         r  COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  COUNTER_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.524    14.727    COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.952ns (17.092%)  route 4.618ns (82.908%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.527    10.880    SOUND_ONOFF_STATUS0
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.846    COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.952ns (17.536%)  route 4.477ns (82.464%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.386    10.739    SOUND_ONOFF_STATUS0
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.952ns (17.536%)  route 4.477ns (82.464%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.386    10.739    SOUND_ONOFF_STATUS0
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[24]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429    14.820    COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[4]_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.952ns (17.627%)  route 4.449ns (82.373%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.358    10.711    SOUND_ONOFF_STATUS0
    SLICE_X0Y104         FDRE                                         r  COUNTER_reg[4]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  COUNTER_reg[4]_replica/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    COUNTER_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.952ns (18.070%)  route 4.316ns (81.930%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.226    10.579    SOUND_ONOFF_STATUS0
    SLICE_X0Y107         FDRE                                         r  COUNTER_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  COUNTER_reg[20]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.952ns (18.085%)  route 4.312ns (81.915%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.222    10.574    SOUND_ONOFF_STATUS0
    SLICE_X1Y107         FDRE                                         r  COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  COUNTER_reg[17]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 COUNTER_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.626%)  route 4.159ns (81.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  COUNTER_reg[21]/Q
                         net (fo=11, routed)          0.997     6.763    COUNTER_reg_n_0_[21]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  COUNTER[24]_i_10/O
                         net (fo=1, routed)           1.008     7.896    COUNTER[24]_i_10_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  COUNTER[24]_i_9/O
                         net (fo=1, routed)           0.430     8.450    COUNTER[24]_i_9_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.574 f  COUNTER[24]_i_5/O
                         net (fo=1, routed)           0.655     9.229    COUNTER[24]_i_5_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.124     9.353 r  COUNTER[24]_i_1/O
                         net (fo=26, routed)          1.069    10.421    SOUND_ONOFF_STATUS0
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.822    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SOUND_ONOFF_STATUS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND_ONOFF_STATUS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  SOUND_ONOFF_STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  SOUND_ONOFF_STATUS_reg/Q
                         net (fo=3, routed)           0.168     1.826    SOUND_ONOFF_STATUS_reg_n_0
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  SOUND_ONOFF_STATUS_i_1/O
                         net (fo=1, routed)           0.000     1.871    SOUND_ONOFF_STATUS_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  SOUND_ONOFF_STATUS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  SOUND_ONOFF_STATUS_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.091     1.607    SOUND_ONOFF_STATUS_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SOUND_PULSE_STATUS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.321%)  route 0.190ns (53.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  SOUND_PULSE_STATUS_reg/Q
                         net (fo=2, routed)           0.190     1.868    SOUND_PULSE_STATUS_reg_n_0
    SLICE_X1Y112         FDRE                                         r  AUD_PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  AUD_PWM_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.059     1.588    AUD_PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 COUNTER_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.030%)  route 0.182ns (41.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  COUNTER_reg[23]/Q
                         net (fo=9, routed)           0.182     1.840    COUNTER_reg_n_0_[23]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.951 r  COUNTER_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.951    data0[23]
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.071%)  route 0.246ns (56.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_reg[0]/Q
                         net (fo=5, routed)           0.246     1.904    COUNTER_reg_n_0_[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.045     1.949 r  COUNTER[0]_i_1/O
                         net (fo=2, routed)           0.000     1.949    COUNTER[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.092     1.609    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.272ns (58.662%)  route 0.192ns (41.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  COUNTER_reg[4]/Q
                         net (fo=4, routed)           0.192     1.873    COUNTER_reg_n_0_[4]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.981 r  COUNTER_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.981    data0[4]
    SLICE_X0Y104         FDRE                                         r  COUNTER_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  COUNTER_reg[4]_replica/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.102     1.635    COUNTER_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 COUNTER_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.285ns (60.994%)  route 0.182ns (39.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  COUNTER_reg[23]/Q
                         net (fo=9, routed)           0.182     1.840    COUNTER_reg_n_0_[23]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.984 r  COUNTER_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.984    data0[24]
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  COUNTER_reg[24]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 COUNTER_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.920%)  route 0.178ns (41.080%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  COUNTER_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_reg[9]/Q
                         net (fo=13, routed)          0.119     1.778    COUNTER_reg_n_0_[9]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  COUNTER_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.059     1.952    data0[9]
    SLICE_X1Y106         FDRE                                         r  COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  COUNTER_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.008     1.525    COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.292ns (54.292%)  route 0.246ns (45.708%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_reg[5]/Q
                         net (fo=13, routed)          0.246     1.904    COUNTER_reg_n_0_[5]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.055 r  COUNTER_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    data0[6]
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  COUNTER_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 SOUND_PULSE_STATUS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND_PULSE_STATUS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.366%)  route 0.382ns (64.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  SOUND_PULSE_STATUS_reg/Q
                         net (fo=2, routed)           0.382     2.060    SOUND_PULSE_STATUS_reg_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045     2.105 r  SOUND_PULSE_STATUS_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.105    SOUND_PULSE_STATUS_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  SOUND_PULSE_STATUS_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120     1.634    SOUND_PULSE_STATUS_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.125%)  route 0.359ns (65.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_reg[0]/Q
                         net (fo=5, routed)           0.246     1.904    COUNTER_reg_n_0_[0]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.045     1.949 r  COUNTER[0]_i_1/O
                         net (fo=2, routed)           0.113     2.062    COUNTER[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  COUNTER_reg[0]_replica/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.070     1.587    COUNTER_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    AUD_PWM_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107    COUNTER_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    COUNTER_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y107    COUNTER_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    COUNTER_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    COUNTER_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    COUNTER_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    COUNTER_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    LED_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    LED_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    COUNTER_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    AUD_PWM_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    AUD_PWM_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    SOUND_PULSE_STATUS_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    AUD_PWM_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    COUNTER_reg[17]/C



