/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [49:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[133] & in_data[109]);
  assign celloutsig_1_3z = !(in_data[123] ? in_data[144] : celloutsig_1_2z);
  assign celloutsig_1_10z = !(in_data[147] ? in_data[171] : celloutsig_1_4z);
  assign celloutsig_0_5z = ~(in_data[48] | in_data[93]);
  assign celloutsig_1_5z = ~in_data[161];
  assign celloutsig_0_1z = ~((in_data[38] | celloutsig_0_0z) & in_data[66]);
  assign celloutsig_0_7z = in_data[25:18] + in_data[67:60];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 24'h000000;
    else _00_ <= { in_data[59:43], celloutsig_0_3z };
  reg [7:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 8'h00;
    else _09_ <= { in_data[24:22], celloutsig_0_28z, celloutsig_0_11z };
  assign out_data[7:0] = _09_;
  assign celloutsig_0_9z = _00_[14:12] & { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[8:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z[0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_7z[10:2] || celloutsig_1_7z[8:0];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } || _00_[10:1];
  assign celloutsig_0_13z = { _00_[12:11], celloutsig_0_9z } || celloutsig_0_7z[4:0];
  assign celloutsig_1_19z = celloutsig_1_18z[2:0] % { 1'h1, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_1z } * { celloutsig_0_17z[3], celloutsig_0_9z };
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z[11:5] : { in_data[71:66], celloutsig_0_1z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z[2:1], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_4z = & { celloutsig_1_1z, in_data[118:108] };
  assign celloutsig_1_12z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, in_data[159:154], in_data[118:108] };
  assign celloutsig_0_12z = & { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z[1] };
  assign celloutsig_1_1z = in_data[170] & in_data[164];
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[129];
  assign celloutsig_0_0z = ^ in_data[75:67];
  assign celloutsig_0_11z = ^ celloutsig_0_8z[30:22];
  assign celloutsig_0_31z = ^ { celloutsig_0_28z[2:1], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[136:131], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } << { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_10z = _00_[16:11] << { _00_[21:17], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_7z[11:3], celloutsig_1_0z, celloutsig_1_8z } >> { celloutsig_1_9z[18:10], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:2], celloutsig_1_0z, celloutsig_1_12z } >> celloutsig_1_14z[5:0];
  assign celloutsig_0_2z = { in_data[61:55], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[174:168], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } ~^ { in_data[116:106], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[93:45], celloutsig_0_5z } ~^ { celloutsig_0_2z[9], celloutsig_0_7z, celloutsig_0_5z, _00_, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z } ~^ { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z };
  assign { out_data[133:128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
