{"vcs1":{"timestamp_begin":1684934291.608102422, "rt":2.66, "ut":0.54, "st":0.21}}
{"vcselab":{"timestamp_begin":1684934294.364683075, "rt":1.99, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1684934296.428051496, "rt":0.55, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684934290.882514642}
{"VCS_COMP_START_TIME": 1684934290.882514642}
{"VCS_COMP_END_TIME": 1684934298.640419626}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331204}}
{"stitch_vcselab": {"peak_mem": 220288}}
