library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Four_bit_subtractor is
    Port (
        A     : in  std_logic_vector(3 downto 0);
        B     : in  std_logic_vector(3 downto 0);
        DIFF  : out std_logic_vector(7 downto 0)
    );
end Four_bit_subtractor;

architecture Structural of Four_bit_subtractor is

    component Four_bit_adder
        Port (
            A    : in  std_logic_vector(7 downto 0);
            B    : in  std_logic_vector(7 downto 0);
            SUM  : out std_logic_vector(7 downto 0)
        );
    end component;

    signal A_ext    : std_logic_vector(7 downto 0);
    signal B_ext    : std_logic_vector(7 downto 0);
    signal B_two's_comp   : std_logic_vector(7 downto 0);
begin

    A_ext <= "0000" & A;
    B_ext <= "0000" & B;


    process(B_ext)
        variable tmp : unsigned(7 downto 0);
    begin
        tmp := (not unsigned(B_ext)) + 1;
        B_two's_comp <= std_logic_vector(tmp);
    end process;


    ADDER_INST: Four_bit_adder
        port map (
            A   => A_ext,
            B   => B_two's_comp,
            SUM => DIFF
        );
end Structural;
