{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 15:19:16 2015 " "Info: Processing started: Thu May 14 15:19:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off keyboard -c keyboard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off keyboard -c keyboard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[0\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[0\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[3\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[3\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[2\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[2\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[1\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[1\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[6\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[6\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "scan_code_to_ascii:ascii\|ascii\[5\] " "Warning: Node \"scan_code_to_ascii:ascii\|ascii\[5\]\" is a latch" {  } { { "scan_code_to_ascii.vhd" "" { Text "H:/keyboard/scan_code_to_ascii.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[3\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[2\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[1\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d6\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[6\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[5\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[4\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[0\] " "Warning: Node \"hex_to_seven:sev\|dec_7seg_hex:d7\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ps2_rec:rec\|current_state.done " "Info: Detected ripple clock \"ps2_rec:rec\|current_state.done\" as buffer" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_rec:rec\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register ps2_rec:rec\|current_filter\[6\] register ps2_rec:rec\|current_data\[1\] 266.6 MHz 3.751 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 266.6 MHz between source register \"ps2_rec:rec\|current_filter\[6\]\" and destination register \"ps2_rec:rec\|current_data\[1\]\" (period= 3.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.531 ns + Longest register register " "Info: + Longest register to register delay is 3.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_rec:rec\|current_filter\[6\] 1 REG LCFF_X15_Y19_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y19_N25; Fanout = 3; REG Node = 'ps2_rec:rec\|current_filter\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|current_filter[6] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.398 ns) 0.750 ns ps2_rec:rec\|Equal0~0 2 COMB LCCOMB_X15_Y19_N8 2 " "Info: 2: + IC(0.352 ns) + CELL(0.398 ns) = 0.750 ns; Loc. = LCCOMB_X15_Y19_N8; Fanout = 2; COMB Node = 'ps2_rec:rec\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ps2_rec:rec|current_filter[6] ps2_rec:rec|Equal0~0 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.437 ns) 1.661 ns ps2_rec:rec\|next_filter_clock~4 3 COMB LCCOMB_X15_Y19_N16 2 " "Info: 3: + IC(0.474 ns) + CELL(0.437 ns) = 1.661 ns; Loc. = LCCOMB_X15_Y19_N16; Fanout = 2; COMB Node = 'ps2_rec:rec\|next_filter_clock~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { ps2_rec:rec|Equal0~0 ps2_rec:rec|next_filter_clock~4 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 2.215 ns ps2_rec:rec\|current_data\[8\]~1 4 COMB LCCOMB_X15_Y19_N2 10 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X15_Y19_N2; Fanout = 10; COMB Node = 'ps2_rec:rec\|current_data\[8\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { ps2_rec:rec|next_filter_clock~4 ps2_rec:rec|current_data[8]~1 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.660 ns) 3.531 ns ps2_rec:rec\|current_data\[1\] 5 REG LCFF_X17_Y19_N13 15 " "Info: 5: + IC(0.656 ns) + CELL(0.660 ns) = 3.531 ns; Loc. = LCFF_X17_Y19_N13; Fanout = 15; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 50.13 % ) " "Info: Total cell delay = 1.770 ns ( 50.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.761 ns ( 49.87 % ) " "Info: Total interconnect delay = 1.761 ns ( 49.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { ps2_rec:rec|current_filter[6] ps2_rec:rec|Equal0~0 ps2_rec:rec|next_filter_clock~4 ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { ps2_rec:rec|current_filter[6] {} ps2_rec:rec|Equal0~0 {} ps2_rec:rec|next_filter_clock~4 {} ps2_rec:rec|current_data[8]~1 {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.352ns 0.474ns 0.279ns 0.656ns } { 0.000ns 0.398ns 0.437ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ps2_rec:rec\|current_data\[1\] 3 REG LCFF_X17_Y19_N13 15 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y19_N13; Fanout = 15; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.687 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns ps2_rec:rec\|current_filter\[6\] 3 REG LCFF_X15_Y19_N25 3 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X15_Y19_N25; Fanout = 3; REG Node = 'ps2_rec:rec\|current_filter\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock~clkctrl ps2_rec:rec|current_filter[6] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { Clock Clock~clkctrl ps2_rec:rec|current_filter[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_filter[6] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { Clock Clock~clkctrl ps2_rec:rec|current_filter[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_filter[6] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.531 ns" { ps2_rec:rec|current_filter[6] ps2_rec:rec|Equal0~0 ps2_rec:rec|next_filter_clock~4 ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.531 ns" { ps2_rec:rec|current_filter[6] {} ps2_rec:rec|Equal0~0 {} ps2_rec:rec|next_filter_clock~4 {} ps2_rec:rec|current_data[8]~1 {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.352ns 0.474ns 0.279ns 0.656ns } { 0.000ns 0.398ns 0.437ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { Clock Clock~clkctrl ps2_rec:rec|current_filter[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_filter[6] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 56 " "Warning: Circuit may not operate. Detected 56 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps2_rec:rec\|current_data\[4\] hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] Clock 1.93 ns " "Info: Found hold time violation between source  pin or register \"ps2_rec:rec\|current_data\[4\]\" and destination pin or register \"hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" for clock \"Clock\" (Hold time is 1.93 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.351 ns + Largest " "Info: + Largest clock skew is 3.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.032 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 6.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.825 ns ps2_rec:rec\|current_state.done 2 REG LCFF_X16_Y19_N29 9 " "Info: 2: + IC(1.039 ns) + CELL(0.787 ns) = 2.825 ns; Loc. = LCFF_X16_Y19_N29; Fanout = 9; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { Clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.000 ns) 4.526 ns ps2_rec:rec\|current_state.done~clkctrl 3 COMB CLKCTRL_G1 25 " "Info: 3: + IC(1.701 ns) + CELL(0.000 ns) = 4.526 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'ps2_rec:rec\|current_state.done~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 6.032 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] 4 REG LCCOMB_X17_Y19_N24 1 " "Info: 4: + IC(1.356 ns) + CELL(0.150 ns) = 6.032 ns; Loc. = LCCOMB_X17_Y19_N24; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 32.10 % ) " "Info: Total cell delay = 1.936 ns ( 32.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 67.90 % ) " "Info: Total interconnect delay = 4.096 ns ( 67.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { Clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { Clock {} Clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] {} } { 0.000ns 0.000ns 1.039ns 1.701ns 1.356ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ps2_rec:rec\|current_data\[4\] 3 REG LCFF_X17_Y19_N7 14 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y19_N7; Fanout = 14; REG Node = 'ps2_rec:rec\|current_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clock~clkctrl ps2_rec:rec|current_data[4] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { Clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { Clock {} Clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] {} } { 0.000ns 0.000ns 1.039ns 1.701ns 1.356ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.171 ns - Shortest register register " "Info: - Shortest register to register delay is 1.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_rec:rec\|current_data\[4\] 1 REG LCFF_X17_Y19_N7 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y19_N7; Fanout = 14; REG Node = 'ps2_rec:rec\|current_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_rec:rec|current_data[4] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns hex_to_seven:sev\|dec_7seg_hex:d0\|Mux2~0 2 COMB LCCOMB_X17_Y19_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y19_N6; Fanout = 1; COMB Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ps2_rec:rec|current_data[4] hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.419 ns) 1.171 ns hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] 3 REG LCCOMB_X17_Y19_N24 1 " "Info: 3: + IC(0.429 ns) + CELL(0.419 ns) = 1.171 ns; Loc. = LCCOMB_X17_Y19_N24; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 63.36 % ) " "Info: Total cell delay = 0.742 ns ( 63.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 36.64 % ) " "Info: Total interconnect delay = 0.429 ns ( 36.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { ps2_rec:rec|current_data[4] hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.171 ns" { ps2_rec:rec|current_data[4] {} hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] {} } { 0.000ns 0.000ns 0.429ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { Clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { Clock {} Clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] {} } { 0.000ns 0.000ns 1.039ns 1.701ns 1.356ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { ps2_rec:rec|current_data[4] hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.171 ns" { ps2_rec:rec|current_data[4] {} hex_to_seven:sev|dec_7seg_hex:d0|Mux2~0 {} hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4] {} } { 0.000ns 0.000ns 0.429ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ps2_rec:rec\|current_data\[1\] En Clock 6.485 ns register " "Info: tsu for register \"ps2_rec:rec\|current_data\[1\]\" (data pin = \"En\", clock pin = \"Clock\") is 6.485 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.202 ns + Longest pin register " "Info: + Longest pin to register delay is 9.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns En 1 PIN PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; PIN Node = 'En'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.943 ns) + CELL(0.275 ns) 7.060 ns ps2_rec:rec\|current_data\[8\]~0 2 COMB LCCOMB_X16_Y19_N12 1 " "Info: 2: + IC(5.943 ns) + CELL(0.275 ns) = 7.060 ns; Loc. = LCCOMB_X16_Y19_N12; Fanout = 1; COMB Node = 'ps2_rec:rec\|current_data\[8\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.218 ns" { En ps2_rec:rec|current_data[8]~0 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.376 ns) 7.886 ns ps2_rec:rec\|current_data\[8\]~1 3 COMB LCCOMB_X15_Y19_N2 10 " "Info: 3: + IC(0.450 ns) + CELL(0.376 ns) = 7.886 ns; Loc. = LCCOMB_X15_Y19_N2; Fanout = 10; COMB Node = 'ps2_rec:rec\|current_data\[8\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { ps2_rec:rec|current_data[8]~0 ps2_rec:rec|current_data[8]~1 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.660 ns) 9.202 ns ps2_rec:rec\|current_data\[1\] 4 REG LCFF_X17_Y19_N13 15 " "Info: 4: + IC(0.656 ns) + CELL(0.660 ns) = 9.202 ns; Loc. = LCFF_X17_Y19_N13; Fanout = 15; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 23.40 % ) " "Info: Total cell delay = 2.153 ns ( 23.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.049 ns ( 76.60 % ) " "Info: Total interconnect delay = 7.049 ns ( 76.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.202 ns" { En ps2_rec:rec|current_data[8]~0 ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.202 ns" { En {} En~combout {} ps2_rec:rec|current_data[8]~0 {} ps2_rec:rec|current_data[8]~1 {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 5.943ns 0.450ns 0.656ns } { 0.000ns 0.842ns 0.275ns 0.376ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ps2_rec:rec\|current_data\[1\] 3 REG LCFF_X17_Y19_N13 15 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X17_Y19_N13; Fanout = 15; REG Node = 'ps2_rec:rec\|current_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.202 ns" { En ps2_rec:rec|current_data[8]~0 ps2_rec:rec|current_data[8]~1 ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.202 ns" { En {} En~combout {} ps2_rec:rec|current_data[8]~0 {} ps2_rec:rec|current_data[8]~1 {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 5.943ns 0.450ns 0.656ns } { 0.000ns 0.842ns 0.275ns 0.376ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl ps2_rec:rec|current_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock display\[12\] hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] 13.790 ns register " "Info: tco from clock \"Clock\" to destination pin \"display\[12\]\" through register \"hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is 13.790 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.084 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.825 ns ps2_rec:rec\|current_state.done 2 REG LCFF_X16_Y19_N29 9 " "Info: 2: + IC(1.039 ns) + CELL(0.787 ns) = 2.825 ns; Loc. = LCFF_X16_Y19_N29; Fanout = 9; REG Node = 'ps2_rec:rec\|current_state.done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { Clock ps2_rec:rec|current_state.done } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.000 ns) 4.526 ns ps2_rec:rec\|current_state.done~clkctrl 3 COMB CLKCTRL_G1 25 " "Info: 3: + IC(1.701 ns) + CELL(0.000 ns) = 4.526 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'ps2_rec:rec\|current_state.done~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.150 ns) 6.084 ns hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] 4 REG LCCOMB_X17_Y18_N28 1 " "Info: 4: + IC(1.408 ns) + CELL(0.150 ns) = 6.084 ns; Loc. = LCCOMB_X17_Y18_N28; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.82 % ) " "Info: Total cell delay = 1.936 ns ( 31.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.148 ns ( 68.18 % ) " "Info: Total interconnect delay = 4.148 ns ( 68.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { Clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { Clock {} Clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] {} } { 0.000ns 0.000ns 1.039ns 1.701ns 1.408ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.706 ns + Longest register pin " "Info: + Longest register to pin delay is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] 1 REG LCCOMB_X17_Y18_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y18_N28; Fanout = 1; REG Node = 'hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "H:/keyboard/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(2.632 ns) 7.706 ns display\[12\] 2 PIN PIN_AA23 0 " "Info: 2: + IC(5.074 ns) + CELL(2.632 ns) = 7.706 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'display\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] display[12] } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 34.16 % ) " "Info: Total cell delay = 2.632 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 65.84 % ) " "Info: Total interconnect delay = 5.074 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] display[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] {} display[12] {} } { 0.000ns 5.074ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { Clock ps2_rec:rec|current_state.done ps2_rec:rec|current_state.done~clkctrl hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { Clock {} Clock~combout {} ps2_rec:rec|current_state.done {} ps2_rec:rec|current_state.done~clkctrl {} hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] {} } { 0.000ns 0.000ns 1.039ns 1.701ns 1.408ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] display[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { hex_to_seven:sev|dec_7seg_hex:d1|segment_data[1] {} display[12] {} } { 0.000ns 5.074ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_rec:rec\|current_state.idle En Clock -4.068 ns register " "Info: th for register \"ps2_rec:rec\|current_state.idle\" (data pin = \"En\", clock pin = \"Clock\") is -4.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns ps2_rec:rec\|current_state.idle 3 REG LCFF_X16_Y19_N3 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 2; REG Node = 'ps2_rec:rec\|current_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Clock~clkctrl ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { Clock Clock~clkctrl ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.014 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns En 1 PIN PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; PIN Node = 'En'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "keyboard_interface.vhd" "" { Text "H:/keyboard/keyboard_interface.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.938 ns) + CELL(0.150 ns) 6.930 ns ps2_rec:rec\|Selector14~0 2 COMB LCCOMB_X16_Y19_N2 1 " "Info: 2: + IC(5.938 ns) + CELL(0.150 ns) = 6.930 ns; Loc. = LCCOMB_X16_Y19_N2; Fanout = 1; COMB Node = 'ps2_rec:rec\|Selector14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { En ps2_rec:rec|Selector14~0 } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.014 ns ps2_rec:rec\|current_state.idle 3 REG LCFF_X16_Y19_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.014 ns; Loc. = LCFF_X16_Y19_N3; Fanout = 2; REG Node = 'ps2_rec:rec\|current_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ps2_rec:rec|Selector14~0 ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "H:/keyboard/ps2_rec.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 15.34 % ) " "Info: Total cell delay = 1.076 ns ( 15.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.938 ns ( 84.66 % ) " "Info: Total interconnect delay = 5.938 ns ( 84.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { En ps2_rec:rec|Selector14~0 ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { En {} En~combout {} ps2_rec:rec|Selector14~0 {} ps2_rec:rec|current_state.idle {} } { 0.000ns 0.000ns 5.938ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { Clock Clock~clkctrl ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { Clock {} Clock~combout {} Clock~clkctrl {} ps2_rec:rec|current_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { En ps2_rec:rec|Selector14~0 ps2_rec:rec|current_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { En {} En~combout {} ps2_rec:rec|Selector14~0 {} ps2_rec:rec|current_state.idle {} } { 0.000ns 0.000ns 5.938ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 15:19:18 2015 " "Info: Processing ended: Thu May 14 15:19:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
