# Synthesis Sweep Results

**Date:** 2026-01-04 10:02:26.073686

| Job | Tool | Result | Memory Instances |
|---|---|---|---|
| native_32_1024_verilog_XILINX | vivado | ✅ PASS | 1x BlockRAM |
| native_32_1024_verilog_XILINX | yosys | ✅ PASS | Inferred (Generic) |
| native_64_2048_vhdl_ALTERA | quartus | ✅ PASS | altsyncram |
| native_64_2048_vhdl_ALTERA | yosys | ✅ PASS | Inferred (Generic) |
| native_32_2048_verilog_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| native_32_2048_verilog_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| native_64_1024_vhdl_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| native_64_1024_vhdl_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| axi_32_1024_verilog_XILINX | vivado | ✅ PASS | 1x BlockRAM |
| axi_32_1024_verilog_XILINX | yosys | ✅ PASS | Inferred (Generic) |
| axi_64_2048_vhdl_ALTERA | quartus | ✅ PASS | altsyncram |
| axi_64_2048_vhdl_ALTERA | yosys | ✅ PASS | Inferred (Generic) |
| axi_32_2048_verilog_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| axi_32_2048_verilog_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| axi_64_1024_vhdl_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| axi_64_1024_vhdl_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| apb_32_1024_verilog_XILINX | vivado | ✅ PASS | 1x BlockRAM |
| apb_32_1024_verilog_XILINX | yosys | ✅ PASS | Inferred (Generic) |
| apb_64_2048_vhdl_ALTERA | quartus | ✅ PASS | altsyncram |
| apb_64_2048_vhdl_ALTERA | yosys | ✅ PASS | Inferred (Generic) |
| apb_32_2048_verilog_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| apb_32_2048_verilog_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| apb_64_1024_vhdl_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| apb_64_1024_vhdl_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| wb_32_1024_verilog_XILINX | vivado | ✅ PASS | 1x BlockRAM |
| wb_32_1024_verilog_XILINX | yosys | ✅ PASS | Inferred (Generic) |
| wb_64_2048_vhdl_ALTERA | quartus | ✅ PASS | altsyncram |
| wb_64_2048_vhdl_ALTERA | yosys | ✅ PASS | Inferred (Generic) |
| wb_32_2048_verilog_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| wb_32_2048_verilog_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| wb_64_1024_vhdl_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| wb_64_1024_vhdl_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| ahb_32_1024_verilog_XILINX | vivado | ✅ PASS | 1x BlockRAM |
| ahb_32_1024_verilog_XILINX | yosys | ✅ PASS | Inferred (Generic) |
| ahb_64_2048_vhdl_ALTERA | quartus | ✅ PASS | altsyncram |
| ahb_64_2048_vhdl_ALTERA | yosys | ✅ PASS | Inferred (Generic) |
| ahb_32_2048_verilog_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| ahb_32_2048_verilog_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
| ahb_64_1024_vhdl_GENERIC | yosys | ✅ PASS | Inferred (Generic) |
| ahb_64_1024_vhdl_GENERIC | vivado | ✅ PASS | 2x BlockRAM |
