-- VHDL for IBM SMS ALD page 14.18.06.1
-- Title: ZONE ADDER 16K-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/26/2020 4:26:41 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_06_1_ZONE_ADDER_16K_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ZONE_ADDER_A_BITS_EVEN:	 in STD_LOGIC;
		PS_NO_CARRY_FOR_ZONE_ADDER:	 in STD_LOGIC;
		PS_CARRY_FOR_ZONE_ADDER:	 in STD_LOGIC;
		PS_ZONE_ADDER_TWO_BIT:	 in STD_LOGIC;
		PS_ZONE_ADDER_NOT_TWO_BIT:	 in STD_LOGIC;
		MS_ZONE_ADDER_A_B_DOT_B_B:	 in STD_LOGIC;
		PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN:	 in STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1:	 out STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2:	 out STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1:	 out STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2:	 out STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1:	 out STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2:	 out STD_LOGIC;
		PS_ZONE_ADDER_CARRY:	 out STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1:	 out STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2:	 out STD_LOGIC;
		MS_ZONE_ADDER_CARRY:	 out STD_LOGIC);
end ALD_14_18_06_1_ZONE_ADDER_16K_ACC;

architecture behavioral of ALD_14_18_06_1_ZONE_ADDER_16K_ACC is 

	signal OUT_5A_R: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_3B_F: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_2H_Q: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_2I_P: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;

begin

	OUT_5A_R <= NOT PS_ZONE_ADDER_A_BITS_EVEN;
	OUT_4A_C <= NOT OUT_5A_R;
	OUT_3B_F <= NOT(OUT_5A_R AND PS_ZONE_ADDER_TWO_BIT AND PS_NO_CARRY_FOR_ZONE_ADDER );
	OUT_3C_F <= NOT(OUT_4A_C AND PS_ZONE_ADDER_TWO_BIT AND PS_CARRY_FOR_ZONE_ADDER );
	OUT_3D_E <= NOT(OUT_4A_C AND PS_NO_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_TWO_BIT );
	OUT_3E_E <= NOT(OUT_5A_R AND PS_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_NOT_TWO_BIT );
	OUT_3F_D <= NOT(OUT_5A_R AND PS_NO_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_NOT_TWO_BIT );
	OUT_3G_D <= NOT(OUT_4A_C AND PS_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_NOT_TWO_BIT );
	OUT_3H_C <= NOT(OUT_4A_C AND PS_NO_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_NOT_TWO_BIT );
	OUT_2H_Q <= OUT_3I_D;
	OUT_4I_C <= NOT(OUT_5A_R AND PS_CARRY_FOR_ZONE_ADDER AND PS_ZONE_ADDER_TWO_BIT );
	OUT_3I_D <= NOT(OUT_4I_C AND MS_ZONE_ADDER_A_B_DOT_B_B AND PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN );
	OUT_2I_P <= NOT(OUT_3I_D );
	OUT_1I_C <= OUT_4I_C;

	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 <= OUT_3B_F;
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 <= OUT_3C_F;
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 <= OUT_3D_E;
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 <= OUT_3E_E;
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 <= OUT_3F_D;
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 <= OUT_3G_D;
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 <= OUT_3H_C;
	PS_ZONE_ADDER_CARRY <= OUT_2H_Q;
	MS_ZONE_ADDER_CARRY <= OUT_2I_P;
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 <= OUT_1I_C;


end;
