// Seed: 45219967
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_0 = id_0;
  uwire id_3;
  logic id_4;
  type_7(
      1, 1'b0, 1, id_2
  );
  assign id_3[1] = 1;
endmodule
