Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: MyAsyncRegisterStruct.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MyAsyncRegisterStruct.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MyAsyncRegisterStruct"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : MyAsyncRegisterStruct
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\XilinxLabs\Lab4\MyDLatchBeh.vhd" into library work
Parsing entity <MyDLatchBeh>.
Parsing architecture <Behavioral> of entity <mydlatchbeh>.
Parsing VHDL file "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd" into library work
Parsing entity <MyAsyncRegisterStruct>.
Parsing architecture <Behavioral> of entity <myasyncregisterstruct>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MyAsyncRegisterStruct> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MyDLatchBeh> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\XilinxLabs\Lab4\MyDLatchBeh.vhd" Line 43: res should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MyAsyncRegisterStruct>.
    Related source file is "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd".
        bitness = 4
INFO:Xst:3210 - "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd" line 52: Output port <nQ> of the instance <MyDLatches[0].DLatch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd" line 52: Output port <nQ> of the instance <MyDLatches[1].DLatch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd" line 52: Output port <nQ> of the instance <MyDLatches[2].DLatch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxLabs\Lab4\MyAsyncRegisterStruct.vhd" line 52: Output port <nQ> of the instance <MyDLatches[3].DLatch> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MyAsyncRegisterStruct> synthesized.

Synthesizing Unit <MyDLatchBeh>.
    Related source file is "D:\XilinxLabs\Lab4\MyDLatchBeh.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <nQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
Unit <MyDLatchBeh> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 8
 1-bit latch                                           : 8
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <MyDLatches[3].DLatch/nQ> of sequential type is unconnected in block <MyAsyncRegisterStruct>.
WARNING:Xst:2677 - Node <MyDLatches[2].DLatch/nQ> of sequential type is unconnected in block <MyAsyncRegisterStruct>.
WARNING:Xst:2677 - Node <MyDLatches[1].DLatch/nQ> of sequential type is unconnected in block <MyAsyncRegisterStruct>.
WARNING:Xst:2677 - Node <MyDLatches[0].DLatch/nQ> of sequential type is unconnected in block <MyAsyncRegisterStruct>.

Optimizing unit <MyAsyncRegisterStruct> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MyAsyncRegisterStruct, actual ratio is 0.
Latch MyDLatches[3].DLatch/res has been replicated 1 time(s) to handle iob=true attribute.
Latch MyDLatches[2].DLatch/res has been replicated 1 time(s) to handle iob=true attribute.
Latch MyDLatches[1].DLatch/res has been replicated 1 time(s) to handle iob=true attribute.
Latch MyDLatches[0].DLatch/res has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MyAsyncRegisterStruct.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4
#      LUT2                        : 4
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  11440     0%  
 Number of Slice LUTs:                    4  out of   5720     0%  
    Number used as Logic:                 4  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      8
   Number with an unused Flip Flop:       4  out of      8    50%  
   Number with an unused LUT:             4  out of      8    50%  
   Number of fully used LUT-FF pairs:     0  out of      8     0%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    186     4%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                        | Clock buffer(FF name)            | Load  |
------------------------------------------------------------------------------------+----------------------------------+-------+
MyDLatches[3].DLatch/res_D_XOR_1_o(MyDLatches[3].DLatch/Mxor_res_D_XOR_1_o_xo<0>1:O)| NONE(*)(MyDLatches[3].DLatch/res)| 2     |
MyDLatches[2].DLatch/res_D_XOR_1_o(MyDLatches[2].DLatch/Mxor_res_D_XOR_1_o_xo<0>1:O)| NONE(*)(MyDLatches[2].DLatch/res)| 2     |
MyDLatches[1].DLatch/res_D_XOR_1_o(MyDLatches[1].DLatch/Mxor_res_D_XOR_1_o_xo<0>1:O)| NONE(*)(MyDLatches[1].DLatch/res)| 2     |
MyDLatches[0].DLatch/res_D_XOR_1_o(MyDLatches[0].DLatch/Mxor_res_D_XOR_1_o_xo<0>1:O)| NONE(*)(MyDLatches[0].DLatch/res)| 2     |
------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 2.129ns
   Maximum output required time after clock: 4.174ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MyDLatches[3].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.129ns (Levels of Logic = 1)
  Source:            D<3> (PAD)
  Destination:       MyDLatches[3].DLatch/res (LATCH)
  Destination Clock: MyDLatches[3].DLatch/res_D_XOR_1_o falling

  Data Path: D<3> to MyDLatches[3].DLatch/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  D_3_IBUF (D_3_IBUF)
     LD:D                      0.036          MyDLatches[3].DLatch/res
    ----------------------------------------
    Total                      2.129ns (1.364ns logic, 0.765ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MyDLatches[2].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.129ns (Levels of Logic = 1)
  Source:            D<2> (PAD)
  Destination:       MyDLatches[2].DLatch/res (LATCH)
  Destination Clock: MyDLatches[2].DLatch/res_D_XOR_1_o falling

  Data Path: D<2> to MyDLatches[2].DLatch/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  D_2_IBUF (D_2_IBUF)
     LD:D                      0.036          MyDLatches[2].DLatch/res
    ----------------------------------------
    Total                      2.129ns (1.364ns logic, 0.765ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MyDLatches[1].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.129ns (Levels of Logic = 1)
  Source:            D<1> (PAD)
  Destination:       MyDLatches[1].DLatch/res (LATCH)
  Destination Clock: MyDLatches[1].DLatch/res_D_XOR_1_o falling

  Data Path: D<1> to MyDLatches[1].DLatch/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  D_1_IBUF (D_1_IBUF)
     LD:D                      0.036          MyDLatches[1].DLatch/res
    ----------------------------------------
    Total                      2.129ns (1.364ns logic, 0.765ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MyDLatches[0].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.129ns (Levels of Logic = 1)
  Source:            D<0> (PAD)
  Destination:       MyDLatches[0].DLatch/res (LATCH)
  Destination Clock: MyDLatches[0].DLatch/res_D_XOR_1_o falling

  Data Path: D<0> to MyDLatches[0].DLatch/res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  D_0_IBUF (D_0_IBUF)
     LD:D                      0.036          MyDLatches[0].DLatch/res
    ----------------------------------------
    Total                      2.129ns (1.364ns logic, 0.765ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MyDLatches[3].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            MyDLatches[3].DLatch/res_1 (LATCH)
  Destination:       Q<3> (PAD)
  Source Clock:      MyDLatches[3].DLatch/res_D_XOR_1_o falling

  Data Path: MyDLatches[3].DLatch/res_1 to Q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  MyDLatches[3].DLatch/res_1 (MyDLatches[3].DLatch/res_1)
     OBUF:I->O                 2.912          Q_3_OBUF (Q<3>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MyDLatches[2].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            MyDLatches[2].DLatch/res_1 (LATCH)
  Destination:       Q<2> (PAD)
  Source Clock:      MyDLatches[2].DLatch/res_D_XOR_1_o falling

  Data Path: MyDLatches[2].DLatch/res_1 to Q<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  MyDLatches[2].DLatch/res_1 (MyDLatches[2].DLatch/res_1)
     OBUF:I->O                 2.912          Q_2_OBUF (Q<2>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MyDLatches[1].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            MyDLatches[1].DLatch/res_1 (LATCH)
  Destination:       Q<1> (PAD)
  Source Clock:      MyDLatches[1].DLatch/res_D_XOR_1_o falling

  Data Path: MyDLatches[1].DLatch/res_1 to Q<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  MyDLatches[1].DLatch/res_1 (MyDLatches[1].DLatch/res_1)
     OBUF:I->O                 2.912          Q_1_OBUF (Q<1>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MyDLatches[0].DLatch/res_D_XOR_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            MyDLatches[0].DLatch/res_1 (LATCH)
  Destination:       Q<0> (PAD)
  Source Clock:      MyDLatches[0].DLatch/res_D_XOR_1_o falling

  Data Path: MyDLatches[0].DLatch/res_1 to Q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  MyDLatches[0].DLatch/res_1 (MyDLatches[0].DLatch/res_1)
     OBUF:I->O                 2.912          Q_0_OBUF (Q<0>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.93 secs
 
--> 

Total memory usage is 4486056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    5 (   0 filtered)

