
Lab_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08003400  08003400  00013400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003468  08003468  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003468  08003468  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003468  08003468  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003468  08003468  00013468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800346c  0800346c  0001346c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003470  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  20000070  080034e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  080034e0  00020488  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000afc3  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dd8  00000000  00000000  0002b05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  0002ce38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb8  00000000  00000000  0002dac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cc8  00000000  00000000  0002e680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d843  00000000  00000000  00046348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000883bc  00000000  00000000  00053b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dbf47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003774  00000000  00000000  000dbf98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080033e8 	.word	0x080033e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080033e8 	.word	0x080033e8

0800014c <ToggleLed_0>:
 */

#include "led_control.h"


void ToggleLed_0(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_0_GPIO_Port, LED_0_Pin);
 8000150:	2120      	movs	r1, #32
 8000152:	4802      	ldr	r0, [pc, #8]	; (800015c <ToggleLed_0+0x10>)
 8000154:	f000 ffac 	bl	80010b0 <HAL_GPIO_TogglePin>
}
 8000158:	bf00      	nop
 800015a:	bd80      	pop	{r7, pc}
 800015c:	40010800 	.word	0x40010800

08000160 <ToggleLed_1>:
void ToggleLed_1(void){
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8000164:	2140      	movs	r1, #64	; 0x40
 8000166:	4802      	ldr	r0, [pc, #8]	; (8000170 <ToggleLed_1+0x10>)
 8000168:	f000 ffa2 	bl	80010b0 <HAL_GPIO_TogglePin>
}
 800016c:	bf00      	nop
 800016e:	bd80      	pop	{r7, pc}
 8000170:	40010800 	.word	0x40010800

08000174 <ToggleLed_2>:
void ToggleLed_2(void){
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8000178:	2180      	movs	r1, #128	; 0x80
 800017a:	4802      	ldr	r0, [pc, #8]	; (8000184 <ToggleLed_2+0x10>)
 800017c:	f000 ff98 	bl	80010b0 <HAL_GPIO_TogglePin>
}
 8000180:	bf00      	nop
 8000182:	bd80      	pop	{r7, pc}
 8000184:	40010800 	.word	0x40010800

08000188 <ToggleLed_3>:
void ToggleLed_3(void){
 8000188:	b580      	push	{r7, lr}
 800018a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 800018c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000190:	4802      	ldr	r0, [pc, #8]	; (800019c <ToggleLed_3+0x14>)
 8000192:	f000 ff8d 	bl	80010b0 <HAL_GPIO_TogglePin>
}
 8000196:	bf00      	nop
 8000198:	bd80      	pop	{r7, pc}
 800019a:	bf00      	nop
 800019c:	40010800 	.word	0x40010800

080001a0 <ToggleLed_4>:
void ToggleLed_4(void){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 80001a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001a8:	4802      	ldr	r0, [pc, #8]	; (80001b4 <ToggleLed_4+0x14>)
 80001aa:	f000 ff81 	bl	80010b0 <HAL_GPIO_TogglePin>
}
 80001ae:	bf00      	nop
 80001b0:	bd80      	pop	{r7, pc}
 80001b2:	bf00      	nop
 80001b4:	40010800 	.word	0x40010800

080001b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001bc:	f000 fbc4 	bl	8000948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c0:	f000 f838 	bl	8000234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c4:	f000 f8e8 	bl	8000398 <MX_GPIO_Init>
  MX_TIM2_Init();
 80001c8:	f000 f870 	bl	80002ac <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80001cc:	f000 f8ba 	bl	8000344 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80001d0:	4811      	ldr	r0, [pc, #68]	; (8000218 <main+0x60>)
 80001d2:	f001 fbf1 	bl	80019b8 <HAL_TIM_Base_Start_IT>

  SCH_Add_Task(uart_send_time, 0, 50);	//sending time every 500ms
 80001d6:	2232      	movs	r2, #50	; 0x32
 80001d8:	2100      	movs	r1, #0
 80001da:	4810      	ldr	r0, [pc, #64]	; (800021c <main+0x64>)
 80001dc:	f000 f936 	bl	800044c <SCH_Add_Task>
  SCH_Add_Task(ToggleLed_0, 0, 50);		//500ms
 80001e0:	2232      	movs	r2, #50	; 0x32
 80001e2:	2100      	movs	r1, #0
 80001e4:	480e      	ldr	r0, [pc, #56]	; (8000220 <main+0x68>)
 80001e6:	f000 f931 	bl	800044c <SCH_Add_Task>
  SCH_Add_Task(ToggleLed_1, 0, 100);	//1000ms
 80001ea:	2264      	movs	r2, #100	; 0x64
 80001ec:	2100      	movs	r1, #0
 80001ee:	480d      	ldr	r0, [pc, #52]	; (8000224 <main+0x6c>)
 80001f0:	f000 f92c 	bl	800044c <SCH_Add_Task>
  SCH_Add_Task(ToggleLed_2, 0, 150);	//1500ms
 80001f4:	2296      	movs	r2, #150	; 0x96
 80001f6:	2100      	movs	r1, #0
 80001f8:	480b      	ldr	r0, [pc, #44]	; (8000228 <main+0x70>)
 80001fa:	f000 f927 	bl	800044c <SCH_Add_Task>
  SCH_Add_Task(ToggleLed_3, 0, 200);	//2000ms
 80001fe:	22c8      	movs	r2, #200	; 0xc8
 8000200:	2100      	movs	r1, #0
 8000202:	480a      	ldr	r0, [pc, #40]	; (800022c <main+0x74>)
 8000204:	f000 f922 	bl	800044c <SCH_Add_Task>
  SCH_Add_Task(ToggleLed_4, 0, 250);	//2500ms
 8000208:	22fa      	movs	r2, #250	; 0xfa
 800020a:	2100      	movs	r1, #0
 800020c:	4808      	ldr	r0, [pc, #32]	; (8000230 <main+0x78>)
 800020e:	f000 f91d 	bl	800044c <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000212:	f000 f9cb 	bl	80005ac <SCH_Dispatch_Tasks>
 8000216:	e7fc      	b.n	8000212 <main+0x5a>
 8000218:	2000008c 	.word	0x2000008c
 800021c:	08000401 	.word	0x08000401
 8000220:	0800014d 	.word	0x0800014d
 8000224:	08000161 	.word	0x08000161
 8000228:	08000175 	.word	0x08000175
 800022c:	08000189 	.word	0x08000189
 8000230:	080001a1 	.word	0x080001a1

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	; 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	; 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f002 fc4e 	bl	8002ae4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000256:	2302      	movs	r3, #2
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025e:	2310      	movs	r3, #16
 8000260:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000262:	2300      	movs	r3, #0
 8000264:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	4618      	mov	r0, r3
 800026c:	f000 ff3a 	bl	80010e4 <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000276:	f000 f8e3 	bl	8000440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027a:	230f      	movs	r3, #15
 800027c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f001 f9a8 	bl	80015e8 <HAL_RCC_ClockConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800029e:	f000 f8cf 	bl	8000440 <Error_Handler>
  }
}
 80002a2:	bf00      	nop
 80002a4:	3740      	adds	r7, #64	; 0x40
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b086      	sub	sp, #24
 80002b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002b2:	f107 0308 	add.w	r3, r7, #8
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002c0:	463b      	mov	r3, r7
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002c8:	4b1d      	ldr	r3, [pc, #116]	; (8000340 <MX_TIM2_Init+0x94>)
 80002ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80002d0:	4b1b      	ldr	r3, [pc, #108]	; (8000340 <MX_TIM2_Init+0x94>)
 80002d2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80002d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002d8:	4b19      	ldr	r3, [pc, #100]	; (8000340 <MX_TIM2_Init+0x94>)
 80002da:	2200      	movs	r2, #0
 80002dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80002de:	4b18      	ldr	r3, [pc, #96]	; (8000340 <MX_TIM2_Init+0x94>)
 80002e0:	2209      	movs	r2, #9
 80002e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002e4:	4b16      	ldr	r3, [pc, #88]	; (8000340 <MX_TIM2_Init+0x94>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002ea:	4b15      	ldr	r3, [pc, #84]	; (8000340 <MX_TIM2_Init+0x94>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80002f0:	4813      	ldr	r0, [pc, #76]	; (8000340 <MX_TIM2_Init+0x94>)
 80002f2:	f001 fb11 	bl	8001918 <HAL_TIM_Base_Init>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80002fc:	f000 f8a0 	bl	8000440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000300:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000304:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000306:	f107 0308 	add.w	r3, r7, #8
 800030a:	4619      	mov	r1, r3
 800030c:	480c      	ldr	r0, [pc, #48]	; (8000340 <MX_TIM2_Init+0x94>)
 800030e:	f001 fca7 	bl	8001c60 <HAL_TIM_ConfigClockSource>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000318:	f000 f892 	bl	8000440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800031c:	2300      	movs	r3, #0
 800031e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000320:	2300      	movs	r3, #0
 8000322:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000324:	463b      	mov	r3, r7
 8000326:	4619      	mov	r1, r3
 8000328:	4805      	ldr	r0, [pc, #20]	; (8000340 <MX_TIM2_Init+0x94>)
 800032a:	f001 fe6f 	bl	800200c <HAL_TIMEx_MasterConfigSynchronization>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000334:	f000 f884 	bl	8000440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000338:	bf00      	nop
 800033a:	3718      	adds	r7, #24
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	2000008c 	.word	0x2000008c

08000344 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000348:	4b11      	ldr	r3, [pc, #68]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 800034a:	4a12      	ldr	r2, [pc, #72]	; (8000394 <MX_USART2_UART_Init+0x50>)
 800034c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800034e:	4b10      	ldr	r3, [pc, #64]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 8000350:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000354:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800035c:	4b0c      	ldr	r3, [pc, #48]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 800035e:	2200      	movs	r2, #0
 8000360:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 8000364:	2200      	movs	r2, #0
 8000366:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000368:	4b09      	ldr	r3, [pc, #36]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 800036a:	220c      	movs	r2, #12
 800036c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800036e:	4b08      	ldr	r3, [pc, #32]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 8000376:	2200      	movs	r2, #0
 8000378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800037a:	4805      	ldr	r0, [pc, #20]	; (8000390 <MX_USART2_UART_Init+0x4c>)
 800037c:	f001 feb0 	bl	80020e0 <HAL_UART_Init>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000386:	f000 f85b 	bl	8000440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	200000d4 	.word	0x200000d4
 8000394:	40004400 	.word	0x40004400

08000398 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b086      	sub	sp, #24
 800039c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039e:	f107 0308 	add.w	r3, r7, #8
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ac:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <MX_GPIO_Init+0x60>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a11      	ldr	r2, [pc, #68]	; (80003f8 <MX_GPIO_Init+0x60>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <MX_GPIO_Init+0x60>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0304 	and.w	r3, r3, #4
 80003c0:	607b      	str	r3, [r7, #4]
 80003c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 80003c4:	2200      	movs	r2, #0
 80003c6:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 80003ca:	480c      	ldr	r0, [pc, #48]	; (80003fc <MX_GPIO_Init+0x64>)
 80003cc:	f000 fe58 	bl	8001080 <HAL_GPIO_WritePin>
                          |LED_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin
                           LED_4_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 80003d0:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80003d4:	60bb      	str	r3, [r7, #8]
                          |LED_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d6:	2301      	movs	r3, #1
 80003d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003da:	2300      	movs	r3, #0
 80003dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	2302      	movs	r3, #2
 80003e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e2:	f107 0308 	add.w	r3, r7, #8
 80003e6:	4619      	mov	r1, r3
 80003e8:	4804      	ldr	r0, [pc, #16]	; (80003fc <MX_GPIO_Init+0x64>)
 80003ea:	f000 fccd 	bl	8000d88 <HAL_GPIO_Init>

}
 80003ee:	bf00      	nop
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010800 	.word	0x40010800

08000400 <uart_send_time>:

/* USER CODE BEGIN 4 */
uint8_t str[50];
uint32_t	time = 0;
void uart_send_time(void){
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, str, sprintf(str, "Time: %ld \r", time), 100);
 8000404:	4b0a      	ldr	r3, [pc, #40]	; (8000430 <uart_send_time+0x30>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	461a      	mov	r2, r3
 800040a:	490a      	ldr	r1, [pc, #40]	; (8000434 <uart_send_time+0x34>)
 800040c:	480a      	ldr	r0, [pc, #40]	; (8000438 <uart_send_time+0x38>)
 800040e:	f002 fb71 	bl	8002af4 <siprintf>
 8000412:	4603      	mov	r3, r0
 8000414:	b29a      	uxth	r2, r3
 8000416:	2364      	movs	r3, #100	; 0x64
 8000418:	4907      	ldr	r1, [pc, #28]	; (8000438 <uart_send_time+0x38>)
 800041a:	4808      	ldr	r0, [pc, #32]	; (800043c <uart_send_time+0x3c>)
 800041c:	f001 fead 	bl	800217a <HAL_UART_Transmit>
	time += 500;
 8000420:	4b03      	ldr	r3, [pc, #12]	; (8000430 <uart_send_time+0x30>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000428:	4a01      	ldr	r2, [pc, #4]	; (8000430 <uart_send_time+0x30>)
 800042a:	6013      	str	r3, [r2, #0]
}
 800042c:	bf00      	nop
 800042e:	bd80      	pop	{r7, pc}
 8000430:	2000014c 	.word	0x2000014c
 8000434:	08003400 	.word	0x08003400
 8000438:	20000118 	.word	0x20000118
 800043c:	200000d4 	.word	0x200000d4

08000440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000444:	b672      	cpsid	i
}
 8000446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000448:	e7fe      	b.n	8000448 <Error_Handler+0x8>
	...

0800044c <SCH_Add_Task>:
	for(i = 0; i < SCH_MAX_TASKS; i++){

	}
}

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 800044c:	b480      	push	{r7}
 800044e:	b087      	sub	sp, #28
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]
	uint8_t index = 0;
 8000458:	2300      	movs	r3, #0
 800045a:	75fb      	strb	r3, [r7, #23]
	while( (SCH_tasks_G[index].pTask != 0) && (index < SCH_MAX_TASKS) ){
 800045c:	e002      	b.n	8000464 <SCH_Add_Task+0x18>
		index++;
 800045e:	7dfb      	ldrb	r3, [r7, #23]
 8000460:	3301      	adds	r3, #1
 8000462:	75fb      	strb	r3, [r7, #23]
	while( (SCH_tasks_G[index].pTask != 0) && (index < SCH_MAX_TASKS) ){
 8000464:	7dfa      	ldrb	r2, [r7, #23]
 8000466:	491f      	ldr	r1, [pc, #124]	; (80004e4 <SCH_Add_Task+0x98>)
 8000468:	4613      	mov	r3, r2
 800046a:	009b      	lsls	r3, r3, #2
 800046c:	4413      	add	r3, r2
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d002      	beq.n	800047e <SCH_Add_Task+0x32>
 8000478:	7dfb      	ldrb	r3, [r7, #23]
 800047a:	2b27      	cmp	r3, #39	; 0x27
 800047c:	d9ef      	bls.n	800045e <SCH_Add_Task+0x12>
	}

//	if index == MAX_TASKS => list is full
	if(index == SCH_MAX_TASKS){
 800047e:	7dfb      	ldrb	r3, [r7, #23]
 8000480:	2b28      	cmp	r3, #40	; 0x28
 8000482:	d101      	bne.n	8000488 <SCH_Add_Task+0x3c>
		return SCH_MAX_TASKS;
 8000484:	2328      	movs	r3, #40	; 0x28
 8000486:	e027      	b.n	80004d8 <SCH_Add_Task+0x8c>
	}

//	there is a space in the task array
	SCH_tasks_G[index].pTask 	= pFunction;
 8000488:	7dfa      	ldrb	r2, [r7, #23]
 800048a:	4916      	ldr	r1, [pc, #88]	; (80004e4 <SCH_Add_Task+0x98>)
 800048c:	4613      	mov	r3, r2
 800048e:	009b      	lsls	r3, r3, #2
 8000490:	4413      	add	r3, r2
 8000492:	009b      	lsls	r3, r3, #2
 8000494:	440b      	add	r3, r1
 8000496:	68fa      	ldr	r2, [r7, #12]
 8000498:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Delay 	= DELAY;
 800049a:	7dfa      	ldrb	r2, [r7, #23]
 800049c:	4911      	ldr	r1, [pc, #68]	; (80004e4 <SCH_Add_Task+0x98>)
 800049e:	4613      	mov	r3, r2
 80004a0:	009b      	lsls	r3, r3, #2
 80004a2:	4413      	add	r3, r2
 80004a4:	009b      	lsls	r3, r3, #2
 80004a6:	440b      	add	r3, r1
 80004a8:	3304      	adds	r3, #4
 80004aa:	68ba      	ldr	r2, [r7, #8]
 80004ac:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Period 	= PERIOD;
 80004ae:	7dfa      	ldrb	r2, [r7, #23]
 80004b0:	490c      	ldr	r1, [pc, #48]	; (80004e4 <SCH_Add_Task+0x98>)
 80004b2:	4613      	mov	r3, r2
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4413      	add	r3, r2
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	440b      	add	r3, r1
 80004bc:	3308      	adds	r3, #8
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].RunMe 	= 0;
 80004c2:	7dfa      	ldrb	r2, [r7, #23]
 80004c4:	4907      	ldr	r1, [pc, #28]	; (80004e4 <SCH_Add_Task+0x98>)
 80004c6:	4613      	mov	r3, r2
 80004c8:	009b      	lsls	r3, r3, #2
 80004ca:	4413      	add	r3, r2
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	440b      	add	r3, r1
 80004d0:	330c      	adds	r3, #12
 80004d2:	2200      	movs	r2, #0
 80004d4:	701a      	strb	r2, [r3, #0]

	return index;
 80004d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80004d8:	4618      	mov	r0, r3
 80004da:	371c      	adds	r7, #28
 80004dc:	46bd      	mov	sp, r7
 80004de:	bc80      	pop	{r7}
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	20000150 	.word	0x20000150

080004e8 <SCH_Update>:

void SCH_Update(void){
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
	uint8_t index;
//	NOTE: calculations are in STICKS (NOT milliseconds)
	for(index = 0; index < SCH_MAX_TASKS; index++){
 80004ee:	2300      	movs	r3, #0
 80004f0:	71fb      	strb	r3, [r7, #7]
 80004f2:	e050      	b.n	8000596 <SCH_Update+0xae>
//		check if there is a task at this location
		if(SCH_tasks_G[index].pTask){
 80004f4:	79fa      	ldrb	r2, [r7, #7]
 80004f6:	492c      	ldr	r1, [pc, #176]	; (80005a8 <SCH_Update+0xc0>)
 80004f8:	4613      	mov	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	440b      	add	r3, r1
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d043      	beq.n	8000590 <SCH_Update+0xa8>
			if(SCH_tasks_G[index].Delay == 0){
 8000508:	79fa      	ldrb	r2, [r7, #7]
 800050a:	4927      	ldr	r1, [pc, #156]	; (80005a8 <SCH_Update+0xc0>)
 800050c:	4613      	mov	r3, r2
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	4413      	add	r3, r2
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	440b      	add	r3, r1
 8000516:	3304      	adds	r3, #4
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d126      	bne.n	800056c <SCH_Update+0x84>
//				increase RunMe flag
				SCH_tasks_G[index].RunMe++;
 800051e:	79fa      	ldrb	r2, [r7, #7]
 8000520:	4921      	ldr	r1, [pc, #132]	; (80005a8 <SCH_Update+0xc0>)
 8000522:	4613      	mov	r3, r2
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	4413      	add	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	440b      	add	r3, r1
 800052c:	330c      	adds	r3, #12
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	3301      	adds	r3, #1
 8000532:	b2d8      	uxtb	r0, r3
 8000534:	491c      	ldr	r1, [pc, #112]	; (80005a8 <SCH_Update+0xc0>)
 8000536:	4613      	mov	r3, r2
 8000538:	009b      	lsls	r3, r3, #2
 800053a:	4413      	add	r3, r2
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	440b      	add	r3, r1
 8000540:	330c      	adds	r3, #12
 8000542:	4602      	mov	r2, r0
 8000544:	701a      	strb	r2, [r3, #0]

//				if(SCH_tasks_G[index]. Period){
					SCH_tasks_G[index].Delay = SCH_tasks_G[index].Period;
 8000546:	79f9      	ldrb	r1, [r7, #7]
 8000548:	79fa      	ldrb	r2, [r7, #7]
 800054a:	4817      	ldr	r0, [pc, #92]	; (80005a8 <SCH_Update+0xc0>)
 800054c:	460b      	mov	r3, r1
 800054e:	009b      	lsls	r3, r3, #2
 8000550:	440b      	add	r3, r1
 8000552:	009b      	lsls	r3, r3, #2
 8000554:	4403      	add	r3, r0
 8000556:	3308      	adds	r3, #8
 8000558:	6819      	ldr	r1, [r3, #0]
 800055a:	4813      	ldr	r0, [pc, #76]	; (80005a8 <SCH_Update+0xc0>)
 800055c:	4613      	mov	r3, r2
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	4413      	add	r3, r2
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	4403      	add	r3, r0
 8000566:	3304      	adds	r3, #4
 8000568:	6019      	str	r1, [r3, #0]
 800056a:	e011      	b.n	8000590 <SCH_Update+0xa8>
//				}
			}
			else{
//				delay > 0
				SCH_tasks_G[index].Delay--;
 800056c:	79fa      	ldrb	r2, [r7, #7]
 800056e:	490e      	ldr	r1, [pc, #56]	; (80005a8 <SCH_Update+0xc0>)
 8000570:	4613      	mov	r3, r2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	4413      	add	r3, r2
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	440b      	add	r3, r1
 800057a:	3304      	adds	r3, #4
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	1e59      	subs	r1, r3, #1
 8000580:	4809      	ldr	r0, [pc, #36]	; (80005a8 <SCH_Update+0xc0>)
 8000582:	4613      	mov	r3, r2
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	4413      	add	r3, r2
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	4403      	add	r3, r0
 800058c:	3304      	adds	r3, #4
 800058e:	6019      	str	r1, [r3, #0]
	for(index = 0; index < SCH_MAX_TASKS; index++){
 8000590:	79fb      	ldrb	r3, [r7, #7]
 8000592:	3301      	adds	r3, #1
 8000594:	71fb      	strb	r3, [r7, #7]
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	2b27      	cmp	r3, #39	; 0x27
 800059a:	d9ab      	bls.n	80004f4 <SCH_Update+0xc>
			}
		}
	}
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	20000150 	.word	0x20000150

080005ac <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
	uint8_t index;
	for(index = 0; index < SCH_MAX_TASKS; index++){
 80005b2:	2300      	movs	r3, #0
 80005b4:	71fb      	strb	r3, [r7, #7]
 80005b6:	e039      	b.n	800062c <SCH_Dispatch_Tasks+0x80>
		if(SCH_tasks_G[index].RunMe > 0){
 80005b8:	79fa      	ldrb	r2, [r7, #7]
 80005ba:	4920      	ldr	r1, [pc, #128]	; (800063c <SCH_Dispatch_Tasks+0x90>)
 80005bc:	4613      	mov	r3, r2
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	4413      	add	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	440b      	add	r3, r1
 80005c6:	330c      	adds	r3, #12
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d02b      	beq.n	8000626 <SCH_Dispatch_Tasks+0x7a>
//			run the task
			(*SCH_tasks_G[index].pTask)();
 80005ce:	79fa      	ldrb	r2, [r7, #7]
 80005d0:	491a      	ldr	r1, [pc, #104]	; (800063c <SCH_Dispatch_Tasks+0x90>)
 80005d2:	4613      	mov	r3, r2
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	4413      	add	r3, r2
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	440b      	add	r3, r1
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4798      	blx	r3
			SCH_tasks_G[index].RunMe--;
 80005e0:	79fa      	ldrb	r2, [r7, #7]
 80005e2:	4916      	ldr	r1, [pc, #88]	; (800063c <SCH_Dispatch_Tasks+0x90>)
 80005e4:	4613      	mov	r3, r2
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	4413      	add	r3, r2
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	440b      	add	r3, r1
 80005ee:	330c      	adds	r3, #12
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	3b01      	subs	r3, #1
 80005f4:	b2d8      	uxtb	r0, r3
 80005f6:	4911      	ldr	r1, [pc, #68]	; (800063c <SCH_Dispatch_Tasks+0x90>)
 80005f8:	4613      	mov	r3, r2
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	4413      	add	r3, r2
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	440b      	add	r3, r1
 8000602:	330c      	adds	r3, #12
 8000604:	4602      	mov	r2, r0
 8000606:	701a      	strb	r2, [r3, #0]

			//if period == 0 => one shot task => delete after run
			if(SCH_tasks_G[index].Period == 0){
 8000608:	79fa      	ldrb	r2, [r7, #7]
 800060a:	490c      	ldr	r1, [pc, #48]	; (800063c <SCH_Dispatch_Tasks+0x90>)
 800060c:	4613      	mov	r3, r2
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	4413      	add	r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	440b      	add	r3, r1
 8000616:	3308      	adds	r3, #8
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d103      	bne.n	8000626 <SCH_Dispatch_Tasks+0x7a>
				SCH_Delete_Task(index);
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	4618      	mov	r0, r3
 8000622:	f000 f80d 	bl	8000640 <SCH_Delete_Task>
	for(index = 0; index < SCH_MAX_TASKS; index++){
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	3301      	adds	r3, #1
 800062a:	71fb      	strb	r3, [r7, #7]
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	2b27      	cmp	r3, #39	; 0x27
 8000630:	d9c2      	bls.n	80005b8 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
}
 8000632:	bf00      	nop
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000150 	.word	0x20000150

08000640 <SCH_Delete_Task>:


void SCH_Delete_Task(const uint8_t index){
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
	if(SCH_tasks_G[index].pTask == 0){
 800064a:	79fa      	ldrb	r2, [r7, #7]
 800064c:	491a      	ldr	r1, [pc, #104]	; (80006b8 <SCH_Delete_Task+0x78>)
 800064e:	4613      	mov	r3, r2
 8000650:	009b      	lsls	r3, r3, #2
 8000652:	4413      	add	r3, r2
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	440b      	add	r3, r1
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d027      	beq.n	80006ae <SCH_Delete_Task+0x6e>
//		no task at this location
		return;
	}
	SCH_tasks_G[index].pTask 	= 0x0000;
 800065e:	79fa      	ldrb	r2, [r7, #7]
 8000660:	4915      	ldr	r1, [pc, #84]	; (80006b8 <SCH_Delete_Task+0x78>)
 8000662:	4613      	mov	r3, r2
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	4413      	add	r3, r2
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	440b      	add	r3, r1
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Delay 	= 0;
 8000670:	79fa      	ldrb	r2, [r7, #7]
 8000672:	4911      	ldr	r1, [pc, #68]	; (80006b8 <SCH_Delete_Task+0x78>)
 8000674:	4613      	mov	r3, r2
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	4413      	add	r3, r2
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	440b      	add	r3, r1
 800067e:	3304      	adds	r3, #4
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Period 	= 0;
 8000684:	79fa      	ldrb	r2, [r7, #7]
 8000686:	490c      	ldr	r1, [pc, #48]	; (80006b8 <SCH_Delete_Task+0x78>)
 8000688:	4613      	mov	r3, r2
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	4413      	add	r3, r2
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	3308      	adds	r3, #8
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].RunMe 	= 0;
 8000698:	79fa      	ldrb	r2, [r7, #7]
 800069a:	4907      	ldr	r1, [pc, #28]	; (80006b8 <SCH_Delete_Task+0x78>)
 800069c:	4613      	mov	r3, r2
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	4413      	add	r3, r2
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	330c      	adds	r3, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]
 80006ac:	e000      	b.n	80006b0 <SCH_Delete_Task+0x70>
		return;
 80006ae:	bf00      	nop
}
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr
 80006b8:	20000150 	.word	0x20000150

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <HAL_MspInit+0x40>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a0d      	ldr	r2, [pc, #52]	; (80006fc <HAL_MspInit+0x40>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <HAL_MspInit+0x40>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <HAL_MspInit+0x40>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_MspInit+0x40>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <HAL_MspInit+0x40>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	40021000 	.word	0x40021000

08000700 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000710:	d113      	bne.n	800073a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <HAL_TIM_Base_MspInit+0x44>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <HAL_TIM_Base_MspInit+0x44>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	61d3      	str	r3, [r2, #28]
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <HAL_TIM_Base_MspInit+0x44>)
 8000720:	69db      	ldr	r3, [r3, #28]
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800072a:	2200      	movs	r2, #0
 800072c:	2100      	movs	r1, #0
 800072e:	201c      	movs	r0, #28
 8000730:	f000 fa43 	bl	8000bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000734:	201c      	movs	r0, #28
 8000736:	f000 fa5c 	bl	8000bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000

08000748 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	f107 0310 	add.w	r3, r7, #16
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a1f      	ldr	r2, [pc, #124]	; (80007e0 <HAL_UART_MspInit+0x98>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d137      	bne.n	80007d8 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000768:	4b1e      	ldr	r3, [pc, #120]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 800076a:	69db      	ldr	r3, [r3, #28]
 800076c:	4a1d      	ldr	r2, [pc, #116]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 800076e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000772:	61d3      	str	r3, [r2, #28]
 8000774:	4b1b      	ldr	r3, [pc, #108]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 8000776:	69db      	ldr	r3, [r3, #28]
 8000778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	4a17      	ldr	r2, [pc, #92]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 8000786:	f043 0304 	orr.w	r3, r3, #4
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <HAL_UART_MspInit+0x9c>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f003 0304 	and.w	r3, r3, #4
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000798:	2304      	movs	r3, #4
 800079a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079c:	2302      	movs	r3, #2
 800079e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007a0:	2303      	movs	r3, #3
 80007a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a4:	f107 0310 	add.w	r3, r7, #16
 80007a8:	4619      	mov	r1, r3
 80007aa:	480f      	ldr	r0, [pc, #60]	; (80007e8 <HAL_UART_MspInit+0xa0>)
 80007ac:	f000 faec 	bl	8000d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007b0:	2308      	movs	r3, #8
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	4809      	ldr	r0, [pc, #36]	; (80007e8 <HAL_UART_MspInit+0xa0>)
 80007c4:	f000 fae0 	bl	8000d88 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2026      	movs	r0, #38	; 0x26
 80007ce:	f000 f9f4 	bl	8000bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007d2:	2026      	movs	r0, #38	; 0x26
 80007d4:	f000 fa0d 	bl	8000bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007d8:	bf00      	nop
 80007da:	3720      	adds	r7, #32
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40004400 	.word	0x40004400
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010800 	.word	0x40010800

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <NMI_Handler+0x4>

080007f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <HardFault_Handler+0x4>

080007f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <MemManage_Handler+0x4>

080007fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000802:	e7fe      	b.n	8000802 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <UsageFault_Handler+0x4>

0800080a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr

0800082e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000832:	f000 f8cf 	bl	80009d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000840:	4802      	ldr	r0, [pc, #8]	; (800084c <TIM2_IRQHandler+0x10>)
 8000842:	f001 f905 	bl	8001a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000008c 	.word	0x2000008c

08000850 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000854:	4802      	ldr	r0, [pc, #8]	; (8000860 <USART2_IRQHandler+0x10>)
 8000856:	f001 fd23 	bl	80022a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000d4 	.word	0x200000d4

08000864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800086c:	4a14      	ldr	r2, [pc, #80]	; (80008c0 <_sbrk+0x5c>)
 800086e:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <_sbrk+0x60>)
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000878:	4b13      	ldr	r3, [pc, #76]	; (80008c8 <_sbrk+0x64>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d102      	bne.n	8000886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <_sbrk+0x64>)
 8000882:	4a12      	ldr	r2, [pc, #72]	; (80008cc <_sbrk+0x68>)
 8000884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000886:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <_sbrk+0x64>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4413      	add	r3, r2
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	429a      	cmp	r2, r3
 8000892:	d207      	bcs.n	80008a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000894:	f002 f8fc 	bl	8002a90 <__errno>
 8000898:	4603      	mov	r3, r0
 800089a:	220c      	movs	r2, #12
 800089c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800089e:	f04f 33ff 	mov.w	r3, #4294967295
 80008a2:	e009      	b.n	80008b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008a4:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <_sbrk+0x64>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008aa:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <_sbrk+0x64>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4413      	add	r3, r2
 80008b2:	4a05      	ldr	r2, [pc, #20]	; (80008c8 <_sbrk+0x64>)
 80008b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008b6:	68fb      	ldr	r3, [r7, #12]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20002800 	.word	0x20002800
 80008c4:	00000400 	.word	0x00000400
 80008c8:	20000470 	.word	0x20000470
 80008cc:	20000488 	.word	0x20000488

080008d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <HAL_TIM_PeriodElapsedCallback>:
 */


#include "timer.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2) {
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008ec:	d101      	bne.n	80008f2 <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 80008ee:	f7ff fdfb 	bl	80004e8 <SCH_Update>
	}
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fe:	490d      	ldr	r1, [pc, #52]	; (8000934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000900:	4a0d      	ldr	r2, [pc, #52]	; (8000938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000904:	e002      	b.n	800090c <LoopCopyDataInit>

08000906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090a:	3304      	adds	r3, #4

0800090c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800090c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000910:	d3f9      	bcc.n	8000906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000912:	4a0a      	ldr	r2, [pc, #40]	; (800093c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000914:	4c0a      	ldr	r4, [pc, #40]	; (8000940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000918:	e001      	b.n	800091e <LoopFillZerobss>

0800091a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800091c:	3204      	adds	r2, #4

0800091e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000920:	d3fb      	bcc.n	800091a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000922:	f7ff ffd5 	bl	80008d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000926:	f002 f8b9 	bl	8002a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800092a:	f7ff fc45 	bl	80001b8 <main>
  bx lr
 800092e:	4770      	bx	lr
  ldr r0, =_sdata
 8000930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000934:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000938:	08003470 	.word	0x08003470
  ldr r2, =_sbss
 800093c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000940:	20000488 	.word	0x20000488

08000944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC1_2_IRQHandler>
	...

08000948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800094c:	4b08      	ldr	r3, [pc, #32]	; (8000970 <HAL_Init+0x28>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a07      	ldr	r2, [pc, #28]	; (8000970 <HAL_Init+0x28>)
 8000952:	f043 0310 	orr.w	r3, r3, #16
 8000956:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000958:	2003      	movs	r0, #3
 800095a:	f000 f923 	bl	8000ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800095e:	200f      	movs	r0, #15
 8000960:	f000 f808 	bl	8000974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000964:	f7ff feaa 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000968:	2300      	movs	r3, #0
}
 800096a:	4618      	mov	r0, r3
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40022000 	.word	0x40022000

08000974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800097c:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <HAL_InitTick+0x54>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <HAL_InitTick+0x58>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	4619      	mov	r1, r3
 8000986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098a:	fbb3 f3f1 	udiv	r3, r3, r1
 800098e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000992:	4618      	mov	r0, r3
 8000994:	f000 f93b 	bl	8000c0e <HAL_SYSTICK_Config>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800099e:	2301      	movs	r3, #1
 80009a0:	e00e      	b.n	80009c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2b0f      	cmp	r3, #15
 80009a6:	d80a      	bhi.n	80009be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a8:	2200      	movs	r2, #0
 80009aa:	6879      	ldr	r1, [r7, #4]
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295
 80009b0:	f000 f903 	bl	8000bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b4:	4a06      	ldr	r2, [pc, #24]	; (80009d0 <HAL_InitTick+0x5c>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009ba:	2300      	movs	r3, #0
 80009bc:	e000      	b.n	80009c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000000 	.word	0x20000000
 80009cc:	20000008 	.word	0x20000008
 80009d0:	20000004 	.word	0x20000004

080009d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d8:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <HAL_IncTick+0x1c>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	461a      	mov	r2, r3
 80009de:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <HAL_IncTick+0x20>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4413      	add	r3, r2
 80009e4:	4a03      	ldr	r2, [pc, #12]	; (80009f4 <HAL_IncTick+0x20>)
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	20000008 	.word	0x20000008
 80009f4:	20000474 	.word	0x20000474

080009f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  return uwTick;
 80009fc:	4b02      	ldr	r3, [pc, #8]	; (8000a08 <HAL_GetTick+0x10>)
 80009fe:	681b      	ldr	r3, [r3, #0]
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr
 8000a08:	20000474 	.word	0x20000474

08000a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f003 0307 	and.w	r3, r3, #7
 8000a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <__NVIC_SetPriorityGrouping+0x44>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a3e:	4a04      	ldr	r2, [pc, #16]	; (8000a50 <__NVIC_SetPriorityGrouping+0x44>)
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	60d3      	str	r3, [r2, #12]
}
 8000a44:	bf00      	nop
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a58:	4b04      	ldr	r3, [pc, #16]	; (8000a6c <__NVIC_GetPriorityGrouping+0x18>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	0a1b      	lsrs	r3, r3, #8
 8000a5e:	f003 0307 	and.w	r3, r3, #7
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	db0b      	blt.n	8000a9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	f003 021f 	and.w	r2, r3, #31
 8000a88:	4906      	ldr	r1, [pc, #24]	; (8000aa4 <__NVIC_EnableIRQ+0x34>)
 8000a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8e:	095b      	lsrs	r3, r3, #5
 8000a90:	2001      	movs	r0, #1
 8000a92:	fa00 f202 	lsl.w	r2, r0, r2
 8000a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a9a:	bf00      	nop
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	e000e100 	.word	0xe000e100

08000aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	6039      	str	r1, [r7, #0]
 8000ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	db0a      	blt.n	8000ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	490c      	ldr	r1, [pc, #48]	; (8000af4 <__NVIC_SetPriority+0x4c>)
 8000ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac6:	0112      	lsls	r2, r2, #4
 8000ac8:	b2d2      	uxtb	r2, r2
 8000aca:	440b      	add	r3, r1
 8000acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ad0:	e00a      	b.n	8000ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4908      	ldr	r1, [pc, #32]	; (8000af8 <__NVIC_SetPriority+0x50>)
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	f003 030f 	and.w	r3, r3, #15
 8000ade:	3b04      	subs	r3, #4
 8000ae0:	0112      	lsls	r2, r2, #4
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	440b      	add	r3, r1
 8000ae6:	761a      	strb	r2, [r3, #24]
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000e100 	.word	0xe000e100
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b089      	sub	sp, #36	; 0x24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	f1c3 0307 	rsb	r3, r3, #7
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	bf28      	it	cs
 8000b1a:	2304      	movcs	r3, #4
 8000b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	3304      	adds	r3, #4
 8000b22:	2b06      	cmp	r3, #6
 8000b24:	d902      	bls.n	8000b2c <NVIC_EncodePriority+0x30>
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	3b03      	subs	r3, #3
 8000b2a:	e000      	b.n	8000b2e <NVIC_EncodePriority+0x32>
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b30:	f04f 32ff 	mov.w	r2, #4294967295
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	43da      	mvns	r2, r3
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	401a      	ands	r2, r3
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b44:	f04f 31ff 	mov.w	r1, #4294967295
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4e:	43d9      	mvns	r1, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b54:	4313      	orrs	r3, r2
         );
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3724      	adds	r7, #36	; 0x24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b70:	d301      	bcc.n	8000b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b72:	2301      	movs	r3, #1
 8000b74:	e00f      	b.n	8000b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b76:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <SysTick_Config+0x40>)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b7e:	210f      	movs	r1, #15
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	f7ff ff90 	bl	8000aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <SysTick_Config+0x40>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <SysTick_Config+0x40>)
 8000b90:	2207      	movs	r2, #7
 8000b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	e000e010 	.word	0xe000e010

08000ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f7ff ff2d 	bl	8000a0c <__NVIC_SetPriorityGrouping>
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b086      	sub	sp, #24
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	60b9      	str	r1, [r7, #8]
 8000bc4:	607a      	str	r2, [r7, #4]
 8000bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bcc:	f7ff ff42 	bl	8000a54 <__NVIC_GetPriorityGrouping>
 8000bd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	68b9      	ldr	r1, [r7, #8]
 8000bd6:	6978      	ldr	r0, [r7, #20]
 8000bd8:	f7ff ff90 	bl	8000afc <NVIC_EncodePriority>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000be2:	4611      	mov	r1, r2
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ff5f 	bl	8000aa8 <__NVIC_SetPriority>
}
 8000bea:	bf00      	nop
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ff35 	bl	8000a70 <__NVIC_EnableIRQ>
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ffa2 	bl	8000b60 <SysTick_Config>
 8000c1c:	4603      	mov	r3, r0
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b085      	sub	sp, #20
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d008      	beq.n	8000c4e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2204      	movs	r2, #4
 8000c40:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e020      	b.n	8000c90 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f022 020e 	bic.w	r2, r2, #14
 8000c5c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f022 0201 	bic.w	r2, r2, #1
 8000c6c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c76:	2101      	movs	r1, #1
 8000c78:	fa01 f202 	lsl.w	r2, r1, r2
 8000c7c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2201      	movs	r2, #1
 8000c82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr
	...

08000c9c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d005      	beq.n	8000cbe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2204      	movs	r2, #4
 8000cb6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	73fb      	strb	r3, [r7, #15]
 8000cbc:	e051      	b.n	8000d62 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f022 020e 	bic.w	r2, r2, #14
 8000ccc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f022 0201 	bic.w	r2, r2, #1
 8000cdc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a22      	ldr	r2, [pc, #136]	; (8000d6c <HAL_DMA_Abort_IT+0xd0>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d029      	beq.n	8000d3c <HAL_DMA_Abort_IT+0xa0>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a20      	ldr	r2, [pc, #128]	; (8000d70 <HAL_DMA_Abort_IT+0xd4>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d022      	beq.n	8000d38 <HAL_DMA_Abort_IT+0x9c>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a1f      	ldr	r2, [pc, #124]	; (8000d74 <HAL_DMA_Abort_IT+0xd8>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d01a      	beq.n	8000d32 <HAL_DMA_Abort_IT+0x96>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a1d      	ldr	r2, [pc, #116]	; (8000d78 <HAL_DMA_Abort_IT+0xdc>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d012      	beq.n	8000d2c <HAL_DMA_Abort_IT+0x90>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a1c      	ldr	r2, [pc, #112]	; (8000d7c <HAL_DMA_Abort_IT+0xe0>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d00a      	beq.n	8000d26 <HAL_DMA_Abort_IT+0x8a>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a1a      	ldr	r2, [pc, #104]	; (8000d80 <HAL_DMA_Abort_IT+0xe4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d102      	bne.n	8000d20 <HAL_DMA_Abort_IT+0x84>
 8000d1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d1e:	e00e      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d24:	e00b      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d2a:	e008      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d30:	e005      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d36:	e002      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d38:	2310      	movs	r3, #16
 8000d3a:	e000      	b.n	8000d3e <HAL_DMA_Abort_IT+0xa2>
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	4a11      	ldr	r2, [pc, #68]	; (8000d84 <HAL_DMA_Abort_IT+0xe8>)
 8000d40:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2201      	movs	r2, #1
 8000d46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d003      	beq.n	8000d62 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	4798      	blx	r3
    } 
  }
  return status;
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40020008 	.word	0x40020008
 8000d70:	4002001c 	.word	0x4002001c
 8000d74:	40020030 	.word	0x40020030
 8000d78:	40020044 	.word	0x40020044
 8000d7c:	40020058 	.word	0x40020058
 8000d80:	4002006c 	.word	0x4002006c
 8000d84:	40020000 	.word	0x40020000

08000d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b08b      	sub	sp, #44	; 0x2c
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d96:	2300      	movs	r3, #0
 8000d98:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d9a:	e161      	b.n	8001060 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	69fa      	ldr	r2, [r7, #28]
 8000dac:	4013      	ands	r3, r2
 8000dae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	f040 8150 	bne.w	800105a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	4a97      	ldr	r2, [pc, #604]	; (800101c <HAL_GPIO_Init+0x294>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d05e      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
 8000dc4:	4a95      	ldr	r2, [pc, #596]	; (800101c <HAL_GPIO_Init+0x294>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d875      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000dca:	4a95      	ldr	r2, [pc, #596]	; (8001020 <HAL_GPIO_Init+0x298>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d058      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
 8000dd0:	4a93      	ldr	r2, [pc, #588]	; (8001020 <HAL_GPIO_Init+0x298>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d86f      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000dd6:	4a93      	ldr	r2, [pc, #588]	; (8001024 <HAL_GPIO_Init+0x29c>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d052      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
 8000ddc:	4a91      	ldr	r2, [pc, #580]	; (8001024 <HAL_GPIO_Init+0x29c>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d869      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000de2:	4a91      	ldr	r2, [pc, #580]	; (8001028 <HAL_GPIO_Init+0x2a0>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d04c      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
 8000de8:	4a8f      	ldr	r2, [pc, #572]	; (8001028 <HAL_GPIO_Init+0x2a0>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d863      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000dee:	4a8f      	ldr	r2, [pc, #572]	; (800102c <HAL_GPIO_Init+0x2a4>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d046      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
 8000df4:	4a8d      	ldr	r2, [pc, #564]	; (800102c <HAL_GPIO_Init+0x2a4>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d85d      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000dfa:	2b12      	cmp	r3, #18
 8000dfc:	d82a      	bhi.n	8000e54 <HAL_GPIO_Init+0xcc>
 8000dfe:	2b12      	cmp	r3, #18
 8000e00:	d859      	bhi.n	8000eb6 <HAL_GPIO_Init+0x12e>
 8000e02:	a201      	add	r2, pc, #4	; (adr r2, 8000e08 <HAL_GPIO_Init+0x80>)
 8000e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e08:	08000e83 	.word	0x08000e83
 8000e0c:	08000e5d 	.word	0x08000e5d
 8000e10:	08000e6f 	.word	0x08000e6f
 8000e14:	08000eb1 	.word	0x08000eb1
 8000e18:	08000eb7 	.word	0x08000eb7
 8000e1c:	08000eb7 	.word	0x08000eb7
 8000e20:	08000eb7 	.word	0x08000eb7
 8000e24:	08000eb7 	.word	0x08000eb7
 8000e28:	08000eb7 	.word	0x08000eb7
 8000e2c:	08000eb7 	.word	0x08000eb7
 8000e30:	08000eb7 	.word	0x08000eb7
 8000e34:	08000eb7 	.word	0x08000eb7
 8000e38:	08000eb7 	.word	0x08000eb7
 8000e3c:	08000eb7 	.word	0x08000eb7
 8000e40:	08000eb7 	.word	0x08000eb7
 8000e44:	08000eb7 	.word	0x08000eb7
 8000e48:	08000eb7 	.word	0x08000eb7
 8000e4c:	08000e65 	.word	0x08000e65
 8000e50:	08000e79 	.word	0x08000e79
 8000e54:	4a76      	ldr	r2, [pc, #472]	; (8001030 <HAL_GPIO_Init+0x2a8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d013      	beq.n	8000e82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e5a:	e02c      	b.n	8000eb6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	623b      	str	r3, [r7, #32]
          break;
 8000e62:	e029      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	3304      	adds	r3, #4
 8000e6a:	623b      	str	r3, [r7, #32]
          break;
 8000e6c:	e024      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	3308      	adds	r3, #8
 8000e74:	623b      	str	r3, [r7, #32]
          break;
 8000e76:	e01f      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	330c      	adds	r3, #12
 8000e7e:	623b      	str	r3, [r7, #32]
          break;
 8000e80:	e01a      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	623b      	str	r3, [r7, #32]
          break;
 8000e8e:	e013      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d105      	bne.n	8000ea4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e98:	2308      	movs	r3, #8
 8000e9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	69fa      	ldr	r2, [r7, #28]
 8000ea0:	611a      	str	r2, [r3, #16]
          break;
 8000ea2:	e009      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ea4:	2308      	movs	r3, #8
 8000ea6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	69fa      	ldr	r2, [r7, #28]
 8000eac:	615a      	str	r2, [r3, #20]
          break;
 8000eae:	e003      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	623b      	str	r3, [r7, #32]
          break;
 8000eb4:	e000      	b.n	8000eb8 <HAL_GPIO_Init+0x130>
          break;
 8000eb6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	2bff      	cmp	r3, #255	; 0xff
 8000ebc:	d801      	bhi.n	8000ec2 <HAL_GPIO_Init+0x13a>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	e001      	b.n	8000ec6 <HAL_GPIO_Init+0x13e>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2bff      	cmp	r3, #255	; 0xff
 8000ecc:	d802      	bhi.n	8000ed4 <HAL_GPIO_Init+0x14c>
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	e002      	b.n	8000eda <HAL_GPIO_Init+0x152>
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed6:	3b08      	subs	r3, #8
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	210f      	movs	r1, #15
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	401a      	ands	r2, r3
 8000eec:	6a39      	ldr	r1, [r7, #32]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f000 80a9 	beq.w	800105a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f08:	4b4a      	ldr	r3, [pc, #296]	; (8001034 <HAL_GPIO_Init+0x2ac>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4a49      	ldr	r2, [pc, #292]	; (8001034 <HAL_GPIO_Init+0x2ac>)
 8000f0e:	f043 0301 	orr.w	r3, r3, #1
 8000f12:	6193      	str	r3, [r2, #24]
 8000f14:	4b47      	ldr	r3, [pc, #284]	; (8001034 <HAL_GPIO_Init+0x2ac>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f20:	4a45      	ldr	r2, [pc, #276]	; (8001038 <HAL_GPIO_Init+0x2b0>)
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	089b      	lsrs	r3, r3, #2
 8000f26:	3302      	adds	r3, #2
 8000f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	220f      	movs	r2, #15
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	4013      	ands	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a3d      	ldr	r2, [pc, #244]	; (800103c <HAL_GPIO_Init+0x2b4>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d00d      	beq.n	8000f68 <HAL_GPIO_Init+0x1e0>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a3c      	ldr	r2, [pc, #240]	; (8001040 <HAL_GPIO_Init+0x2b8>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d007      	beq.n	8000f64 <HAL_GPIO_Init+0x1dc>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a3b      	ldr	r2, [pc, #236]	; (8001044 <HAL_GPIO_Init+0x2bc>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d101      	bne.n	8000f60 <HAL_GPIO_Init+0x1d8>
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	e004      	b.n	8000f6a <HAL_GPIO_Init+0x1e2>
 8000f60:	2303      	movs	r3, #3
 8000f62:	e002      	b.n	8000f6a <HAL_GPIO_Init+0x1e2>
 8000f64:	2301      	movs	r3, #1
 8000f66:	e000      	b.n	8000f6a <HAL_GPIO_Init+0x1e2>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f6c:	f002 0203 	and.w	r2, r2, #3
 8000f70:	0092      	lsls	r2, r2, #2
 8000f72:	4093      	lsls	r3, r2
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f7a:	492f      	ldr	r1, [pc, #188]	; (8001038 <HAL_GPIO_Init+0x2b0>)
 8000f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7e:	089b      	lsrs	r3, r3, #2
 8000f80:	3302      	adds	r3, #2
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d006      	beq.n	8000fa2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f94:	4b2c      	ldr	r3, [pc, #176]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	492b      	ldr	r1, [pc, #172]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	600b      	str	r3, [r1, #0]
 8000fa0:	e006      	b.n	8000fb0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fa2:	4b29      	ldr	r3, [pc, #164]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	4927      	ldr	r1, [pc, #156]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fac:	4013      	ands	r3, r2
 8000fae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d006      	beq.n	8000fca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000fbc:	4b22      	ldr	r3, [pc, #136]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	4921      	ldr	r1, [pc, #132]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	604b      	str	r3, [r1, #4]
 8000fc8:	e006      	b.n	8000fd8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fca:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	491d      	ldr	r1, [pc, #116]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d006      	beq.n	8000ff2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	4917      	ldr	r1, [pc, #92]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	608b      	str	r3, [r1, #8]
 8000ff0:	e006      	b.n	8001000 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ff2:	4b15      	ldr	r3, [pc, #84]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000ff4:	689a      	ldr	r2, [r3, #8]
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	4913      	ldr	r1, [pc, #76]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d01f      	beq.n	800104c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 800100e:	68da      	ldr	r2, [r3, #12]
 8001010:	490d      	ldr	r1, [pc, #52]	; (8001048 <HAL_GPIO_Init+0x2c0>)
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	4313      	orrs	r3, r2
 8001016:	60cb      	str	r3, [r1, #12]
 8001018:	e01f      	b.n	800105a <HAL_GPIO_Init+0x2d2>
 800101a:	bf00      	nop
 800101c:	10320000 	.word	0x10320000
 8001020:	10310000 	.word	0x10310000
 8001024:	10220000 	.word	0x10220000
 8001028:	10210000 	.word	0x10210000
 800102c:	10120000 	.word	0x10120000
 8001030:	10110000 	.word	0x10110000
 8001034:	40021000 	.word	0x40021000
 8001038:	40010000 	.word	0x40010000
 800103c:	40010800 	.word	0x40010800
 8001040:	40010c00 	.word	0x40010c00
 8001044:	40011000 	.word	0x40011000
 8001048:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <HAL_GPIO_Init+0x2f4>)
 800104e:	68da      	ldr	r2, [r3, #12]
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	43db      	mvns	r3, r3
 8001054:	4909      	ldr	r1, [pc, #36]	; (800107c <HAL_GPIO_Init+0x2f4>)
 8001056:	4013      	ands	r3, r2
 8001058:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800105a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105c:	3301      	adds	r3, #1
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001066:	fa22 f303 	lsr.w	r3, r2, r3
 800106a:	2b00      	cmp	r3, #0
 800106c:	f47f ae96 	bne.w	8000d9c <HAL_GPIO_Init+0x14>
  }
}
 8001070:	bf00      	nop
 8001072:	bf00      	nop
 8001074:	372c      	adds	r7, #44	; 0x2c
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	40010400 	.word	0x40010400

08001080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
 800108c:	4613      	mov	r3, r2
 800108e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001090:	787b      	ldrb	r3, [r7, #1]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d003      	beq.n	800109e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001096:	887a      	ldrh	r2, [r7, #2]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800109c:	e003      	b.n	80010a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800109e:	887b      	ldrh	r3, [r7, #2]
 80010a0:	041a      	lsls	r2, r3, #16
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	611a      	str	r2, [r3, #16]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	4013      	ands	r3, r2
 80010c8:	041a      	lsls	r2, r3, #16
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	43d9      	mvns	r1, r3
 80010ce:	887b      	ldrh	r3, [r7, #2]
 80010d0:	400b      	ands	r3, r1
 80010d2:	431a      	orrs	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	611a      	str	r2, [r3, #16]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr
	...

080010e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e272      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	2b00      	cmp	r3, #0
 8001100:	f000 8087 	beq.w	8001212 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001104:	4b92      	ldr	r3, [pc, #584]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 030c 	and.w	r3, r3, #12
 800110c:	2b04      	cmp	r3, #4
 800110e:	d00c      	beq.n	800112a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001110:	4b8f      	ldr	r3, [pc, #572]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f003 030c 	and.w	r3, r3, #12
 8001118:	2b08      	cmp	r3, #8
 800111a:	d112      	bne.n	8001142 <HAL_RCC_OscConfig+0x5e>
 800111c:	4b8c      	ldr	r3, [pc, #560]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001128:	d10b      	bne.n	8001142 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800112a:	4b89      	ldr	r3, [pc, #548]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d06c      	beq.n	8001210 <HAL_RCC_OscConfig+0x12c>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d168      	bne.n	8001210 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e24c      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x76>
 800114c:	4b80      	ldr	r3, [pc, #512]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a7f      	ldr	r2, [pc, #508]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	e02e      	b.n	80011b8 <HAL_RCC_OscConfig+0xd4>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10c      	bne.n	800117c <HAL_RCC_OscConfig+0x98>
 8001162:	4b7b      	ldr	r3, [pc, #492]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a7a      	ldr	r2, [pc, #488]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001168:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	4b78      	ldr	r3, [pc, #480]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a77      	ldr	r2, [pc, #476]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001174:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	e01d      	b.n	80011b8 <HAL_RCC_OscConfig+0xd4>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001184:	d10c      	bne.n	80011a0 <HAL_RCC_OscConfig+0xbc>
 8001186:	4b72      	ldr	r3, [pc, #456]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a71      	ldr	r2, [pc, #452]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800118c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	4b6f      	ldr	r3, [pc, #444]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a6e      	ldr	r2, [pc, #440]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	e00b      	b.n	80011b8 <HAL_RCC_OscConfig+0xd4>
 80011a0:	4b6b      	ldr	r3, [pc, #428]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a6a      	ldr	r2, [pc, #424]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011aa:	6013      	str	r3, [r2, #0]
 80011ac:	4b68      	ldr	r3, [pc, #416]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a67      	ldr	r2, [pc, #412]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80011b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d013      	beq.n	80011e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fc1a 	bl	80009f8 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c8:	f7ff fc16 	bl	80009f8 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b64      	cmp	r3, #100	; 0x64
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e200      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011da:	4b5d      	ldr	r3, [pc, #372]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d0f0      	beq.n	80011c8 <HAL_RCC_OscConfig+0xe4>
 80011e6:	e014      	b.n	8001212 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc06 	bl	80009f8 <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f0:	f7ff fc02 	bl	80009f8 <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b64      	cmp	r3, #100	; 0x64
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e1ec      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001202:	4b53      	ldr	r3, [pc, #332]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f0      	bne.n	80011f0 <HAL_RCC_OscConfig+0x10c>
 800120e:	e000      	b.n	8001212 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001210:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d063      	beq.n	80012e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800121e:	4b4c      	ldr	r3, [pc, #304]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 030c 	and.w	r3, r3, #12
 8001226:	2b00      	cmp	r3, #0
 8001228:	d00b      	beq.n	8001242 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800122a:	4b49      	ldr	r3, [pc, #292]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 030c 	and.w	r3, r3, #12
 8001232:	2b08      	cmp	r3, #8
 8001234:	d11c      	bne.n	8001270 <HAL_RCC_OscConfig+0x18c>
 8001236:	4b46      	ldr	r3, [pc, #280]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d116      	bne.n	8001270 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001242:	4b43      	ldr	r3, [pc, #268]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <HAL_RCC_OscConfig+0x176>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	691b      	ldr	r3, [r3, #16]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d001      	beq.n	800125a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e1c0      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125a:	4b3d      	ldr	r3, [pc, #244]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4939      	ldr	r1, [pc, #228]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800126a:	4313      	orrs	r3, r2
 800126c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800126e:	e03a      	b.n	80012e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d020      	beq.n	80012ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001278:	4b36      	ldr	r3, [pc, #216]	; (8001354 <HAL_RCC_OscConfig+0x270>)
 800127a:	2201      	movs	r2, #1
 800127c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127e:	f7ff fbbb 	bl	80009f8 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001286:	f7ff fbb7 	bl	80009f8 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e1a1      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001298:	4b2d      	ldr	r3, [pc, #180]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f0      	beq.n	8001286 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a4:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	4927      	ldr	r1, [pc, #156]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	600b      	str	r3, [r1, #0]
 80012b8:	e015      	b.n	80012e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ba:	4b26      	ldr	r3, [pc, #152]	; (8001354 <HAL_RCC_OscConfig+0x270>)
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c0:	f7ff fb9a 	bl	80009f8 <HAL_GetTick>
 80012c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c6:	e008      	b.n	80012da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012c8:	f7ff fb96 	bl	80009f8 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d901      	bls.n	80012da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e180      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012da:	4b1d      	ldr	r3, [pc, #116]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f0      	bne.n	80012c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d03a      	beq.n	8001368 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d019      	beq.n	800132e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <HAL_RCC_OscConfig+0x274>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001300:	f7ff fb7a 	bl	80009f8 <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001308:	f7ff fb76 	bl	80009f8 <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e160      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800131a:	4b0d      	ldr	r3, [pc, #52]	; (8001350 <HAL_RCC_OscConfig+0x26c>)
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0f0      	beq.n	8001308 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001326:	2001      	movs	r0, #1
 8001328:	f000 fad8 	bl	80018dc <RCC_Delay>
 800132c:	e01c      	b.n	8001368 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <HAL_RCC_OscConfig+0x274>)
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001334:	f7ff fb60 	bl	80009f8 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133a:	e00f      	b.n	800135c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800133c:	f7ff fb5c 	bl	80009f8 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d908      	bls.n	800135c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e146      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000
 8001354:	42420000 	.word	0x42420000
 8001358:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800135c:	4b92      	ldr	r3, [pc, #584]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800135e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1e9      	bne.n	800133c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	2b00      	cmp	r3, #0
 8001372:	f000 80a6 	beq.w	80014c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800137a:	4b8b      	ldr	r3, [pc, #556]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d10d      	bne.n	80013a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001386:	4b88      	ldr	r3, [pc, #544]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	4a87      	ldr	r2, [pc, #540]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800138c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001390:	61d3      	str	r3, [r2, #28]
 8001392:	4b85      	ldr	r3, [pc, #532]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800139e:	2301      	movs	r3, #1
 80013a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a2:	4b82      	ldr	r3, [pc, #520]	; (80015ac <HAL_RCC_OscConfig+0x4c8>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d118      	bne.n	80013e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ae:	4b7f      	ldr	r3, [pc, #508]	; (80015ac <HAL_RCC_OscConfig+0x4c8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a7e      	ldr	r2, [pc, #504]	; (80015ac <HAL_RCC_OscConfig+0x4c8>)
 80013b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ba:	f7ff fb1d 	bl	80009f8 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013c2:	f7ff fb19 	bl	80009f8 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b64      	cmp	r3, #100	; 0x64
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e103      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d4:	4b75      	ldr	r3, [pc, #468]	; (80015ac <HAL_RCC_OscConfig+0x4c8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0f0      	beq.n	80013c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d106      	bne.n	80013f6 <HAL_RCC_OscConfig+0x312>
 80013e8:	4b6f      	ldr	r3, [pc, #444]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	4a6e      	ldr	r2, [pc, #440]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6213      	str	r3, [r2, #32]
 80013f4:	e02d      	b.n	8001452 <HAL_RCC_OscConfig+0x36e>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10c      	bne.n	8001418 <HAL_RCC_OscConfig+0x334>
 80013fe:	4b6a      	ldr	r3, [pc, #424]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001400:	6a1b      	ldr	r3, [r3, #32]
 8001402:	4a69      	ldr	r2, [pc, #420]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001404:	f023 0301 	bic.w	r3, r3, #1
 8001408:	6213      	str	r3, [r2, #32]
 800140a:	4b67      	ldr	r3, [pc, #412]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	4a66      	ldr	r2, [pc, #408]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001410:	f023 0304 	bic.w	r3, r3, #4
 8001414:	6213      	str	r3, [r2, #32]
 8001416:	e01c      	b.n	8001452 <HAL_RCC_OscConfig+0x36e>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b05      	cmp	r3, #5
 800141e:	d10c      	bne.n	800143a <HAL_RCC_OscConfig+0x356>
 8001420:	4b61      	ldr	r3, [pc, #388]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001422:	6a1b      	ldr	r3, [r3, #32]
 8001424:	4a60      	ldr	r2, [pc, #384]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001426:	f043 0304 	orr.w	r3, r3, #4
 800142a:	6213      	str	r3, [r2, #32]
 800142c:	4b5e      	ldr	r3, [pc, #376]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4a5d      	ldr	r2, [pc, #372]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	6213      	str	r3, [r2, #32]
 8001438:	e00b      	b.n	8001452 <HAL_RCC_OscConfig+0x36e>
 800143a:	4b5b      	ldr	r3, [pc, #364]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	4a5a      	ldr	r2, [pc, #360]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001440:	f023 0301 	bic.w	r3, r3, #1
 8001444:	6213      	str	r3, [r2, #32]
 8001446:	4b58      	ldr	r3, [pc, #352]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4a57      	ldr	r2, [pc, #348]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	f023 0304 	bic.w	r3, r3, #4
 8001450:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d015      	beq.n	8001486 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145a:	f7ff facd 	bl	80009f8 <HAL_GetTick>
 800145e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001460:	e00a      	b.n	8001478 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001462:	f7ff fac9 	bl	80009f8 <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001470:	4293      	cmp	r3, r2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e0b1      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001478:	4b4b      	ldr	r3, [pc, #300]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0ee      	beq.n	8001462 <HAL_RCC_OscConfig+0x37e>
 8001484:	e014      	b.n	80014b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001486:	f7ff fab7 	bl	80009f8 <HAL_GetTick>
 800148a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800148c:	e00a      	b.n	80014a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800148e:	f7ff fab3 	bl	80009f8 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	f241 3288 	movw	r2, #5000	; 0x1388
 800149c:	4293      	cmp	r3, r2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e09b      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014a4:	4b40      	ldr	r3, [pc, #256]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80014a6:	6a1b      	ldr	r3, [r3, #32]
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1ee      	bne.n	800148e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d105      	bne.n	80014c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014b6:	4b3c      	ldr	r3, [pc, #240]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	4a3b      	ldr	r2, [pc, #236]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80014bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 8087 	beq.w	80015da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014cc:	4b36      	ldr	r3, [pc, #216]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 030c 	and.w	r3, r3, #12
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d061      	beq.n	800159c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69db      	ldr	r3, [r3, #28]
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d146      	bne.n	800156e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e0:	4b33      	ldr	r3, [pc, #204]	; (80015b0 <HAL_RCC_OscConfig+0x4cc>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e6:	f7ff fa87 	bl	80009f8 <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ee:	f7ff fa83 	bl	80009f8 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e06d      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001500:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1f0      	bne.n	80014ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001514:	d108      	bne.n	8001528 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001516:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	4921      	ldr	r1, [pc, #132]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001524:	4313      	orrs	r3, r2
 8001526:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a19      	ldr	r1, [r3, #32]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	430b      	orrs	r3, r1
 800153a:	491b      	ldr	r1, [pc, #108]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	4313      	orrs	r3, r2
 800153e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <HAL_RCC_OscConfig+0x4cc>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fa57 	bl	80009f8 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800154e:	f7ff fa53 	bl	80009f8 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e03d      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x46a>
 800156c:	e035      	b.n	80015da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <HAL_RCC_OscConfig+0x4cc>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001574:	f7ff fa40 	bl	80009f8 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800157c:	f7ff fa3c 	bl	80009f8 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e026      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800158e:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <HAL_RCC_OscConfig+0x4c4>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1f0      	bne.n	800157c <HAL_RCC_OscConfig+0x498>
 800159a:	e01e      	b.n	80015da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69db      	ldr	r3, [r3, #28]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d107      	bne.n	80015b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e019      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40007000 	.word	0x40007000
 80015b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015b4:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <HAL_RCC_OscConfig+0x500>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d106      	bne.n	80015d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40021000 	.word	0x40021000

080015e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e0d0      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015fc:	4b6a      	ldr	r3, [pc, #424]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d910      	bls.n	800162c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4b67      	ldr	r3, [pc, #412]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 0207 	bic.w	r2, r3, #7
 8001612:	4965      	ldr	r1, [pc, #404]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	4313      	orrs	r3, r2
 8001618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800161a:	4b63      	ldr	r3, [pc, #396]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0b8      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d020      	beq.n	800167a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001644:	4b59      	ldr	r3, [pc, #356]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	4a58      	ldr	r2, [pc, #352]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800164a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800164e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800165c:	4b53      	ldr	r3, [pc, #332]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	4a52      	ldr	r2, [pc, #328]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001662:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001666:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001668:	4b50      	ldr	r3, [pc, #320]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	494d      	ldr	r1, [pc, #308]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001676:	4313      	orrs	r3, r2
 8001678:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b00      	cmp	r3, #0
 8001684:	d040      	beq.n	8001708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d107      	bne.n	800169e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	4b47      	ldr	r3, [pc, #284]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d115      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e07f      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d107      	bne.n	80016b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a6:	4b41      	ldr	r3, [pc, #260]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d109      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e073      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b6:	4b3d      	ldr	r3, [pc, #244]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e06b      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016c6:	4b39      	ldr	r3, [pc, #228]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f023 0203 	bic.w	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4936      	ldr	r1, [pc, #216]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016d4:	4313      	orrs	r3, r2
 80016d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016d8:	f7ff f98e 	bl	80009f8 <HAL_GetTick>
 80016dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016de:	e00a      	b.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e0:	f7ff f98a 	bl	80009f8 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e053      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f6:	4b2d      	ldr	r3, [pc, #180]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f003 020c 	and.w	r2, r3, #12
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	429a      	cmp	r2, r3
 8001706:	d1eb      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0307 	and.w	r3, r3, #7
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d210      	bcs.n	8001738 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001716:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f023 0207 	bic.w	r2, r3, #7
 800171e:	4922      	ldr	r1, [pc, #136]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	4313      	orrs	r3, r2
 8001724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001726:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e032      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0304 	and.w	r3, r3, #4
 8001740:	2b00      	cmp	r3, #0
 8001742:	d008      	beq.n	8001756 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001744:	4b19      	ldr	r3, [pc, #100]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	4916      	ldr	r1, [pc, #88]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	2b00      	cmp	r3, #0
 8001760:	d009      	beq.n	8001776 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001762:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	490e      	ldr	r1, [pc, #56]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001776:	f000 f821 	bl	80017bc <HAL_RCC_GetSysClockFreq>
 800177a:	4602      	mov	r2, r0
 800177c:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	091b      	lsrs	r3, r3, #4
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	490a      	ldr	r1, [pc, #40]	; (80017b0 <HAL_RCC_ClockConfig+0x1c8>)
 8001788:	5ccb      	ldrb	r3, [r1, r3]
 800178a:	fa22 f303 	lsr.w	r3, r2, r3
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <HAL_RCC_ClockConfig+0x1cc>)
 8001790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_RCC_ClockConfig+0x1d0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff f8ec 	bl	8000974 <HAL_InitTick>

  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40022000 	.word	0x40022000
 80017ac:	40021000 	.word	0x40021000
 80017b0:	0800341c 	.word	0x0800341c
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000004 	.word	0x20000004

080017bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017bc:	b490      	push	{r4, r7}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017c2:	4b29      	ldr	r3, [pc, #164]	; (8001868 <HAL_RCC_GetSysClockFreq+0xac>)
 80017c4:	1d3c      	adds	r4, r7, #4
 80017c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017cc:	f240 2301 	movw	r3, #513	; 0x201
 80017d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017e6:	4b21      	ldr	r3, [pc, #132]	; (800186c <HAL_RCC_GetSysClockFreq+0xb0>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	f003 030c 	and.w	r3, r3, #12
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	d002      	beq.n	80017fc <HAL_RCC_GetSysClockFreq+0x40>
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d003      	beq.n	8001802 <HAL_RCC_GetSysClockFreq+0x46>
 80017fa:	e02b      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017fc:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <HAL_RCC_GetSysClockFreq+0xb4>)
 80017fe:	623b      	str	r3, [r7, #32]
      break;
 8001800:	e02b      	b.n	800185a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	0c9b      	lsrs	r3, r3, #18
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	3328      	adds	r3, #40	; 0x28
 800180c:	443b      	add	r3, r7
 800180e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001812:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d012      	beq.n	8001844 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800181e:	4b13      	ldr	r3, [pc, #76]	; (800186c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	0c5b      	lsrs	r3, r3, #17
 8001824:	f003 0301 	and.w	r3, r3, #1
 8001828:	3328      	adds	r3, #40	; 0x28
 800182a:	443b      	add	r3, r7
 800182c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001830:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001836:	fb03 f202 	mul.w	r2, r3, r2
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
 8001842:	e004      	b.n	800184e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	4a0b      	ldr	r2, [pc, #44]	; (8001874 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001848:	fb02 f303 	mul.w	r3, r2, r3
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	623b      	str	r3, [r7, #32]
      break;
 8001852:	e002      	b.n	800185a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001856:	623b      	str	r3, [r7, #32]
      break;
 8001858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800185a:	6a3b      	ldr	r3, [r7, #32]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3728      	adds	r7, #40	; 0x28
 8001860:	46bd      	mov	sp, r7
 8001862:	bc90      	pop	{r4, r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	0800340c 	.word	0x0800340c
 800186c:	40021000 	.word	0x40021000
 8001870:	007a1200 	.word	0x007a1200
 8001874:	003d0900 	.word	0x003d0900

08001878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800187c:	4b02      	ldr	r3, [pc, #8]	; (8001888 <HAL_RCC_GetHCLKFreq+0x10>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr
 8001888:	20000000 	.word	0x20000000

0800188c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001890:	f7ff fff2 	bl	8001878 <HAL_RCC_GetHCLKFreq>
 8001894:	4602      	mov	r2, r0
 8001896:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	0a1b      	lsrs	r3, r3, #8
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	4903      	ldr	r1, [pc, #12]	; (80018b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018a2:	5ccb      	ldrb	r3, [r1, r3]
 80018a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40021000 	.word	0x40021000
 80018b0:	0800342c 	.word	0x0800342c

080018b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018b8:	f7ff ffde 	bl	8001878 <HAL_RCC_GetHCLKFreq>
 80018bc:	4602      	mov	r2, r0
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	0adb      	lsrs	r3, r3, #11
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	4903      	ldr	r1, [pc, #12]	; (80018d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018ca:	5ccb      	ldrb	r3, [r1, r3]
 80018cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40021000 	.word	0x40021000
 80018d8:	0800342c 	.word	0x0800342c

080018dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018e4:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <RCC_Delay+0x34>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <RCC_Delay+0x38>)
 80018ea:	fba2 2303 	umull	r2, r3, r2, r3
 80018ee:	0a5b      	lsrs	r3, r3, #9
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	fb02 f303 	mul.w	r3, r2, r3
 80018f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80018f8:	bf00      	nop
  }
  while (Delay --);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	1e5a      	subs	r2, r3, #1
 80018fe:	60fa      	str	r2, [r7, #12]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1f9      	bne.n	80018f8 <RCC_Delay+0x1c>
}
 8001904:	bf00      	nop
 8001906:	bf00      	nop
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	20000000 	.word	0x20000000
 8001914:	10624dd3 	.word	0x10624dd3

08001918 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e041      	b.n	80019ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d106      	bne.n	8001944 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7fe fede 	bl	8000700 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2202      	movs	r2, #2
 8001948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3304      	adds	r3, #4
 8001954:	4619      	mov	r1, r3
 8001956:	4610      	mov	r0, r2
 8001958:	f000 fa6a 	bl	8001e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d001      	beq.n	80019d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e035      	b.n	8001a3c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2202      	movs	r2, #2
 80019d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a16      	ldr	r2, [pc, #88]	; (8001a48 <HAL_TIM_Base_Start_IT+0x90>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d009      	beq.n	8001a06 <HAL_TIM_Base_Start_IT+0x4e>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019fa:	d004      	beq.n	8001a06 <HAL_TIM_Base_Start_IT+0x4e>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <HAL_TIM_Base_Start_IT+0x94>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d111      	bne.n	8001a2a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 0307 	and.w	r3, r3, #7
 8001a10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2b06      	cmp	r3, #6
 8001a16:	d010      	beq.n	8001a3a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f042 0201 	orr.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a28:	e007      	b.n	8001a3a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f042 0201 	orr.w	r2, r2, #1
 8001a38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40012c00 	.word	0x40012c00
 8001a4c:	40000400 	.word	0x40000400

08001a50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d122      	bne.n	8001aac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d11b      	bne.n	8001aac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f06f 0202 	mvn.w	r2, #2
 8001a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2201      	movs	r2, #1
 8001a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 f9b1 	bl	8001dfa <HAL_TIM_IC_CaptureCallback>
 8001a98:	e005      	b.n	8001aa6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f9a4 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f000 f9b3 	bl	8001e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	f003 0304 	and.w	r3, r3, #4
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d122      	bne.n	8001b00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b04      	cmp	r3, #4
 8001ac6:	d11b      	bne.n	8001b00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f06f 0204 	mvn.w	r2, #4
 8001ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f987 	bl	8001dfa <HAL_TIM_IC_CaptureCallback>
 8001aec:	e005      	b.n	8001afa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 f97a 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 f989 	bl	8001e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d122      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d11b      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f06f 0208 	mvn.w	r2, #8
 8001b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2204      	movs	r2, #4
 8001b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 f95d 	bl	8001dfa <HAL_TIM_IC_CaptureCallback>
 8001b40:	e005      	b.n	8001b4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f950 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 f95f 	bl	8001e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	f003 0310 	and.w	r3, r3, #16
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	d122      	bne.n	8001ba8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	f003 0310 	and.w	r3, r3, #16
 8001b6c:	2b10      	cmp	r3, #16
 8001b6e:	d11b      	bne.n	8001ba8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f06f 0210 	mvn.w	r2, #16
 8001b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2208      	movs	r2, #8
 8001b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f933 	bl	8001dfa <HAL_TIM_IC_CaptureCallback>
 8001b94:	e005      	b.n	8001ba2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f926 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f935 	bl	8001e0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d10e      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d107      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f06f 0201 	mvn.w	r2, #1
 8001bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7fe fe84 	bl	80008dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bde:	2b80      	cmp	r3, #128	; 0x80
 8001be0:	d10e      	bne.n	8001c00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bec:	2b80      	cmp	r3, #128	; 0x80
 8001bee:	d107      	bne.n	8001c00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 fa67 	bl	80020ce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c0a:	2b40      	cmp	r3, #64	; 0x40
 8001c0c:	d10e      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c18:	2b40      	cmp	r3, #64	; 0x40
 8001c1a:	d107      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f8f9 	bl	8001e1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f003 0320 	and.w	r3, r3, #32
 8001c36:	2b20      	cmp	r3, #32
 8001c38:	d10e      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0320 	and.w	r3, r3, #32
 8001c44:	2b20      	cmp	r3, #32
 8001c46:	d107      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f06f 0220 	mvn.w	r2, #32
 8001c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 fa32 	bl	80020bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_TIM_ConfigClockSource+0x18>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e0b3      	b.n	8001de0 <HAL_TIM_ConfigClockSource+0x180>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2202      	movs	r2, #2
 8001c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001c96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cb0:	d03e      	beq.n	8001d30 <HAL_TIM_ConfigClockSource+0xd0>
 8001cb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cb6:	f200 8087 	bhi.w	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cbe:	f000 8085 	beq.w	8001dcc <HAL_TIM_ConfigClockSource+0x16c>
 8001cc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cc6:	d87f      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cc8:	2b70      	cmp	r3, #112	; 0x70
 8001cca:	d01a      	beq.n	8001d02 <HAL_TIM_ConfigClockSource+0xa2>
 8001ccc:	2b70      	cmp	r3, #112	; 0x70
 8001cce:	d87b      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cd0:	2b60      	cmp	r3, #96	; 0x60
 8001cd2:	d050      	beq.n	8001d76 <HAL_TIM_ConfigClockSource+0x116>
 8001cd4:	2b60      	cmp	r3, #96	; 0x60
 8001cd6:	d877      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cd8:	2b50      	cmp	r3, #80	; 0x50
 8001cda:	d03c      	beq.n	8001d56 <HAL_TIM_ConfigClockSource+0xf6>
 8001cdc:	2b50      	cmp	r3, #80	; 0x50
 8001cde:	d873      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001ce0:	2b40      	cmp	r3, #64	; 0x40
 8001ce2:	d058      	beq.n	8001d96 <HAL_TIM_ConfigClockSource+0x136>
 8001ce4:	2b40      	cmp	r3, #64	; 0x40
 8001ce6:	d86f      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001ce8:	2b30      	cmp	r3, #48	; 0x30
 8001cea:	d064      	beq.n	8001db6 <HAL_TIM_ConfigClockSource+0x156>
 8001cec:	2b30      	cmp	r3, #48	; 0x30
 8001cee:	d86b      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cf0:	2b20      	cmp	r3, #32
 8001cf2:	d060      	beq.n	8001db6 <HAL_TIM_ConfigClockSource+0x156>
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	d867      	bhi.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d05c      	beq.n	8001db6 <HAL_TIM_ConfigClockSource+0x156>
 8001cfc:	2b10      	cmp	r3, #16
 8001cfe:	d05a      	beq.n	8001db6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001d00:	e062      	b.n	8001dc8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	6899      	ldr	r1, [r3, #8]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f000 f95c 	bl	8001fce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001d24:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	609a      	str	r2, [r3, #8]
      break;
 8001d2e:	e04e      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6899      	ldr	r1, [r3, #8]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f000 f945 	bl	8001fce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d52:	609a      	str	r2, [r3, #8]
      break;
 8001d54:	e03b      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6818      	ldr	r0, [r3, #0]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	6859      	ldr	r1, [r3, #4]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	461a      	mov	r2, r3
 8001d64:	f000 f8bc 	bl	8001ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2150      	movs	r1, #80	; 0x50
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f913 	bl	8001f9a <TIM_ITRx_SetConfig>
      break;
 8001d74:	e02b      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6818      	ldr	r0, [r3, #0]
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	6859      	ldr	r1, [r3, #4]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	461a      	mov	r2, r3
 8001d84:	f000 f8da 	bl	8001f3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2160      	movs	r1, #96	; 0x60
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f000 f903 	bl	8001f9a <TIM_ITRx_SetConfig>
      break;
 8001d94:	e01b      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6818      	ldr	r0, [r3, #0]
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	6859      	ldr	r1, [r3, #4]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	461a      	mov	r2, r3
 8001da4:	f000 f89c 	bl	8001ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2140      	movs	r1, #64	; 0x40
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f8f3 	bl	8001f9a <TIM_ITRx_SetConfig>
      break;
 8001db4:	e00b      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	f000 f8ea 	bl	8001f9a <TIM_ITRx_SetConfig>
        break;
 8001dc6:	e002      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001dc8:	bf00      	nop
 8001dca:	e000      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001dcc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr

08001e1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a25      	ldr	r2, [pc, #148]	; (8001ed8 <TIM_Base_SetConfig+0xa8>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d007      	beq.n	8001e58 <TIM_Base_SetConfig+0x28>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e4e:	d003      	beq.n	8001e58 <TIM_Base_SetConfig+0x28>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a22      	ldr	r2, [pc, #136]	; (8001edc <TIM_Base_SetConfig+0xac>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d108      	bne.n	8001e6a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a1a      	ldr	r2, [pc, #104]	; (8001ed8 <TIM_Base_SetConfig+0xa8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d007      	beq.n	8001e82 <TIM_Base_SetConfig+0x52>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e78:	d003      	beq.n	8001e82 <TIM_Base_SetConfig+0x52>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a17      	ldr	r2, [pc, #92]	; (8001edc <TIM_Base_SetConfig+0xac>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d108      	bne.n	8001e94 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a07      	ldr	r2, [pc, #28]	; (8001ed8 <TIM_Base_SetConfig+0xa8>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d103      	bne.n	8001ec8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	691a      	ldr	r2, [r3, #16]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	615a      	str	r2, [r3, #20]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	40012c00 	.word	0x40012c00
 8001edc:	40000400 	.word	0x40000400

08001ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b087      	sub	sp, #28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	f023 0201 	bic.w	r2, r3, #1
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	011b      	lsls	r3, r3, #4
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f023 030a 	bic.w	r3, r3, #10
 8001f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	621a      	str	r2, [r3, #32]
}
 8001f32:	bf00      	nop
 8001f34:	371c      	adds	r7, #28
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b087      	sub	sp, #28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	f023 0210 	bic.w	r2, r3, #16
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	031b      	lsls	r3, r3, #12
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001f78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	621a      	str	r2, [r3, #32]
}
 8001f90:	bf00      	nop
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr

08001f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b085      	sub	sp, #20
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f043 0307 	orr.w	r3, r3, #7
 8001fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	609a      	str	r2, [r3, #8]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b087      	sub	sp, #28
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	021a      	lsls	r2, r3, #8
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	431a      	orrs	r2, r3
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	697a      	ldr	r2, [r7, #20]
 8002000:	609a      	str	r2, [r3, #8]
}
 8002002:	bf00      	nop
 8002004:	371c      	adds	r7, #28
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800201c:	2b01      	cmp	r3, #1
 800201e:	d101      	bne.n	8002024 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002020:	2302      	movs	r3, #2
 8002022:	e041      	b.n	80020a8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800204a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	4313      	orrs	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a14      	ldr	r2, [pc, #80]	; (80020b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d009      	beq.n	800207c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002070:	d004      	beq.n	800207c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a10      	ldr	r2, [pc, #64]	; (80020b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d10c      	bne.n	8002096 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002082:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	4313      	orrs	r3, r2
 800208c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	40000400 	.word	0x40000400

080020bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr

080020e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e03f      	b.n	8002172 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d106      	bne.n	800210c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe fb1e 	bl	8000748 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2224      	movs	r2, #36	; 0x24
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002122:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 fc25 	bl	8002974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	691a      	ldr	r2, [r3, #16]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002138:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	695a      	ldr	r2, [r3, #20]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002148:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002158:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b08a      	sub	sp, #40	; 0x28
 800217e:	af02      	add	r7, sp, #8
 8002180:	60f8      	str	r0, [r7, #12]
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	4613      	mov	r3, r2
 8002188:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b20      	cmp	r3, #32
 8002198:	d17c      	bne.n	8002294 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d002      	beq.n	80021a6 <HAL_UART_Transmit+0x2c>
 80021a0:	88fb      	ldrh	r3, [r7, #6]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e075      	b.n	8002296 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d101      	bne.n	80021b8 <HAL_UART_Transmit+0x3e>
 80021b4:	2302      	movs	r3, #2
 80021b6:	e06e      	b.n	8002296 <HAL_UART_Transmit+0x11c>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2221      	movs	r2, #33	; 0x21
 80021ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021ce:	f7fe fc13 	bl	80009f8 <HAL_GetTick>
 80021d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	88fa      	ldrh	r2, [r7, #6]
 80021d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	88fa      	ldrh	r2, [r7, #6]
 80021de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021e8:	d108      	bne.n	80021fc <HAL_UART_Transmit+0x82>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d104      	bne.n	80021fc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	61bb      	str	r3, [r7, #24]
 80021fa:	e003      	b.n	8002204 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800220c:	e02a      	b.n	8002264 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2200      	movs	r2, #0
 8002216:	2180      	movs	r1, #128	; 0x80
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f000 fa11 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e036      	b.n	8002296 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10b      	bne.n	8002246 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800223c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	3302      	adds	r3, #2
 8002242:	61bb      	str	r3, [r7, #24]
 8002244:	e007      	b.n	8002256 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	781a      	ldrb	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	3301      	adds	r3, #1
 8002254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800225a:	b29b      	uxth	r3, r3
 800225c:	3b01      	subs	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002268:	b29b      	uxth	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1cf      	bne.n	800220e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2200      	movs	r2, #0
 8002276:	2140      	movs	r1, #64	; 0x40
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 f9e1 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e006      	b.n	8002296 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	e000      	b.n	8002296 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002294:	2302      	movs	r3, #2
  }
}
 8002296:	4618      	mov	r0, r3
 8002298:	3720      	adds	r7, #32
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	; 0x28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d10d      	bne.n	80022f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d8:	f003 0320 	and.w	r3, r3, #32
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d008      	beq.n	80022f2 <HAL_UART_IRQHandler+0x52>
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 fa99 	bl	8002822 <UART_Receive_IT>
      return;
 80022f0:	e17b      	b.n	80025ea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 80b1 	beq.w	800245c <HAL_UART_IRQHandler+0x1bc>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <HAL_UART_IRQHandler+0x70>
 8002304:	6a3b      	ldr	r3, [r7, #32]
 8002306:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800230a:	2b00      	cmp	r3, #0
 800230c:	f000 80a6 	beq.w	800245c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00a      	beq.n	8002330 <HAL_UART_IRQHandler+0x90>
 800231a:	6a3b      	ldr	r3, [r7, #32]
 800231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	f043 0201 	orr.w	r2, r3, #1
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00a      	beq.n	8002350 <HAL_UART_IRQHandler+0xb0>
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f043 0202 	orr.w	r2, r3, #2
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00a      	beq.n	8002370 <HAL_UART_IRQHandler+0xd0>
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d005      	beq.n	8002370 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	f043 0204 	orr.w	r2, r3, #4
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00f      	beq.n	800239a <HAL_UART_IRQHandler+0xfa>
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b00      	cmp	r3, #0
 8002382:	d104      	bne.n	800238e <HAL_UART_IRQHandler+0xee>
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f043 0208 	orr.w	r2, r3, #8
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 811e 	beq.w	80025e0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	f003 0320 	and.w	r3, r3, #32
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_UART_IRQHandler+0x11e>
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	f003 0320 	and.w	r3, r3, #32
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 fa32 	bl	8002822 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d102      	bne.n	80023e6 <HAL_UART_IRQHandler+0x146>
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d031      	beq.n	800244a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f974 	bl	80026d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d023      	beq.n	8002442 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695a      	ldr	r2, [r3, #20]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002408:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800240e:	2b00      	cmp	r3, #0
 8002410:	d013      	beq.n	800243a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002416:	4a76      	ldr	r2, [pc, #472]	; (80025f0 <HAL_UART_IRQHandler+0x350>)
 8002418:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe fc3c 	bl	8000c9c <HAL_DMA_Abort_IT>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d016      	beq.n	8002458 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002434:	4610      	mov	r0, r2
 8002436:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002438:	e00e      	b.n	8002458 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f8ec 	bl	8002618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002440:	e00a      	b.n	8002458 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f8e8 	bl	8002618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002448:	e006      	b.n	8002458 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f8e4 	bl	8002618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002456:	e0c3      	b.n	80025e0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002458:	bf00      	nop
    return;
 800245a:	e0c1      	b.n	80025e0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002460:	2b01      	cmp	r3, #1
 8002462:	f040 80a1 	bne.w	80025a8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	f003 0310 	and.w	r3, r3, #16
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 809b 	beq.w	80025a8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f003 0310 	and.w	r3, r3, #16
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 8095 	beq.w	80025a8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d04e      	beq.n	8002540 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80024ac:	8a3b      	ldrh	r3, [r7, #16]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 8098 	beq.w	80025e4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024b8:	8a3a      	ldrh	r2, [r7, #16]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	f080 8092 	bcs.w	80025e4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	8a3a      	ldrh	r2, [r7, #16]
 80024c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	2b20      	cmp	r3, #32
 80024ce:	d02b      	beq.n	8002528 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68da      	ldr	r2, [r3, #12]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	695a      	ldr	r2, [r3, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0201 	bic.w	r2, r2, #1
 80024ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	695a      	ldr	r2, [r3, #20]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 0210 	bic.w	r2, r2, #16
 800251c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe fb7f 	bl	8000c26 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002530:	b29b      	uxth	r3, r3
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	b29b      	uxth	r3, r3
 8002536:	4619      	mov	r1, r3
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f876 	bl	800262a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800253e:	e051      	b.n	80025e4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002548:	b29b      	uxth	r3, r3
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002552:	b29b      	uxth	r3, r3
 8002554:	2b00      	cmp	r3, #0
 8002556:	d047      	beq.n	80025e8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002558:	8a7b      	ldrh	r3, [r7, #18]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d044      	beq.n	80025e8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800256c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695a      	ldr	r2, [r3, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 0201 	bic.w	r2, r2, #1
 800257c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2220      	movs	r2, #32
 8002582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0210 	bic.w	r2, r2, #16
 800259a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800259c:	8a7b      	ldrh	r3, [r7, #18]
 800259e:	4619      	mov	r1, r3
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 f842 	bl	800262a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80025a6:	e01f      	b.n	80025e8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80025a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_UART_IRQHandler+0x324>
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 f8c9 	bl	8002754 <UART_Transmit_IT>
    return;
 80025c2:	e012      	b.n	80025ea <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80025c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00d      	beq.n	80025ea <HAL_UART_IRQHandler+0x34a>
 80025ce:	6a3b      	ldr	r3, [r7, #32]
 80025d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 f90a 	bl	80027f2 <UART_EndTransmit_IT>
    return;
 80025de:	e004      	b.n	80025ea <HAL_UART_IRQHandler+0x34a>
    return;
 80025e0:	bf00      	nop
 80025e2:	e002      	b.n	80025ea <HAL_UART_IRQHandler+0x34a>
      return;
 80025e4:	bf00      	nop
 80025e6:	e000      	b.n	80025ea <HAL_UART_IRQHandler+0x34a>
      return;
 80025e8:	bf00      	nop
  }
}
 80025ea:	3728      	adds	r7, #40	; 0x28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	0800272d 	.word	0x0800272d

080025f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr

08002618 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr

0800262a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800262a:	b480      	push	{r7}
 800262c:	b083      	sub	sp, #12
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	460b      	mov	r3, r1
 8002634:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	603b      	str	r3, [r7, #0]
 800264c:	4613      	mov	r3, r2
 800264e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002650:	e02c      	b.n	80026ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002658:	d028      	beq.n	80026ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <UART_WaitOnFlagUntilTimeout+0x30>
 8002660:	f7fe f9ca 	bl	80009f8 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	429a      	cmp	r2, r3
 800266e:	d21d      	bcs.n	80026ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800267e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	695a      	ldr	r2, [r3, #20]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0201 	bic.w	r2, r2, #1
 800268e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e00f      	b.n	80026cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	4013      	ands	r3, r2
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	461a      	mov	r2, r3
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d0c3      	beq.n	8002652 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68da      	ldr	r2, [r3, #12]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80026ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0201 	bic.w	r2, r2, #1
 80026fa:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002700:	2b01      	cmp	r3, #1
 8002702:	d107      	bne.n	8002714 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0210 	bic.w	r2, r2, #16
 8002712:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002738:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f7ff ff66 	bl	8002618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800274c:	bf00      	nop
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b21      	cmp	r3, #33	; 0x21
 8002766:	d13e      	bne.n	80027e6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002770:	d114      	bne.n	800279c <UART_Transmit_IT+0x48>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d110      	bne.n	800279c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800278e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	1c9a      	adds	r2, r3, #2
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	621a      	str	r2, [r3, #32]
 800279a:	e008      	b.n	80027ae <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	1c59      	adds	r1, r3, #1
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	6211      	str	r1, [r2, #32]
 80027a6:	781a      	ldrb	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	3b01      	subs	r3, #1
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	4619      	mov	r1, r3
 80027bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10f      	bne.n	80027e2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68da      	ldr	r2, [r3, #12]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e000      	b.n	80027e8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80027e6:	2302      	movs	r3, #2
  }
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr

080027f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002808:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff feee 	bl	80025f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b22      	cmp	r3, #34	; 0x22
 8002834:	f040 8099 	bne.w	800296a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002840:	d117      	bne.n	8002872 <UART_Receive_IT+0x50>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d113      	bne.n	8002872 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002852:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	b29b      	uxth	r3, r3
 800285c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002860:	b29a      	uxth	r2, r3
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286a:	1c9a      	adds	r2, r3, #2
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	629a      	str	r2, [r3, #40]	; 0x28
 8002870:	e026      	b.n	80028c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002876:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002878:	2300      	movs	r3, #0
 800287a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002884:	d007      	beq.n	8002896 <UART_Receive_IT+0x74>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10a      	bne.n	80028a4 <UART_Receive_IT+0x82>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	b2da      	uxtb	r2, r3
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	701a      	strb	r2, [r3, #0]
 80028a2:	e008      	b.n	80028b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ba:	1c5a      	adds	r2, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	3b01      	subs	r3, #1
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	4619      	mov	r1, r3
 80028ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d148      	bne.n	8002966 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0220 	bic.w	r2, r2, #32
 80028e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695a      	ldr	r2, [r3, #20]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0201 	bic.w	r2, r2, #1
 8002902:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2220      	movs	r2, #32
 8002908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002910:	2b01      	cmp	r3, #1
 8002912:	d123      	bne.n	800295c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68da      	ldr	r2, [r3, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0210 	bic.w	r2, r2, #16
 8002928:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0310 	and.w	r3, r3, #16
 8002934:	2b10      	cmp	r3, #16
 8002936:	d10a      	bne.n	800294e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002952:	4619      	mov	r1, r3
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff fe68 	bl	800262a <HAL_UARTEx_RxEventCallback>
 800295a:	e002      	b.n	8002962 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff fe52 	bl	8002606 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	e002      	b.n	800296c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	e000      	b.n	800296c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800296a:	2302      	movs	r3, #2
  }
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68da      	ldr	r2, [r3, #12]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	431a      	orrs	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029ae:	f023 030c 	bic.w	r3, r3, #12
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	68b9      	ldr	r1, [r7, #8]
 80029b8:	430b      	orrs	r3, r1
 80029ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	699a      	ldr	r2, [r3, #24]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a2c      	ldr	r2, [pc, #176]	; (8002a88 <UART_SetConfig+0x114>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d103      	bne.n	80029e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80029dc:	f7fe ff6a 	bl	80018b4 <HAL_RCC_GetPCLK2Freq>
 80029e0:	60f8      	str	r0, [r7, #12]
 80029e2:	e002      	b.n	80029ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80029e4:	f7fe ff52 	bl	800188c <HAL_RCC_GetPCLK1Freq>
 80029e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	4613      	mov	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	009a      	lsls	r2, r3, #2
 80029f4:	441a      	add	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a00:	4a22      	ldr	r2, [pc, #136]	; (8002a8c <UART_SetConfig+0x118>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	0119      	lsls	r1, r3, #4
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	009a      	lsls	r2, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a20:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <UART_SetConfig+0x118>)
 8002a22:	fba3 0302 	umull	r0, r3, r3, r2
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2064      	movs	r0, #100	; 0x64
 8002a2a:	fb00 f303 	mul.w	r3, r0, r3
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	3332      	adds	r3, #50	; 0x32
 8002a34:	4a15      	ldr	r2, [pc, #84]	; (8002a8c <UART_SetConfig+0x118>)
 8002a36:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a40:	4419      	add	r1, r3
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	009a      	lsls	r2, r3, #2
 8002a4c:	441a      	add	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <UART_SetConfig+0x118>)
 8002a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8002a5e:	095b      	lsrs	r3, r3, #5
 8002a60:	2064      	movs	r0, #100	; 0x64
 8002a62:	fb00 f303 	mul.w	r3, r0, r3
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	3332      	adds	r3, #50	; 0x32
 8002a6c:	4a07      	ldr	r2, [pc, #28]	; (8002a8c <UART_SetConfig+0x118>)
 8002a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a72:	095b      	lsrs	r3, r3, #5
 8002a74:	f003 020f 	and.w	r2, r3, #15
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	440a      	add	r2, r1
 8002a7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a80:	bf00      	nop
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40013800 	.word	0x40013800
 8002a8c:	51eb851f 	.word	0x51eb851f

08002a90 <__errno>:
 8002a90:	4b01      	ldr	r3, [pc, #4]	; (8002a98 <__errno+0x8>)
 8002a92:	6818      	ldr	r0, [r3, #0]
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	2000000c 	.word	0x2000000c

08002a9c <__libc_init_array>:
 8002a9c:	b570      	push	{r4, r5, r6, lr}
 8002a9e:	2600      	movs	r6, #0
 8002aa0:	4d0c      	ldr	r5, [pc, #48]	; (8002ad4 <__libc_init_array+0x38>)
 8002aa2:	4c0d      	ldr	r4, [pc, #52]	; (8002ad8 <__libc_init_array+0x3c>)
 8002aa4:	1b64      	subs	r4, r4, r5
 8002aa6:	10a4      	asrs	r4, r4, #2
 8002aa8:	42a6      	cmp	r6, r4
 8002aaa:	d109      	bne.n	8002ac0 <__libc_init_array+0x24>
 8002aac:	f000 fc9c 	bl	80033e8 <_init>
 8002ab0:	2600      	movs	r6, #0
 8002ab2:	4d0a      	ldr	r5, [pc, #40]	; (8002adc <__libc_init_array+0x40>)
 8002ab4:	4c0a      	ldr	r4, [pc, #40]	; (8002ae0 <__libc_init_array+0x44>)
 8002ab6:	1b64      	subs	r4, r4, r5
 8002ab8:	10a4      	asrs	r4, r4, #2
 8002aba:	42a6      	cmp	r6, r4
 8002abc:	d105      	bne.n	8002aca <__libc_init_array+0x2e>
 8002abe:	bd70      	pop	{r4, r5, r6, pc}
 8002ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ac4:	4798      	blx	r3
 8002ac6:	3601      	adds	r6, #1
 8002ac8:	e7ee      	b.n	8002aa8 <__libc_init_array+0xc>
 8002aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ace:	4798      	blx	r3
 8002ad0:	3601      	adds	r6, #1
 8002ad2:	e7f2      	b.n	8002aba <__libc_init_array+0x1e>
 8002ad4:	08003468 	.word	0x08003468
 8002ad8:	08003468 	.word	0x08003468
 8002adc:	08003468 	.word	0x08003468
 8002ae0:	0800346c 	.word	0x0800346c

08002ae4 <memset>:
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	4402      	add	r2, r0
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d100      	bne.n	8002aee <memset+0xa>
 8002aec:	4770      	bx	lr
 8002aee:	f803 1b01 	strb.w	r1, [r3], #1
 8002af2:	e7f9      	b.n	8002ae8 <memset+0x4>

08002af4 <siprintf>:
 8002af4:	b40e      	push	{r1, r2, r3}
 8002af6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002afa:	b500      	push	{lr}
 8002afc:	b09c      	sub	sp, #112	; 0x70
 8002afe:	ab1d      	add	r3, sp, #116	; 0x74
 8002b00:	9002      	str	r0, [sp, #8]
 8002b02:	9006      	str	r0, [sp, #24]
 8002b04:	9107      	str	r1, [sp, #28]
 8002b06:	9104      	str	r1, [sp, #16]
 8002b08:	4808      	ldr	r0, [pc, #32]	; (8002b2c <siprintf+0x38>)
 8002b0a:	4909      	ldr	r1, [pc, #36]	; (8002b30 <siprintf+0x3c>)
 8002b0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b10:	9105      	str	r1, [sp, #20]
 8002b12:	6800      	ldr	r0, [r0, #0]
 8002b14:	a902      	add	r1, sp, #8
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	f000 f868 	bl	8002bec <_svfiprintf_r>
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	9b02      	ldr	r3, [sp, #8]
 8002b20:	701a      	strb	r2, [r3, #0]
 8002b22:	b01c      	add	sp, #112	; 0x70
 8002b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b28:	b003      	add	sp, #12
 8002b2a:	4770      	bx	lr
 8002b2c:	2000000c 	.word	0x2000000c
 8002b30:	ffff0208 	.word	0xffff0208

08002b34 <__ssputs_r>:
 8002b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b38:	688e      	ldr	r6, [r1, #8]
 8002b3a:	4682      	mov	sl, r0
 8002b3c:	429e      	cmp	r6, r3
 8002b3e:	460c      	mov	r4, r1
 8002b40:	4690      	mov	r8, r2
 8002b42:	461f      	mov	r7, r3
 8002b44:	d838      	bhi.n	8002bb8 <__ssputs_r+0x84>
 8002b46:	898a      	ldrh	r2, [r1, #12]
 8002b48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b4c:	d032      	beq.n	8002bb4 <__ssputs_r+0x80>
 8002b4e:	6825      	ldr	r5, [r4, #0]
 8002b50:	6909      	ldr	r1, [r1, #16]
 8002b52:	3301      	adds	r3, #1
 8002b54:	eba5 0901 	sub.w	r9, r5, r1
 8002b58:	6965      	ldr	r5, [r4, #20]
 8002b5a:	444b      	add	r3, r9
 8002b5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b64:	106d      	asrs	r5, r5, #1
 8002b66:	429d      	cmp	r5, r3
 8002b68:	bf38      	it	cc
 8002b6a:	461d      	movcc	r5, r3
 8002b6c:	0553      	lsls	r3, r2, #21
 8002b6e:	d531      	bpl.n	8002bd4 <__ssputs_r+0xa0>
 8002b70:	4629      	mov	r1, r5
 8002b72:	f000 fb6f 	bl	8003254 <_malloc_r>
 8002b76:	4606      	mov	r6, r0
 8002b78:	b950      	cbnz	r0, 8002b90 <__ssputs_r+0x5c>
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b80:	f8ca 3000 	str.w	r3, [sl]
 8002b84:	89a3      	ldrh	r3, [r4, #12]
 8002b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b8a:	81a3      	strh	r3, [r4, #12]
 8002b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b90:	464a      	mov	r2, r9
 8002b92:	6921      	ldr	r1, [r4, #16]
 8002b94:	f000 face 	bl	8003134 <memcpy>
 8002b98:	89a3      	ldrh	r3, [r4, #12]
 8002b9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ba2:	81a3      	strh	r3, [r4, #12]
 8002ba4:	6126      	str	r6, [r4, #16]
 8002ba6:	444e      	add	r6, r9
 8002ba8:	6026      	str	r6, [r4, #0]
 8002baa:	463e      	mov	r6, r7
 8002bac:	6165      	str	r5, [r4, #20]
 8002bae:	eba5 0509 	sub.w	r5, r5, r9
 8002bb2:	60a5      	str	r5, [r4, #8]
 8002bb4:	42be      	cmp	r6, r7
 8002bb6:	d900      	bls.n	8002bba <__ssputs_r+0x86>
 8002bb8:	463e      	mov	r6, r7
 8002bba:	4632      	mov	r2, r6
 8002bbc:	4641      	mov	r1, r8
 8002bbe:	6820      	ldr	r0, [r4, #0]
 8002bc0:	f000 fac6 	bl	8003150 <memmove>
 8002bc4:	68a3      	ldr	r3, [r4, #8]
 8002bc6:	2000      	movs	r0, #0
 8002bc8:	1b9b      	subs	r3, r3, r6
 8002bca:	60a3      	str	r3, [r4, #8]
 8002bcc:	6823      	ldr	r3, [r4, #0]
 8002bce:	4433      	add	r3, r6
 8002bd0:	6023      	str	r3, [r4, #0]
 8002bd2:	e7db      	b.n	8002b8c <__ssputs_r+0x58>
 8002bd4:	462a      	mov	r2, r5
 8002bd6:	f000 fbb1 	bl	800333c <_realloc_r>
 8002bda:	4606      	mov	r6, r0
 8002bdc:	2800      	cmp	r0, #0
 8002bde:	d1e1      	bne.n	8002ba4 <__ssputs_r+0x70>
 8002be0:	4650      	mov	r0, sl
 8002be2:	6921      	ldr	r1, [r4, #16]
 8002be4:	f000 face 	bl	8003184 <_free_r>
 8002be8:	e7c7      	b.n	8002b7a <__ssputs_r+0x46>
	...

08002bec <_svfiprintf_r>:
 8002bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf0:	4698      	mov	r8, r3
 8002bf2:	898b      	ldrh	r3, [r1, #12]
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	061b      	lsls	r3, r3, #24
 8002bf8:	460d      	mov	r5, r1
 8002bfa:	4614      	mov	r4, r2
 8002bfc:	b09d      	sub	sp, #116	; 0x74
 8002bfe:	d50e      	bpl.n	8002c1e <_svfiprintf_r+0x32>
 8002c00:	690b      	ldr	r3, [r1, #16]
 8002c02:	b963      	cbnz	r3, 8002c1e <_svfiprintf_r+0x32>
 8002c04:	2140      	movs	r1, #64	; 0x40
 8002c06:	f000 fb25 	bl	8003254 <_malloc_r>
 8002c0a:	6028      	str	r0, [r5, #0]
 8002c0c:	6128      	str	r0, [r5, #16]
 8002c0e:	b920      	cbnz	r0, 8002c1a <_svfiprintf_r+0x2e>
 8002c10:	230c      	movs	r3, #12
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	e0d1      	b.n	8002dbe <_svfiprintf_r+0x1d2>
 8002c1a:	2340      	movs	r3, #64	; 0x40
 8002c1c:	616b      	str	r3, [r5, #20]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	9309      	str	r3, [sp, #36]	; 0x24
 8002c22:	2320      	movs	r3, #32
 8002c24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c28:	2330      	movs	r3, #48	; 0x30
 8002c2a:	f04f 0901 	mov.w	r9, #1
 8002c2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002dd8 <_svfiprintf_r+0x1ec>
 8002c36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c3a:	4623      	mov	r3, r4
 8002c3c:	469a      	mov	sl, r3
 8002c3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c42:	b10a      	cbz	r2, 8002c48 <_svfiprintf_r+0x5c>
 8002c44:	2a25      	cmp	r2, #37	; 0x25
 8002c46:	d1f9      	bne.n	8002c3c <_svfiprintf_r+0x50>
 8002c48:	ebba 0b04 	subs.w	fp, sl, r4
 8002c4c:	d00b      	beq.n	8002c66 <_svfiprintf_r+0x7a>
 8002c4e:	465b      	mov	r3, fp
 8002c50:	4622      	mov	r2, r4
 8002c52:	4629      	mov	r1, r5
 8002c54:	4638      	mov	r0, r7
 8002c56:	f7ff ff6d 	bl	8002b34 <__ssputs_r>
 8002c5a:	3001      	adds	r0, #1
 8002c5c:	f000 80aa 	beq.w	8002db4 <_svfiprintf_r+0x1c8>
 8002c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c62:	445a      	add	r2, fp
 8002c64:	9209      	str	r2, [sp, #36]	; 0x24
 8002c66:	f89a 3000 	ldrb.w	r3, [sl]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 80a2 	beq.w	8002db4 <_svfiprintf_r+0x1c8>
 8002c70:	2300      	movs	r3, #0
 8002c72:	f04f 32ff 	mov.w	r2, #4294967295
 8002c76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c7a:	f10a 0a01 	add.w	sl, sl, #1
 8002c7e:	9304      	str	r3, [sp, #16]
 8002c80:	9307      	str	r3, [sp, #28]
 8002c82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c86:	931a      	str	r3, [sp, #104]	; 0x68
 8002c88:	4654      	mov	r4, sl
 8002c8a:	2205      	movs	r2, #5
 8002c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c90:	4851      	ldr	r0, [pc, #324]	; (8002dd8 <_svfiprintf_r+0x1ec>)
 8002c92:	f000 fa41 	bl	8003118 <memchr>
 8002c96:	9a04      	ldr	r2, [sp, #16]
 8002c98:	b9d8      	cbnz	r0, 8002cd2 <_svfiprintf_r+0xe6>
 8002c9a:	06d0      	lsls	r0, r2, #27
 8002c9c:	bf44      	itt	mi
 8002c9e:	2320      	movmi	r3, #32
 8002ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ca4:	0711      	lsls	r1, r2, #28
 8002ca6:	bf44      	itt	mi
 8002ca8:	232b      	movmi	r3, #43	; 0x2b
 8002caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cae:	f89a 3000 	ldrb.w	r3, [sl]
 8002cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8002cb4:	d015      	beq.n	8002ce2 <_svfiprintf_r+0xf6>
 8002cb6:	4654      	mov	r4, sl
 8002cb8:	2000      	movs	r0, #0
 8002cba:	f04f 0c0a 	mov.w	ip, #10
 8002cbe:	9a07      	ldr	r2, [sp, #28]
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002cc6:	3b30      	subs	r3, #48	; 0x30
 8002cc8:	2b09      	cmp	r3, #9
 8002cca:	d94e      	bls.n	8002d6a <_svfiprintf_r+0x17e>
 8002ccc:	b1b0      	cbz	r0, 8002cfc <_svfiprintf_r+0x110>
 8002cce:	9207      	str	r2, [sp, #28]
 8002cd0:	e014      	b.n	8002cfc <_svfiprintf_r+0x110>
 8002cd2:	eba0 0308 	sub.w	r3, r0, r8
 8002cd6:	fa09 f303 	lsl.w	r3, r9, r3
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	46a2      	mov	sl, r4
 8002cde:	9304      	str	r3, [sp, #16]
 8002ce0:	e7d2      	b.n	8002c88 <_svfiprintf_r+0x9c>
 8002ce2:	9b03      	ldr	r3, [sp, #12]
 8002ce4:	1d19      	adds	r1, r3, #4
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	9103      	str	r1, [sp, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	bfbb      	ittet	lt
 8002cee:	425b      	neglt	r3, r3
 8002cf0:	f042 0202 	orrlt.w	r2, r2, #2
 8002cf4:	9307      	strge	r3, [sp, #28]
 8002cf6:	9307      	strlt	r3, [sp, #28]
 8002cf8:	bfb8      	it	lt
 8002cfa:	9204      	strlt	r2, [sp, #16]
 8002cfc:	7823      	ldrb	r3, [r4, #0]
 8002cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8002d00:	d10c      	bne.n	8002d1c <_svfiprintf_r+0x130>
 8002d02:	7863      	ldrb	r3, [r4, #1]
 8002d04:	2b2a      	cmp	r3, #42	; 0x2a
 8002d06:	d135      	bne.n	8002d74 <_svfiprintf_r+0x188>
 8002d08:	9b03      	ldr	r3, [sp, #12]
 8002d0a:	3402      	adds	r4, #2
 8002d0c:	1d1a      	adds	r2, r3, #4
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	9203      	str	r2, [sp, #12]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	bfb8      	it	lt
 8002d16:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d1a:	9305      	str	r3, [sp, #20]
 8002d1c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002ddc <_svfiprintf_r+0x1f0>
 8002d20:	2203      	movs	r2, #3
 8002d22:	4650      	mov	r0, sl
 8002d24:	7821      	ldrb	r1, [r4, #0]
 8002d26:	f000 f9f7 	bl	8003118 <memchr>
 8002d2a:	b140      	cbz	r0, 8002d3e <_svfiprintf_r+0x152>
 8002d2c:	2340      	movs	r3, #64	; 0x40
 8002d2e:	eba0 000a 	sub.w	r0, r0, sl
 8002d32:	fa03 f000 	lsl.w	r0, r3, r0
 8002d36:	9b04      	ldr	r3, [sp, #16]
 8002d38:	3401      	adds	r4, #1
 8002d3a:	4303      	orrs	r3, r0
 8002d3c:	9304      	str	r3, [sp, #16]
 8002d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d42:	2206      	movs	r2, #6
 8002d44:	4826      	ldr	r0, [pc, #152]	; (8002de0 <_svfiprintf_r+0x1f4>)
 8002d46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d4a:	f000 f9e5 	bl	8003118 <memchr>
 8002d4e:	2800      	cmp	r0, #0
 8002d50:	d038      	beq.n	8002dc4 <_svfiprintf_r+0x1d8>
 8002d52:	4b24      	ldr	r3, [pc, #144]	; (8002de4 <_svfiprintf_r+0x1f8>)
 8002d54:	bb1b      	cbnz	r3, 8002d9e <_svfiprintf_r+0x1b2>
 8002d56:	9b03      	ldr	r3, [sp, #12]
 8002d58:	3307      	adds	r3, #7
 8002d5a:	f023 0307 	bic.w	r3, r3, #7
 8002d5e:	3308      	adds	r3, #8
 8002d60:	9303      	str	r3, [sp, #12]
 8002d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d64:	4433      	add	r3, r6
 8002d66:	9309      	str	r3, [sp, #36]	; 0x24
 8002d68:	e767      	b.n	8002c3a <_svfiprintf_r+0x4e>
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d72:	e7a5      	b.n	8002cc0 <_svfiprintf_r+0xd4>
 8002d74:	2300      	movs	r3, #0
 8002d76:	f04f 0c0a 	mov.w	ip, #10
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	3401      	adds	r4, #1
 8002d7e:	9305      	str	r3, [sp, #20]
 8002d80:	4620      	mov	r0, r4
 8002d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d86:	3a30      	subs	r2, #48	; 0x30
 8002d88:	2a09      	cmp	r2, #9
 8002d8a:	d903      	bls.n	8002d94 <_svfiprintf_r+0x1a8>
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0c5      	beq.n	8002d1c <_svfiprintf_r+0x130>
 8002d90:	9105      	str	r1, [sp, #20]
 8002d92:	e7c3      	b.n	8002d1c <_svfiprintf_r+0x130>
 8002d94:	4604      	mov	r4, r0
 8002d96:	2301      	movs	r3, #1
 8002d98:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d9c:	e7f0      	b.n	8002d80 <_svfiprintf_r+0x194>
 8002d9e:	ab03      	add	r3, sp, #12
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	462a      	mov	r2, r5
 8002da4:	4638      	mov	r0, r7
 8002da6:	4b10      	ldr	r3, [pc, #64]	; (8002de8 <_svfiprintf_r+0x1fc>)
 8002da8:	a904      	add	r1, sp, #16
 8002daa:	f3af 8000 	nop.w
 8002dae:	1c42      	adds	r2, r0, #1
 8002db0:	4606      	mov	r6, r0
 8002db2:	d1d6      	bne.n	8002d62 <_svfiprintf_r+0x176>
 8002db4:	89ab      	ldrh	r3, [r5, #12]
 8002db6:	065b      	lsls	r3, r3, #25
 8002db8:	f53f af2c 	bmi.w	8002c14 <_svfiprintf_r+0x28>
 8002dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dbe:	b01d      	add	sp, #116	; 0x74
 8002dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dc4:	ab03      	add	r3, sp, #12
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	462a      	mov	r2, r5
 8002dca:	4638      	mov	r0, r7
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <_svfiprintf_r+0x1fc>)
 8002dce:	a904      	add	r1, sp, #16
 8002dd0:	f000 f87c 	bl	8002ecc <_printf_i>
 8002dd4:	e7eb      	b.n	8002dae <_svfiprintf_r+0x1c2>
 8002dd6:	bf00      	nop
 8002dd8:	08003434 	.word	0x08003434
 8002ddc:	0800343a 	.word	0x0800343a
 8002de0:	0800343e 	.word	0x0800343e
 8002de4:	00000000 	.word	0x00000000
 8002de8:	08002b35 	.word	0x08002b35

08002dec <_printf_common>:
 8002dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002df0:	4616      	mov	r6, r2
 8002df2:	4699      	mov	r9, r3
 8002df4:	688a      	ldr	r2, [r1, #8]
 8002df6:	690b      	ldr	r3, [r1, #16]
 8002df8:	4607      	mov	r7, r0
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	bfb8      	it	lt
 8002dfe:	4613      	movlt	r3, r2
 8002e00:	6033      	str	r3, [r6, #0]
 8002e02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e06:	460c      	mov	r4, r1
 8002e08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e0c:	b10a      	cbz	r2, 8002e12 <_printf_common+0x26>
 8002e0e:	3301      	adds	r3, #1
 8002e10:	6033      	str	r3, [r6, #0]
 8002e12:	6823      	ldr	r3, [r4, #0]
 8002e14:	0699      	lsls	r1, r3, #26
 8002e16:	bf42      	ittt	mi
 8002e18:	6833      	ldrmi	r3, [r6, #0]
 8002e1a:	3302      	addmi	r3, #2
 8002e1c:	6033      	strmi	r3, [r6, #0]
 8002e1e:	6825      	ldr	r5, [r4, #0]
 8002e20:	f015 0506 	ands.w	r5, r5, #6
 8002e24:	d106      	bne.n	8002e34 <_printf_common+0x48>
 8002e26:	f104 0a19 	add.w	sl, r4, #25
 8002e2a:	68e3      	ldr	r3, [r4, #12]
 8002e2c:	6832      	ldr	r2, [r6, #0]
 8002e2e:	1a9b      	subs	r3, r3, r2
 8002e30:	42ab      	cmp	r3, r5
 8002e32:	dc28      	bgt.n	8002e86 <_printf_common+0x9a>
 8002e34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e38:	1e13      	subs	r3, r2, #0
 8002e3a:	6822      	ldr	r2, [r4, #0]
 8002e3c:	bf18      	it	ne
 8002e3e:	2301      	movne	r3, #1
 8002e40:	0692      	lsls	r2, r2, #26
 8002e42:	d42d      	bmi.n	8002ea0 <_printf_common+0xb4>
 8002e44:	4649      	mov	r1, r9
 8002e46:	4638      	mov	r0, r7
 8002e48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e4c:	47c0      	blx	r8
 8002e4e:	3001      	adds	r0, #1
 8002e50:	d020      	beq.n	8002e94 <_printf_common+0xa8>
 8002e52:	6823      	ldr	r3, [r4, #0]
 8002e54:	68e5      	ldr	r5, [r4, #12]
 8002e56:	f003 0306 	and.w	r3, r3, #6
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	bf18      	it	ne
 8002e5e:	2500      	movne	r5, #0
 8002e60:	6832      	ldr	r2, [r6, #0]
 8002e62:	f04f 0600 	mov.w	r6, #0
 8002e66:	68a3      	ldr	r3, [r4, #8]
 8002e68:	bf08      	it	eq
 8002e6a:	1aad      	subeq	r5, r5, r2
 8002e6c:	6922      	ldr	r2, [r4, #16]
 8002e6e:	bf08      	it	eq
 8002e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e74:	4293      	cmp	r3, r2
 8002e76:	bfc4      	itt	gt
 8002e78:	1a9b      	subgt	r3, r3, r2
 8002e7a:	18ed      	addgt	r5, r5, r3
 8002e7c:	341a      	adds	r4, #26
 8002e7e:	42b5      	cmp	r5, r6
 8002e80:	d11a      	bne.n	8002eb8 <_printf_common+0xcc>
 8002e82:	2000      	movs	r0, #0
 8002e84:	e008      	b.n	8002e98 <_printf_common+0xac>
 8002e86:	2301      	movs	r3, #1
 8002e88:	4652      	mov	r2, sl
 8002e8a:	4649      	mov	r1, r9
 8002e8c:	4638      	mov	r0, r7
 8002e8e:	47c0      	blx	r8
 8002e90:	3001      	adds	r0, #1
 8002e92:	d103      	bne.n	8002e9c <_printf_common+0xb0>
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e9c:	3501      	adds	r5, #1
 8002e9e:	e7c4      	b.n	8002e2a <_printf_common+0x3e>
 8002ea0:	2030      	movs	r0, #48	; 0x30
 8002ea2:	18e1      	adds	r1, r4, r3
 8002ea4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002eae:	4422      	add	r2, r4
 8002eb0:	3302      	adds	r3, #2
 8002eb2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002eb6:	e7c5      	b.n	8002e44 <_printf_common+0x58>
 8002eb8:	2301      	movs	r3, #1
 8002eba:	4622      	mov	r2, r4
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	47c0      	blx	r8
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	d0e6      	beq.n	8002e94 <_printf_common+0xa8>
 8002ec6:	3601      	adds	r6, #1
 8002ec8:	e7d9      	b.n	8002e7e <_printf_common+0x92>
	...

08002ecc <_printf_i>:
 8002ecc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed0:	7e0f      	ldrb	r7, [r1, #24]
 8002ed2:	4691      	mov	r9, r2
 8002ed4:	2f78      	cmp	r7, #120	; 0x78
 8002ed6:	4680      	mov	r8, r0
 8002ed8:	460c      	mov	r4, r1
 8002eda:	469a      	mov	sl, r3
 8002edc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ede:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002ee2:	d807      	bhi.n	8002ef4 <_printf_i+0x28>
 8002ee4:	2f62      	cmp	r7, #98	; 0x62
 8002ee6:	d80a      	bhi.n	8002efe <_printf_i+0x32>
 8002ee8:	2f00      	cmp	r7, #0
 8002eea:	f000 80d9 	beq.w	80030a0 <_printf_i+0x1d4>
 8002eee:	2f58      	cmp	r7, #88	; 0x58
 8002ef0:	f000 80a4 	beq.w	800303c <_printf_i+0x170>
 8002ef4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ef8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002efc:	e03a      	b.n	8002f74 <_printf_i+0xa8>
 8002efe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f02:	2b15      	cmp	r3, #21
 8002f04:	d8f6      	bhi.n	8002ef4 <_printf_i+0x28>
 8002f06:	a101      	add	r1, pc, #4	; (adr r1, 8002f0c <_printf_i+0x40>)
 8002f08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f0c:	08002f65 	.word	0x08002f65
 8002f10:	08002f79 	.word	0x08002f79
 8002f14:	08002ef5 	.word	0x08002ef5
 8002f18:	08002ef5 	.word	0x08002ef5
 8002f1c:	08002ef5 	.word	0x08002ef5
 8002f20:	08002ef5 	.word	0x08002ef5
 8002f24:	08002f79 	.word	0x08002f79
 8002f28:	08002ef5 	.word	0x08002ef5
 8002f2c:	08002ef5 	.word	0x08002ef5
 8002f30:	08002ef5 	.word	0x08002ef5
 8002f34:	08002ef5 	.word	0x08002ef5
 8002f38:	08003087 	.word	0x08003087
 8002f3c:	08002fa9 	.word	0x08002fa9
 8002f40:	08003069 	.word	0x08003069
 8002f44:	08002ef5 	.word	0x08002ef5
 8002f48:	08002ef5 	.word	0x08002ef5
 8002f4c:	080030a9 	.word	0x080030a9
 8002f50:	08002ef5 	.word	0x08002ef5
 8002f54:	08002fa9 	.word	0x08002fa9
 8002f58:	08002ef5 	.word	0x08002ef5
 8002f5c:	08002ef5 	.word	0x08002ef5
 8002f60:	08003071 	.word	0x08003071
 8002f64:	682b      	ldr	r3, [r5, #0]
 8002f66:	1d1a      	adds	r2, r3, #4
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	602a      	str	r2, [r5, #0]
 8002f6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0a4      	b.n	80030c2 <_printf_i+0x1f6>
 8002f78:	6820      	ldr	r0, [r4, #0]
 8002f7a:	6829      	ldr	r1, [r5, #0]
 8002f7c:	0606      	lsls	r6, r0, #24
 8002f7e:	f101 0304 	add.w	r3, r1, #4
 8002f82:	d50a      	bpl.n	8002f9a <_printf_i+0xce>
 8002f84:	680e      	ldr	r6, [r1, #0]
 8002f86:	602b      	str	r3, [r5, #0]
 8002f88:	2e00      	cmp	r6, #0
 8002f8a:	da03      	bge.n	8002f94 <_printf_i+0xc8>
 8002f8c:	232d      	movs	r3, #45	; 0x2d
 8002f8e:	4276      	negs	r6, r6
 8002f90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f94:	230a      	movs	r3, #10
 8002f96:	485e      	ldr	r0, [pc, #376]	; (8003110 <_printf_i+0x244>)
 8002f98:	e019      	b.n	8002fce <_printf_i+0x102>
 8002f9a:	680e      	ldr	r6, [r1, #0]
 8002f9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fa0:	602b      	str	r3, [r5, #0]
 8002fa2:	bf18      	it	ne
 8002fa4:	b236      	sxthne	r6, r6
 8002fa6:	e7ef      	b.n	8002f88 <_printf_i+0xbc>
 8002fa8:	682b      	ldr	r3, [r5, #0]
 8002faa:	6820      	ldr	r0, [r4, #0]
 8002fac:	1d19      	adds	r1, r3, #4
 8002fae:	6029      	str	r1, [r5, #0]
 8002fb0:	0601      	lsls	r1, r0, #24
 8002fb2:	d501      	bpl.n	8002fb8 <_printf_i+0xec>
 8002fb4:	681e      	ldr	r6, [r3, #0]
 8002fb6:	e002      	b.n	8002fbe <_printf_i+0xf2>
 8002fb8:	0646      	lsls	r6, r0, #25
 8002fba:	d5fb      	bpl.n	8002fb4 <_printf_i+0xe8>
 8002fbc:	881e      	ldrh	r6, [r3, #0]
 8002fbe:	2f6f      	cmp	r7, #111	; 0x6f
 8002fc0:	bf0c      	ite	eq
 8002fc2:	2308      	moveq	r3, #8
 8002fc4:	230a      	movne	r3, #10
 8002fc6:	4852      	ldr	r0, [pc, #328]	; (8003110 <_printf_i+0x244>)
 8002fc8:	2100      	movs	r1, #0
 8002fca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fce:	6865      	ldr	r5, [r4, #4]
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	bfa8      	it	ge
 8002fd4:	6821      	ldrge	r1, [r4, #0]
 8002fd6:	60a5      	str	r5, [r4, #8]
 8002fd8:	bfa4      	itt	ge
 8002fda:	f021 0104 	bicge.w	r1, r1, #4
 8002fde:	6021      	strge	r1, [r4, #0]
 8002fe0:	b90e      	cbnz	r6, 8002fe6 <_printf_i+0x11a>
 8002fe2:	2d00      	cmp	r5, #0
 8002fe4:	d04d      	beq.n	8003082 <_printf_i+0x1b6>
 8002fe6:	4615      	mov	r5, r2
 8002fe8:	fbb6 f1f3 	udiv	r1, r6, r3
 8002fec:	fb03 6711 	mls	r7, r3, r1, r6
 8002ff0:	5dc7      	ldrb	r7, [r0, r7]
 8002ff2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002ff6:	4637      	mov	r7, r6
 8002ff8:	42bb      	cmp	r3, r7
 8002ffa:	460e      	mov	r6, r1
 8002ffc:	d9f4      	bls.n	8002fe8 <_printf_i+0x11c>
 8002ffe:	2b08      	cmp	r3, #8
 8003000:	d10b      	bne.n	800301a <_printf_i+0x14e>
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	07de      	lsls	r6, r3, #31
 8003006:	d508      	bpl.n	800301a <_printf_i+0x14e>
 8003008:	6923      	ldr	r3, [r4, #16]
 800300a:	6861      	ldr	r1, [r4, #4]
 800300c:	4299      	cmp	r1, r3
 800300e:	bfde      	ittt	le
 8003010:	2330      	movle	r3, #48	; 0x30
 8003012:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003016:	f105 35ff 	addle.w	r5, r5, #4294967295
 800301a:	1b52      	subs	r2, r2, r5
 800301c:	6122      	str	r2, [r4, #16]
 800301e:	464b      	mov	r3, r9
 8003020:	4621      	mov	r1, r4
 8003022:	4640      	mov	r0, r8
 8003024:	f8cd a000 	str.w	sl, [sp]
 8003028:	aa03      	add	r2, sp, #12
 800302a:	f7ff fedf 	bl	8002dec <_printf_common>
 800302e:	3001      	adds	r0, #1
 8003030:	d14c      	bne.n	80030cc <_printf_i+0x200>
 8003032:	f04f 30ff 	mov.w	r0, #4294967295
 8003036:	b004      	add	sp, #16
 8003038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800303c:	4834      	ldr	r0, [pc, #208]	; (8003110 <_printf_i+0x244>)
 800303e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003042:	6829      	ldr	r1, [r5, #0]
 8003044:	6823      	ldr	r3, [r4, #0]
 8003046:	f851 6b04 	ldr.w	r6, [r1], #4
 800304a:	6029      	str	r1, [r5, #0]
 800304c:	061d      	lsls	r5, r3, #24
 800304e:	d514      	bpl.n	800307a <_printf_i+0x1ae>
 8003050:	07df      	lsls	r7, r3, #31
 8003052:	bf44      	itt	mi
 8003054:	f043 0320 	orrmi.w	r3, r3, #32
 8003058:	6023      	strmi	r3, [r4, #0]
 800305a:	b91e      	cbnz	r6, 8003064 <_printf_i+0x198>
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	f023 0320 	bic.w	r3, r3, #32
 8003062:	6023      	str	r3, [r4, #0]
 8003064:	2310      	movs	r3, #16
 8003066:	e7af      	b.n	8002fc8 <_printf_i+0xfc>
 8003068:	6823      	ldr	r3, [r4, #0]
 800306a:	f043 0320 	orr.w	r3, r3, #32
 800306e:	6023      	str	r3, [r4, #0]
 8003070:	2378      	movs	r3, #120	; 0x78
 8003072:	4828      	ldr	r0, [pc, #160]	; (8003114 <_printf_i+0x248>)
 8003074:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003078:	e7e3      	b.n	8003042 <_printf_i+0x176>
 800307a:	0659      	lsls	r1, r3, #25
 800307c:	bf48      	it	mi
 800307e:	b2b6      	uxthmi	r6, r6
 8003080:	e7e6      	b.n	8003050 <_printf_i+0x184>
 8003082:	4615      	mov	r5, r2
 8003084:	e7bb      	b.n	8002ffe <_printf_i+0x132>
 8003086:	682b      	ldr	r3, [r5, #0]
 8003088:	6826      	ldr	r6, [r4, #0]
 800308a:	1d18      	adds	r0, r3, #4
 800308c:	6961      	ldr	r1, [r4, #20]
 800308e:	6028      	str	r0, [r5, #0]
 8003090:	0635      	lsls	r5, r6, #24
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	d501      	bpl.n	800309a <_printf_i+0x1ce>
 8003096:	6019      	str	r1, [r3, #0]
 8003098:	e002      	b.n	80030a0 <_printf_i+0x1d4>
 800309a:	0670      	lsls	r0, r6, #25
 800309c:	d5fb      	bpl.n	8003096 <_printf_i+0x1ca>
 800309e:	8019      	strh	r1, [r3, #0]
 80030a0:	2300      	movs	r3, #0
 80030a2:	4615      	mov	r5, r2
 80030a4:	6123      	str	r3, [r4, #16]
 80030a6:	e7ba      	b.n	800301e <_printf_i+0x152>
 80030a8:	682b      	ldr	r3, [r5, #0]
 80030aa:	2100      	movs	r1, #0
 80030ac:	1d1a      	adds	r2, r3, #4
 80030ae:	602a      	str	r2, [r5, #0]
 80030b0:	681d      	ldr	r5, [r3, #0]
 80030b2:	6862      	ldr	r2, [r4, #4]
 80030b4:	4628      	mov	r0, r5
 80030b6:	f000 f82f 	bl	8003118 <memchr>
 80030ba:	b108      	cbz	r0, 80030c0 <_printf_i+0x1f4>
 80030bc:	1b40      	subs	r0, r0, r5
 80030be:	6060      	str	r0, [r4, #4]
 80030c0:	6863      	ldr	r3, [r4, #4]
 80030c2:	6123      	str	r3, [r4, #16]
 80030c4:	2300      	movs	r3, #0
 80030c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030ca:	e7a8      	b.n	800301e <_printf_i+0x152>
 80030cc:	462a      	mov	r2, r5
 80030ce:	4649      	mov	r1, r9
 80030d0:	4640      	mov	r0, r8
 80030d2:	6923      	ldr	r3, [r4, #16]
 80030d4:	47d0      	blx	sl
 80030d6:	3001      	adds	r0, #1
 80030d8:	d0ab      	beq.n	8003032 <_printf_i+0x166>
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	079b      	lsls	r3, r3, #30
 80030de:	d413      	bmi.n	8003108 <_printf_i+0x23c>
 80030e0:	68e0      	ldr	r0, [r4, #12]
 80030e2:	9b03      	ldr	r3, [sp, #12]
 80030e4:	4298      	cmp	r0, r3
 80030e6:	bfb8      	it	lt
 80030e8:	4618      	movlt	r0, r3
 80030ea:	e7a4      	b.n	8003036 <_printf_i+0x16a>
 80030ec:	2301      	movs	r3, #1
 80030ee:	4632      	mov	r2, r6
 80030f0:	4649      	mov	r1, r9
 80030f2:	4640      	mov	r0, r8
 80030f4:	47d0      	blx	sl
 80030f6:	3001      	adds	r0, #1
 80030f8:	d09b      	beq.n	8003032 <_printf_i+0x166>
 80030fa:	3501      	adds	r5, #1
 80030fc:	68e3      	ldr	r3, [r4, #12]
 80030fe:	9903      	ldr	r1, [sp, #12]
 8003100:	1a5b      	subs	r3, r3, r1
 8003102:	42ab      	cmp	r3, r5
 8003104:	dcf2      	bgt.n	80030ec <_printf_i+0x220>
 8003106:	e7eb      	b.n	80030e0 <_printf_i+0x214>
 8003108:	2500      	movs	r5, #0
 800310a:	f104 0619 	add.w	r6, r4, #25
 800310e:	e7f5      	b.n	80030fc <_printf_i+0x230>
 8003110:	08003445 	.word	0x08003445
 8003114:	08003456 	.word	0x08003456

08003118 <memchr>:
 8003118:	4603      	mov	r3, r0
 800311a:	b510      	push	{r4, lr}
 800311c:	b2c9      	uxtb	r1, r1
 800311e:	4402      	add	r2, r0
 8003120:	4293      	cmp	r3, r2
 8003122:	4618      	mov	r0, r3
 8003124:	d101      	bne.n	800312a <memchr+0x12>
 8003126:	2000      	movs	r0, #0
 8003128:	e003      	b.n	8003132 <memchr+0x1a>
 800312a:	7804      	ldrb	r4, [r0, #0]
 800312c:	3301      	adds	r3, #1
 800312e:	428c      	cmp	r4, r1
 8003130:	d1f6      	bne.n	8003120 <memchr+0x8>
 8003132:	bd10      	pop	{r4, pc}

08003134 <memcpy>:
 8003134:	440a      	add	r2, r1
 8003136:	4291      	cmp	r1, r2
 8003138:	f100 33ff 	add.w	r3, r0, #4294967295
 800313c:	d100      	bne.n	8003140 <memcpy+0xc>
 800313e:	4770      	bx	lr
 8003140:	b510      	push	{r4, lr}
 8003142:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003146:	4291      	cmp	r1, r2
 8003148:	f803 4f01 	strb.w	r4, [r3, #1]!
 800314c:	d1f9      	bne.n	8003142 <memcpy+0xe>
 800314e:	bd10      	pop	{r4, pc}

08003150 <memmove>:
 8003150:	4288      	cmp	r0, r1
 8003152:	b510      	push	{r4, lr}
 8003154:	eb01 0402 	add.w	r4, r1, r2
 8003158:	d902      	bls.n	8003160 <memmove+0x10>
 800315a:	4284      	cmp	r4, r0
 800315c:	4623      	mov	r3, r4
 800315e:	d807      	bhi.n	8003170 <memmove+0x20>
 8003160:	1e43      	subs	r3, r0, #1
 8003162:	42a1      	cmp	r1, r4
 8003164:	d008      	beq.n	8003178 <memmove+0x28>
 8003166:	f811 2b01 	ldrb.w	r2, [r1], #1
 800316a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800316e:	e7f8      	b.n	8003162 <memmove+0x12>
 8003170:	4601      	mov	r1, r0
 8003172:	4402      	add	r2, r0
 8003174:	428a      	cmp	r2, r1
 8003176:	d100      	bne.n	800317a <memmove+0x2a>
 8003178:	bd10      	pop	{r4, pc}
 800317a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800317e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003182:	e7f7      	b.n	8003174 <memmove+0x24>

08003184 <_free_r>:
 8003184:	b538      	push	{r3, r4, r5, lr}
 8003186:	4605      	mov	r5, r0
 8003188:	2900      	cmp	r1, #0
 800318a:	d040      	beq.n	800320e <_free_r+0x8a>
 800318c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003190:	1f0c      	subs	r4, r1, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	bfb8      	it	lt
 8003196:	18e4      	addlt	r4, r4, r3
 8003198:	f000 f910 	bl	80033bc <__malloc_lock>
 800319c:	4a1c      	ldr	r2, [pc, #112]	; (8003210 <_free_r+0x8c>)
 800319e:	6813      	ldr	r3, [r2, #0]
 80031a0:	b933      	cbnz	r3, 80031b0 <_free_r+0x2c>
 80031a2:	6063      	str	r3, [r4, #4]
 80031a4:	6014      	str	r4, [r2, #0]
 80031a6:	4628      	mov	r0, r5
 80031a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031ac:	f000 b90c 	b.w	80033c8 <__malloc_unlock>
 80031b0:	42a3      	cmp	r3, r4
 80031b2:	d908      	bls.n	80031c6 <_free_r+0x42>
 80031b4:	6820      	ldr	r0, [r4, #0]
 80031b6:	1821      	adds	r1, r4, r0
 80031b8:	428b      	cmp	r3, r1
 80031ba:	bf01      	itttt	eq
 80031bc:	6819      	ldreq	r1, [r3, #0]
 80031be:	685b      	ldreq	r3, [r3, #4]
 80031c0:	1809      	addeq	r1, r1, r0
 80031c2:	6021      	streq	r1, [r4, #0]
 80031c4:	e7ed      	b.n	80031a2 <_free_r+0x1e>
 80031c6:	461a      	mov	r2, r3
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	b10b      	cbz	r3, 80031d0 <_free_r+0x4c>
 80031cc:	42a3      	cmp	r3, r4
 80031ce:	d9fa      	bls.n	80031c6 <_free_r+0x42>
 80031d0:	6811      	ldr	r1, [r2, #0]
 80031d2:	1850      	adds	r0, r2, r1
 80031d4:	42a0      	cmp	r0, r4
 80031d6:	d10b      	bne.n	80031f0 <_free_r+0x6c>
 80031d8:	6820      	ldr	r0, [r4, #0]
 80031da:	4401      	add	r1, r0
 80031dc:	1850      	adds	r0, r2, r1
 80031de:	4283      	cmp	r3, r0
 80031e0:	6011      	str	r1, [r2, #0]
 80031e2:	d1e0      	bne.n	80031a6 <_free_r+0x22>
 80031e4:	6818      	ldr	r0, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4401      	add	r1, r0
 80031ea:	6011      	str	r1, [r2, #0]
 80031ec:	6053      	str	r3, [r2, #4]
 80031ee:	e7da      	b.n	80031a6 <_free_r+0x22>
 80031f0:	d902      	bls.n	80031f8 <_free_r+0x74>
 80031f2:	230c      	movs	r3, #12
 80031f4:	602b      	str	r3, [r5, #0]
 80031f6:	e7d6      	b.n	80031a6 <_free_r+0x22>
 80031f8:	6820      	ldr	r0, [r4, #0]
 80031fa:	1821      	adds	r1, r4, r0
 80031fc:	428b      	cmp	r3, r1
 80031fe:	bf01      	itttt	eq
 8003200:	6819      	ldreq	r1, [r3, #0]
 8003202:	685b      	ldreq	r3, [r3, #4]
 8003204:	1809      	addeq	r1, r1, r0
 8003206:	6021      	streq	r1, [r4, #0]
 8003208:	6063      	str	r3, [r4, #4]
 800320a:	6054      	str	r4, [r2, #4]
 800320c:	e7cb      	b.n	80031a6 <_free_r+0x22>
 800320e:	bd38      	pop	{r3, r4, r5, pc}
 8003210:	20000478 	.word	0x20000478

08003214 <sbrk_aligned>:
 8003214:	b570      	push	{r4, r5, r6, lr}
 8003216:	4e0e      	ldr	r6, [pc, #56]	; (8003250 <sbrk_aligned+0x3c>)
 8003218:	460c      	mov	r4, r1
 800321a:	6831      	ldr	r1, [r6, #0]
 800321c:	4605      	mov	r5, r0
 800321e:	b911      	cbnz	r1, 8003226 <sbrk_aligned+0x12>
 8003220:	f000 f8bc 	bl	800339c <_sbrk_r>
 8003224:	6030      	str	r0, [r6, #0]
 8003226:	4621      	mov	r1, r4
 8003228:	4628      	mov	r0, r5
 800322a:	f000 f8b7 	bl	800339c <_sbrk_r>
 800322e:	1c43      	adds	r3, r0, #1
 8003230:	d00a      	beq.n	8003248 <sbrk_aligned+0x34>
 8003232:	1cc4      	adds	r4, r0, #3
 8003234:	f024 0403 	bic.w	r4, r4, #3
 8003238:	42a0      	cmp	r0, r4
 800323a:	d007      	beq.n	800324c <sbrk_aligned+0x38>
 800323c:	1a21      	subs	r1, r4, r0
 800323e:	4628      	mov	r0, r5
 8003240:	f000 f8ac 	bl	800339c <_sbrk_r>
 8003244:	3001      	adds	r0, #1
 8003246:	d101      	bne.n	800324c <sbrk_aligned+0x38>
 8003248:	f04f 34ff 	mov.w	r4, #4294967295
 800324c:	4620      	mov	r0, r4
 800324e:	bd70      	pop	{r4, r5, r6, pc}
 8003250:	2000047c 	.word	0x2000047c

08003254 <_malloc_r>:
 8003254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003258:	1ccd      	adds	r5, r1, #3
 800325a:	f025 0503 	bic.w	r5, r5, #3
 800325e:	3508      	adds	r5, #8
 8003260:	2d0c      	cmp	r5, #12
 8003262:	bf38      	it	cc
 8003264:	250c      	movcc	r5, #12
 8003266:	2d00      	cmp	r5, #0
 8003268:	4607      	mov	r7, r0
 800326a:	db01      	blt.n	8003270 <_malloc_r+0x1c>
 800326c:	42a9      	cmp	r1, r5
 800326e:	d905      	bls.n	800327c <_malloc_r+0x28>
 8003270:	230c      	movs	r3, #12
 8003272:	2600      	movs	r6, #0
 8003274:	603b      	str	r3, [r7, #0]
 8003276:	4630      	mov	r0, r6
 8003278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800327c:	4e2e      	ldr	r6, [pc, #184]	; (8003338 <_malloc_r+0xe4>)
 800327e:	f000 f89d 	bl	80033bc <__malloc_lock>
 8003282:	6833      	ldr	r3, [r6, #0]
 8003284:	461c      	mov	r4, r3
 8003286:	bb34      	cbnz	r4, 80032d6 <_malloc_r+0x82>
 8003288:	4629      	mov	r1, r5
 800328a:	4638      	mov	r0, r7
 800328c:	f7ff ffc2 	bl	8003214 <sbrk_aligned>
 8003290:	1c43      	adds	r3, r0, #1
 8003292:	4604      	mov	r4, r0
 8003294:	d14d      	bne.n	8003332 <_malloc_r+0xde>
 8003296:	6834      	ldr	r4, [r6, #0]
 8003298:	4626      	mov	r6, r4
 800329a:	2e00      	cmp	r6, #0
 800329c:	d140      	bne.n	8003320 <_malloc_r+0xcc>
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	4631      	mov	r1, r6
 80032a2:	4638      	mov	r0, r7
 80032a4:	eb04 0803 	add.w	r8, r4, r3
 80032a8:	f000 f878 	bl	800339c <_sbrk_r>
 80032ac:	4580      	cmp	r8, r0
 80032ae:	d13a      	bne.n	8003326 <_malloc_r+0xd2>
 80032b0:	6821      	ldr	r1, [r4, #0]
 80032b2:	3503      	adds	r5, #3
 80032b4:	1a6d      	subs	r5, r5, r1
 80032b6:	f025 0503 	bic.w	r5, r5, #3
 80032ba:	3508      	adds	r5, #8
 80032bc:	2d0c      	cmp	r5, #12
 80032be:	bf38      	it	cc
 80032c0:	250c      	movcc	r5, #12
 80032c2:	4638      	mov	r0, r7
 80032c4:	4629      	mov	r1, r5
 80032c6:	f7ff ffa5 	bl	8003214 <sbrk_aligned>
 80032ca:	3001      	adds	r0, #1
 80032cc:	d02b      	beq.n	8003326 <_malloc_r+0xd2>
 80032ce:	6823      	ldr	r3, [r4, #0]
 80032d0:	442b      	add	r3, r5
 80032d2:	6023      	str	r3, [r4, #0]
 80032d4:	e00e      	b.n	80032f4 <_malloc_r+0xa0>
 80032d6:	6822      	ldr	r2, [r4, #0]
 80032d8:	1b52      	subs	r2, r2, r5
 80032da:	d41e      	bmi.n	800331a <_malloc_r+0xc6>
 80032dc:	2a0b      	cmp	r2, #11
 80032de:	d916      	bls.n	800330e <_malloc_r+0xba>
 80032e0:	1961      	adds	r1, r4, r5
 80032e2:	42a3      	cmp	r3, r4
 80032e4:	6025      	str	r5, [r4, #0]
 80032e6:	bf18      	it	ne
 80032e8:	6059      	strne	r1, [r3, #4]
 80032ea:	6863      	ldr	r3, [r4, #4]
 80032ec:	bf08      	it	eq
 80032ee:	6031      	streq	r1, [r6, #0]
 80032f0:	5162      	str	r2, [r4, r5]
 80032f2:	604b      	str	r3, [r1, #4]
 80032f4:	4638      	mov	r0, r7
 80032f6:	f104 060b 	add.w	r6, r4, #11
 80032fa:	f000 f865 	bl	80033c8 <__malloc_unlock>
 80032fe:	f026 0607 	bic.w	r6, r6, #7
 8003302:	1d23      	adds	r3, r4, #4
 8003304:	1af2      	subs	r2, r6, r3
 8003306:	d0b6      	beq.n	8003276 <_malloc_r+0x22>
 8003308:	1b9b      	subs	r3, r3, r6
 800330a:	50a3      	str	r3, [r4, r2]
 800330c:	e7b3      	b.n	8003276 <_malloc_r+0x22>
 800330e:	6862      	ldr	r2, [r4, #4]
 8003310:	42a3      	cmp	r3, r4
 8003312:	bf0c      	ite	eq
 8003314:	6032      	streq	r2, [r6, #0]
 8003316:	605a      	strne	r2, [r3, #4]
 8003318:	e7ec      	b.n	80032f4 <_malloc_r+0xa0>
 800331a:	4623      	mov	r3, r4
 800331c:	6864      	ldr	r4, [r4, #4]
 800331e:	e7b2      	b.n	8003286 <_malloc_r+0x32>
 8003320:	4634      	mov	r4, r6
 8003322:	6876      	ldr	r6, [r6, #4]
 8003324:	e7b9      	b.n	800329a <_malloc_r+0x46>
 8003326:	230c      	movs	r3, #12
 8003328:	4638      	mov	r0, r7
 800332a:	603b      	str	r3, [r7, #0]
 800332c:	f000 f84c 	bl	80033c8 <__malloc_unlock>
 8003330:	e7a1      	b.n	8003276 <_malloc_r+0x22>
 8003332:	6025      	str	r5, [r4, #0]
 8003334:	e7de      	b.n	80032f4 <_malloc_r+0xa0>
 8003336:	bf00      	nop
 8003338:	20000478 	.word	0x20000478

0800333c <_realloc_r>:
 800333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003340:	4680      	mov	r8, r0
 8003342:	4614      	mov	r4, r2
 8003344:	460e      	mov	r6, r1
 8003346:	b921      	cbnz	r1, 8003352 <_realloc_r+0x16>
 8003348:	4611      	mov	r1, r2
 800334a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800334e:	f7ff bf81 	b.w	8003254 <_malloc_r>
 8003352:	b92a      	cbnz	r2, 8003360 <_realloc_r+0x24>
 8003354:	f7ff ff16 	bl	8003184 <_free_r>
 8003358:	4625      	mov	r5, r4
 800335a:	4628      	mov	r0, r5
 800335c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003360:	f000 f838 	bl	80033d4 <_malloc_usable_size_r>
 8003364:	4284      	cmp	r4, r0
 8003366:	4607      	mov	r7, r0
 8003368:	d802      	bhi.n	8003370 <_realloc_r+0x34>
 800336a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800336e:	d812      	bhi.n	8003396 <_realloc_r+0x5a>
 8003370:	4621      	mov	r1, r4
 8003372:	4640      	mov	r0, r8
 8003374:	f7ff ff6e 	bl	8003254 <_malloc_r>
 8003378:	4605      	mov	r5, r0
 800337a:	2800      	cmp	r0, #0
 800337c:	d0ed      	beq.n	800335a <_realloc_r+0x1e>
 800337e:	42bc      	cmp	r4, r7
 8003380:	4622      	mov	r2, r4
 8003382:	4631      	mov	r1, r6
 8003384:	bf28      	it	cs
 8003386:	463a      	movcs	r2, r7
 8003388:	f7ff fed4 	bl	8003134 <memcpy>
 800338c:	4631      	mov	r1, r6
 800338e:	4640      	mov	r0, r8
 8003390:	f7ff fef8 	bl	8003184 <_free_r>
 8003394:	e7e1      	b.n	800335a <_realloc_r+0x1e>
 8003396:	4635      	mov	r5, r6
 8003398:	e7df      	b.n	800335a <_realloc_r+0x1e>
	...

0800339c <_sbrk_r>:
 800339c:	b538      	push	{r3, r4, r5, lr}
 800339e:	2300      	movs	r3, #0
 80033a0:	4d05      	ldr	r5, [pc, #20]	; (80033b8 <_sbrk_r+0x1c>)
 80033a2:	4604      	mov	r4, r0
 80033a4:	4608      	mov	r0, r1
 80033a6:	602b      	str	r3, [r5, #0]
 80033a8:	f7fd fa5c 	bl	8000864 <_sbrk>
 80033ac:	1c43      	adds	r3, r0, #1
 80033ae:	d102      	bne.n	80033b6 <_sbrk_r+0x1a>
 80033b0:	682b      	ldr	r3, [r5, #0]
 80033b2:	b103      	cbz	r3, 80033b6 <_sbrk_r+0x1a>
 80033b4:	6023      	str	r3, [r4, #0]
 80033b6:	bd38      	pop	{r3, r4, r5, pc}
 80033b8:	20000480 	.word	0x20000480

080033bc <__malloc_lock>:
 80033bc:	4801      	ldr	r0, [pc, #4]	; (80033c4 <__malloc_lock+0x8>)
 80033be:	f000 b811 	b.w	80033e4 <__retarget_lock_acquire_recursive>
 80033c2:	bf00      	nop
 80033c4:	20000484 	.word	0x20000484

080033c8 <__malloc_unlock>:
 80033c8:	4801      	ldr	r0, [pc, #4]	; (80033d0 <__malloc_unlock+0x8>)
 80033ca:	f000 b80c 	b.w	80033e6 <__retarget_lock_release_recursive>
 80033ce:	bf00      	nop
 80033d0:	20000484 	.word	0x20000484

080033d4 <_malloc_usable_size_r>:
 80033d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033d8:	1f18      	subs	r0, r3, #4
 80033da:	2b00      	cmp	r3, #0
 80033dc:	bfbc      	itt	lt
 80033de:	580b      	ldrlt	r3, [r1, r0]
 80033e0:	18c0      	addlt	r0, r0, r3
 80033e2:	4770      	bx	lr

080033e4 <__retarget_lock_acquire_recursive>:
 80033e4:	4770      	bx	lr

080033e6 <__retarget_lock_release_recursive>:
 80033e6:	4770      	bx	lr

080033e8 <_init>:
 80033e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ea:	bf00      	nop
 80033ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ee:	bc08      	pop	{r3}
 80033f0:	469e      	mov	lr, r3
 80033f2:	4770      	bx	lr

080033f4 <_fini>:
 80033f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033f6:	bf00      	nop
 80033f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033fa:	bc08      	pop	{r3}
 80033fc:	469e      	mov	lr, r3
 80033fe:	4770      	bx	lr
