**Task 4 Execution**

**Following instructions are used to get the gtkwave window**

ls - to check the contents of the folder


iverilog jhansilakshmi.v jhansilakshmi_tb.v - to simulate the verilog code and to check the errors


./a.out - to get the output and make vcd file to be ready open

![pre](https://github.com/Jhansiguram/jhansigurram/assets/160741021/da5b783e-0ae1-42a4-8994-f519f453aa28)
**after running the command gtkwave jhansilakshmi.vcd**
**Lets move on to the execution Stage with Waveforms obtained for running the gtkwave jhansilakshmi.vcd**


1. When instantiated module is selected we get all the registers and wires as shown in the below figure
![WhatsApp Image 2024-03-20 at 20 37 33](https://github.com/Jhansiguram/jhansigurram/assets/160741021/0ba5c841-c703-4a38-8428-2794b13faeb7)
2.Upon adding few signals the waves can be see as shown in the below figure

![WhatsApp Image 2024-03-20 at 20 37 33 (1)](https://github.com/Jhansiguram/jhansigurram/assets/160741021/b1c730a8-2601-481d-80bf-cfc721ecdb2a)
**Output showing the Add and sub Operation**

![WhatsApp Image 2024-03-20 at 20 37 36](https://github.com/Jhansiguram/jhansigurram/assets/160741021/85b172ae-d59b-4aad-a970-e347c62775d1)
**Output showing the AND and OR Operation**
![WhatsApp Image 2024-03-20 at 20 37 37](https://github.com/Jhansiguram/jhansigurram/assets/160741021/73e4258c-9ed3-4291-8246-499ba5f27972)
