<stg><name>spiking_binam_Pipeline_VITIS_LOOP_52_4</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bank = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %cur_id_V_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cur_id_V_5

]]></Node>
<StgValue><ssdm name="cur_id_V_5_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %bank

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body31:0 %bank_1 = load i6 %bank

]]></Node>
<StgValue><ssdm name="bank_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body31:1 %icmp_ln52 = icmp_eq  i6 %bank_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body31:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body31:3 %add_ln52 = add i6 %bank_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body31:4 %br_ln52 = br i1 %icmp_ln52, void %for.body31.split, void %if.end52.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="6">
<![CDATA[
for.body31.split:3 %trunc_ln56 = trunc i6 %bank_1

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body31.split:4 %shl_ln56 = shl i6 %bank_1, i6 1

]]></Node>
<StgValue><ssdm name="shl_ln56"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="5" op_3_bw="1">
<![CDATA[
for.body31.split:5 %tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i5.i1, i8 %cur_id_V_5_read, i5 %trunc_ln56, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
for.body31.split:6 %zext_ln56 = zext i14 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:7 %p_ZL14storage_matrix_0_addr = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:8 %p_ZL14storage_matrix_1_addr = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:9 %p_ZL14storage_matrix_2_addr = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body31.split:10 %p_ZL14storage_matrix_3_addr = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="14">
<![CDATA[
for.body31.split:11 %p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="14">
<![CDATA[
for.inc46:0 %p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.1:0 %p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.2:0 %p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc46.3:0 %or_ln56 = or i6 %shl_ln56, i6 1

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.inc46.3:1 %tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %cur_id_V_5_read, i6 %or_ln56

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="14">
<![CDATA[
for.inc46.3:2 %zext_ln56_1 = zext i14 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.3:3 %p_ZL14storage_matrix_0_addr_1 = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.3:4 %p_ZL14storage_matrix_1_addr_1 = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.3:5 %p_ZL14storage_matrix_2_addr_1 = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.3:6 %p_ZL14storage_matrix_3_addr_1 = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.3:7 %p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_load_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.4:0 %p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.5:0 %p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.6:0 %p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.7:0 %store_ln52 = store i6 %add_ln52, i6 %bank

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.7:1 %br_ln52 = br void %for.body31

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
for.body31.split:0 %zext_ln52 = zext i6 %bank_1

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body31.split:1 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body31.split:2 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="14">
<![CDATA[
for.body31.split:11 %p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body31.split:12 %br_ln56 = br i1 %p_ZL14storage_matrix_0_load, void %for.inc46, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="14">
<![CDATA[
for.inc46:0 %p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:1 %br_ln56 = br i1 %p_ZL14storage_matrix_1_load, void %for.inc46.1, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.1:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.1:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.1:0 %p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.1:1 %br_ln56 = br i1 %p_ZL14storage_matrix_2_load, void %for.inc46.2, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.2:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.2:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.2:0 %p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.2:1 %br_ln56 = br i1 %p_ZL14storage_matrix_3_load, void %for.inc46.3, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.3:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.3:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.3:7 %p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_0_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.3:8 %br_ln56 = br i1 %p_ZL14storage_matrix_0_load_1, void %for.inc46.4, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.4:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.4:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.4:0 %p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_1_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.4:1 %br_ln56 = br i1 %p_ZL14storage_matrix_1_load_1, void %for.inc46.5, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.5:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.5:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.5:0 %p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_2_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.5:1 %br_ln56 = br i1 %p_ZL14storage_matrix_2_load_1, void %for.inc46.6, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.6:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.6:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="14">
<![CDATA[
for.inc46.6:0 %p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL14storage_matrix_3_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46.6:1 %br_ln56 = br i1 %p_ZL14storage_matrix_3_load_1, void %for.inc46.7, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.7:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.7:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true:2 %icmp_ln1019 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:3 %br_ln56 = br i1 %icmp_ln1019, void %for.inc46, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
if.then41:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.1:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.1:2 %icmp_ln1019_1 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.1:3 %br_ln56 = br i1 %icmp_ln1019_1, void %for.inc46.1, void %if.then41.1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.1:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="5">
<![CDATA[
if.then41.1:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.2:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.2:2 %icmp_ln1019_2 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.2:3 %br_ln56 = br i1 %icmp_ln1019_2, void %for.inc46.2, void %if.then41.2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.2:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="5">
<![CDATA[
if.then41.2:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.3:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.3:2 %icmp_ln1019_3 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.3:3 %br_ln56 = br i1 %icmp_ln1019_3, void %for.inc46.3, void %if.then41.3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.3:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="5">
<![CDATA[
if.then41.3:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.4:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.4:2 %icmp_ln1019_4 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.4:3 %br_ln56 = br i1 %icmp_ln1019_4, void %for.inc46.4, void %if.then41.4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.4:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="5">
<![CDATA[
if.then41.4:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.5:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.5:2 %icmp_ln1019_5 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.5:3 %br_ln56 = br i1 %icmp_ln1019_5, void %for.inc46.5, void %if.then41.5

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.5:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="5">
<![CDATA[
if.then41.5:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.6:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.6:2 %icmp_ln1019_6 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.6:3 %br_ln56 = br i1 %icmp_ln1019_6, void %for.inc46.6, void %if.then41.6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.6:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="5">
<![CDATA[
if.then41.6:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="5">
<![CDATA[
land.lhs.true.7:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
land.lhs.true.7:2 %icmp_ln1019_7 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.7:3 %br_ln56 = br i1 %icmp_ln1019_7, void %for.inc46.7, void %if.then41.7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41.7:0 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="5">
<![CDATA[
if.then41.7:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
if.end52.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="5">
<![CDATA[
if.then41:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41:2 %add_ln840 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41:3 %store_ln840 = store i7 %add_ln840, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then41:4 %br_ln58 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="5">
<![CDATA[
if.then41.1:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.1:2 %add_ln840_1 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.1:3 %store_ln840 = store i7 %add_ln840_1, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.then41.1:4 %br_ln58 = br void %for.inc46.1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="5">
<![CDATA[
if.then41.2:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.2:2 %add_ln840_2 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.2:3 %store_ln840 = store i7 %add_ln840_2, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load" val="1"/>
<literal name="icmp_ln1019_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.then41.2:4 %br_ln58 = br void %for.inc46.2

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="5">
<![CDATA[
if.then41.3:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.3:2 %add_ln840_3 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.3:3 %store_ln840 = store i7 %add_ln840_3, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then41.3:4 %br_ln58 = br void %for.inc46.3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="5">
<![CDATA[
if.then41.4:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.4:2 %add_ln840_4 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.4:3 %store_ln840 = store i7 %add_ln840_4, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_0_load_1" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then41.4:4 %br_ln58 = br void %for.inc46.4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="5">
<![CDATA[
if.then41.5:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.5:2 %add_ln840_5 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.5:3 %store_ln840 = store i7 %add_ln840_5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_1_load_1" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then41.5:4 %br_ln58 = br void %for.inc46.5

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="5">
<![CDATA[
if.then41.6:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.6:2 %add_ln840_6 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.6:3 %store_ln840 = store i7 %add_ln840_6, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_2_load_1" val="1"/>
<literal name="icmp_ln1019_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.then41.6:4 %br_ln58 = br void %for.inc46.6

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="5">
<![CDATA[
if.then41.7:1 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr

]]></Node>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then41.7:2 %add_ln840_7 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load, i7 13

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="7" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then41.7:3 %store_ln840 = store i7 %add_ln840_7, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZL14storage_matrix_3_load_1" val="1"/>
<literal name="icmp_ln1019_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
if.then41.7:4 %br_ln58 = br void %for.inc46.7

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
