\chapter{Apéndices y anexos}

\begin{table}[ht]
  \centering
  \caption{Tiempo en simular un dato de entrada para cada circuito proveído por AxLS.}
  \label{tab:timing_info}
  \begin{tabular}{M{0.2\linewidth}M{0.3\linewidth}}
    \toprule
    Circuito & Tiempo por iteración de simulación (\si{\milli\second}) \\
    \midrule
    div\_64b &        34.5005      \\
    square\_64b &      17.5193      \\
    fwrdk2j &          12.3813      \\
    Mul\_32b &        8.2466      \\
    sin\_24b &        7.9651      \\
    voter &            7.3150      \\
    RForest &          3.8796      \\
    max\_128b &        1.0192      \\
    Mul\_16b &        0.9842      \\
    barshift\_128b &  0.7421      \\
    adder\_128b &      0.3548      \\
    sobel &            0.3350      \\
    dec &              0.1928      \\
    DTree &            0.1448      \\
    KS\_32b &          0.0912      \\
    WT\_8b &          0.0884      \\
    BK\_32b &          0.0731      \\
    KS\_16b &          0.0521      \\
    CLA\_16b &        0.0439      \\
    CSkipA\_16b &      0.0413      \\
    BK\_16b &          0.0408      \\
    LFA\_16b &        0.0399      \\
    int2float &        0.0367      \\
    RCA\_4b &          0.0335      \\
    fir &              0.0246      \\
    \bottomrule
  \end{tabular}
\end{table}
