// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="command_handler,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.982667,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=168,HLS_SYN_LUT=1722}" *)

module command_handler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        poke_V_tag_dout,
        poke_V_tag_empty_n,
        poke_V_tag_read,
        poke_V_data_dout,
        poke_V_data_empty_n,
        poke_V_data_read,
        reqs_incoming_V_sector_off_din,
        reqs_incoming_V_sector_off_full_n,
        reqs_incoming_V_sector_off_write,
        reqs_incoming_V_sector_num_din,
        reqs_incoming_V_sector_num_full_n,
        reqs_incoming_V_sector_num_write,
        reqs_incoming_V_tag_din,
        reqs_incoming_V_tag_full_n,
        reqs_incoming_V_tag_write,
        reqs_incoming_V_rw_din,
        reqs_incoming_V_rw_full_n,
        reqs_incoming_V_rw_write,
        kbuf_addrs_V_din,
        kbuf_addrs_V_full_n,
        kbuf_addrs_V_write,
        host_delay_cycle_cnts_V_din,
        host_delay_cycle_cnts_V_full_n,
        host_delay_cycle_cnts_V_write,
        host_throttle_params_V_din,
        host_throttle_params_V_full_n,
        host_throttle_params_V_write,
        device_delay_cycle_cnts_V_din,
        device_delay_cycle_cnts_V_full_n,
        device_delay_cycle_cnts_V_write,
        device_throttle_params_V_din,
        device_throttle_params_V_full_n,
        device_throttle_params_V_write,
        preserver_cheat_signals_V_din,
        preserver_cheat_signals_V_full_n,
        preserver_cheat_signals_V_write,
        app_file_infos_0_V_din,
        app_file_infos_0_V_full_n,
        app_file_infos_0_V_write,
        app_file_infos_1_V_din,
        app_file_infos_1_V_full_n,
        app_file_infos_1_V_write,
        app_file_infos_2_V_din,
        app_file_infos_2_V_full_n,
        app_file_infos_2_V_write,
        app_buf_addrs_0_V_din,
        app_buf_addrs_0_V_full_n,
        app_buf_addrs_0_V_write,
        app_buf_addrs_1_V_din,
        app_buf_addrs_1_V_full_n,
        app_buf_addrs_1_V_write,
        app_buf_addrs_2_V_din,
        app_buf_addrs_2_V_full_n,
        app_buf_addrs_2_V_write,
        app_free_buf_0_V_din,
        app_free_buf_0_V_full_n,
        app_free_buf_0_V_write,
        app_free_buf_1_V_din,
        app_free_buf_1_V_full_n,
        app_free_buf_1_V_write,
        app_free_buf_2_V_din,
        app_free_buf_2_V_full_n,
        app_free_buf_2_V_write,
        app_input_params_0_V_din,
        app_input_params_0_V_full_n,
        app_input_params_0_V_write,
        app_input_params_1_V_din,
        app_input_params_1_V_full_n,
        app_input_params_1_V_write,
        app_input_params_2_V_din,
        app_input_params_2_V_full_n,
        app_input_params_2_V_write,
        reset_sigs_0_V_din,
        reset_sigs_0_V_full_n,
        reset_sigs_0_V_write,
        reset_sigs_1_V_din,
        reset_sigs_1_V_full_n,
        reset_sigs_1_V_write,
        reset_sigs_2_V_din,
        reset_sigs_2_V_full_n,
        reset_sigs_2_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] poke_V_tag_dout;
input   poke_V_tag_empty_n;
output   poke_V_tag_read;
input  [31:0] poke_V_data_dout;
input   poke_V_data_empty_n;
output   poke_V_data_read;
output  [31:0] reqs_incoming_V_sector_off_din;
input   reqs_incoming_V_sector_off_full_n;
output   reqs_incoming_V_sector_off_write;
output  [31:0] reqs_incoming_V_sector_num_din;
input   reqs_incoming_V_sector_num_full_n;
output   reqs_incoming_V_sector_num_write;
output  [31:0] reqs_incoming_V_tag_din;
input   reqs_incoming_V_tag_full_n;
output   reqs_incoming_V_tag_write;
output   reqs_incoming_V_rw_din;
input   reqs_incoming_V_rw_full_n;
output   reqs_incoming_V_rw_write;
output  [31:0] kbuf_addrs_V_din;
input   kbuf_addrs_V_full_n;
output   kbuf_addrs_V_write;
output  [31:0] host_delay_cycle_cnts_V_din;
input   host_delay_cycle_cnts_V_full_n;
output   host_delay_cycle_cnts_V_write;
output  [31:0] host_throttle_params_V_din;
input   host_throttle_params_V_full_n;
output   host_throttle_params_V_write;
output  [31:0] device_delay_cycle_cnts_V_din;
input   device_delay_cycle_cnts_V_full_n;
output   device_delay_cycle_cnts_V_write;
output  [31:0] device_throttle_params_V_din;
input   device_throttle_params_V_full_n;
output   device_throttle_params_V_write;
output   preserver_cheat_signals_V_din;
input   preserver_cheat_signals_V_full_n;
output   preserver_cheat_signals_V_write;
output  [31:0] app_file_infos_0_V_din;
input   app_file_infos_0_V_full_n;
output   app_file_infos_0_V_write;
output  [31:0] app_file_infos_1_V_din;
input   app_file_infos_1_V_full_n;
output   app_file_infos_1_V_write;
output  [31:0] app_file_infos_2_V_din;
input   app_file_infos_2_V_full_n;
output   app_file_infos_2_V_write;
output  [31:0] app_buf_addrs_0_V_din;
input   app_buf_addrs_0_V_full_n;
output   app_buf_addrs_0_V_write;
output  [31:0] app_buf_addrs_1_V_din;
input   app_buf_addrs_1_V_full_n;
output   app_buf_addrs_1_V_write;
output  [31:0] app_buf_addrs_2_V_din;
input   app_buf_addrs_2_V_full_n;
output   app_buf_addrs_2_V_write;
output   app_free_buf_0_V_din;
input   app_free_buf_0_V_full_n;
output   app_free_buf_0_V_write;
output   app_free_buf_1_V_din;
input   app_free_buf_1_V_full_n;
output   app_free_buf_1_V_write;
output   app_free_buf_2_V_din;
input   app_free_buf_2_V_full_n;
output   app_free_buf_2_V_write;
output  [31:0] app_input_params_0_V_din;
input   app_input_params_0_V_full_n;
output   app_input_params_0_V_write;
output  [31:0] app_input_params_1_V_din;
input   app_input_params_1_V_full_n;
output   app_input_params_1_V_write;
output  [31:0] app_input_params_2_V_din;
input   app_input_params_2_V_full_n;
output   app_input_params_2_V_write;
output   reset_sigs_0_V_din;
input   reset_sigs_0_V_full_n;
output   reset_sigs_0_V_write;
output   reset_sigs_1_V_din;
input   reset_sigs_1_V_full_n;
output   reset_sigs_1_V_write;
output   reset_sigs_2_V_din;
input   reset_sigs_2_V_full_n;
output   reset_sigs_2_V_write;

reg ap_idle;
reg[31:0] reqs_incoming_V_sector_off_din;
reg[31:0] reqs_incoming_V_sector_num_din;
reg[31:0] reqs_incoming_V_tag_din;
reg reqs_incoming_V_rw_din;
reg kbuf_addrs_V_write;
reg host_delay_cycle_cnts_V_write;
reg host_throttle_params_V_write;
reg device_delay_cycle_cnts_V_write;
reg device_throttle_params_V_write;
reg preserver_cheat_signals_V_write;
reg app_file_infos_0_V_write;
reg app_file_infos_1_V_write;
reg app_file_infos_2_V_write;
reg app_buf_addrs_0_V_write;
reg app_buf_addrs_1_V_write;
reg app_buf_addrs_2_V_write;
reg app_free_buf_0_V_write;
reg app_free_buf_1_V_write;
reg app_free_buf_2_V_write;
reg app_input_params_0_V_write;
reg app_input_params_1_V_write;
reg app_input_params_2_V_write;
reg reset_sigs_0_V_write;
reg reset_sigs_1_V_write;
reg reset_sigs_2_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    reqs_incoming_V_sector_off_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_23_reg_1352;
reg   [0:0] tmp_24_reg_1356;
reg   [0:0] tmp_26_reg_1360;
reg    reqs_incoming_V_sector_num_blk_n;
reg    reqs_incoming_V_tag_blk_n;
reg    reqs_incoming_V_rw_blk_n;
reg    kbuf_addrs_V_blk_n;
reg   [0:0] tmp_27_reg_1364;
reg    host_delay_cycle_cnts_V_blk_n;
reg   [0:0] tmp_29_reg_1368;
reg    host_throttle_params_V_blk_n;
reg   [0:0] tmp_30_reg_1372;
reg    device_delay_cycle_cnts_V_blk_n;
reg   [0:0] tmp_31_reg_1376;
reg    device_throttle_params_V_blk_n;
reg   [0:0] tmp_33_reg_1380;
reg    preserver_cheat_signals_V_blk_n;
reg   [0:0] tmp_35_reg_1384;
reg    app_file_infos_0_V_blk_n;
reg   [0:0] tmp_36_reg_1388;
reg    app_file_infos_1_V_blk_n;
reg   [0:0] tmp_37_reg_1392;
reg    app_file_infos_2_V_blk_n;
reg   [0:0] tmp_38_reg_1396;
reg    app_buf_addrs_0_V_blk_n;
reg   [0:0] tmp_39_reg_1400;
reg    app_buf_addrs_1_V_blk_n;
reg   [0:0] tmp_40_reg_1404;
reg    app_buf_addrs_2_V_blk_n;
reg   [0:0] tmp_41_reg_1408;
reg    app_free_buf_0_V_blk_n;
reg   [0:0] tmp_42_reg_1412;
reg    app_free_buf_1_V_blk_n;
reg   [0:0] tmp_43_reg_1416;
reg    app_free_buf_2_V_blk_n;
reg   [0:0] tmp_44_reg_1420;
reg    app_input_params_0_V_blk_n;
reg   [0:0] tmp_45_reg_1424;
reg    app_input_params_1_V_blk_n;
reg   [0:0] tmp_46_reg_1428;
reg    app_input_params_2_V_blk_n;
reg   [0:0] tmp_47_reg_1432;
reg    reset_sigs_0_V_blk_n;
reg   [0:0] tmp_48_reg_1436;
reg    reset_sigs_1_V_blk_n;
reg   [0:0] tmp_49_reg_1440;
reg    reset_sigs_2_V_blk_n;
reg   [0:0] tmp_50_reg_1444;
wire   [0:0] empty_n_1_fu_831_p1;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op192_write_state4;
reg    ap_predicate_op194_write_state4;
reg    ap_predicate_op196_write_state4;
reg    ap_predicate_op198_write_state4;
reg    ap_predicate_op200_write_state4;
reg    ap_predicate_op202_write_state4;
reg    ap_predicate_op204_write_state4;
reg    ap_predicate_op206_write_state4;
reg    ap_predicate_op208_write_state4;
reg    ap_predicate_op210_write_state4;
reg    ap_predicate_op212_write_state4;
reg    ap_predicate_op214_write_state4;
reg    ap_predicate_op216_write_state4;
reg    ap_predicate_op218_write_state4;
reg    ap_predicate_op220_write_state4;
reg    ap_predicate_op222_write_state4;
reg    ap_predicate_op224_write_state4;
reg    ap_predicate_op226_write_state4;
reg    ap_predicate_op228_write_state4;
reg    ap_predicate_op230_write_state4;
reg    ap_predicate_op232_write_state4;
wire    reqs_incoming_V_rw1_status;
reg    ap_predicate_op243_write_state4;
reg    ap_predicate_op254_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] tmp_tag_4_reg_1229;
reg   [31:0] ap_reg_pp0_iter1_tmp_tag_4_reg_1229;
reg   [31:0] tmp_data_reg_1234;
reg   [31:0] ap_reg_pp0_iter1_tmp_data_reg_1234;
wire   [2:0] tmp_fu_843_p1;
reg   [2:0] tmp_reg_1253;
reg   [2:0] ap_reg_pp0_iter1_tmp_reg_1253;
wire   [0:0] icmp_fu_857_p2;
wire   [0:0] icmp3_fu_873_p2;
wire   [0:0] tmp_3_fu_879_p2;
wire   [0:0] tmp_4_fu_885_p2;
wire   [0:0] tmp_5_fu_891_p2;
wire   [0:0] tmp_6_fu_897_p2;
wire   [0:0] tmp_7_fu_903_p2;
wire   [0:0] tmp_8_fu_909_p2;
wire   [0:0] tmp_9_fu_915_p2;
wire   [0:0] tmp_s_fu_921_p2;
wire   [0:0] tmp_10_fu_927_p2;
wire   [0:0] tmp_11_fu_933_p2;
wire   [0:0] tmp_12_fu_939_p2;
wire   [0:0] tmp_13_fu_945_p2;
wire   [0:0] tmp_14_fu_951_p2;
wire   [0:0] tmp_15_fu_957_p2;
wire   [0:0] tmp_16_fu_963_p2;
wire   [0:0] tmp_17_fu_969_p2;
wire   [0:0] tmp_18_fu_975_p2;
wire   [0:0] tmp_19_fu_981_p2;
wire   [0:0] tmp_20_fu_987_p2;
wire   [0:0] tmp_21_fu_993_p2;
wire   [4:0] p_cast_cast_fu_1005_p3;
wire   [0:0] tmp_23_fu_1013_p2;
wire   [0:0] tmp_24_fu_1019_p2;
wire   [0:0] tmp_26_fu_1025_p2;
wire   [0:0] tmp_27_fu_1031_p2;
wire   [0:0] tmp_29_fu_1037_p2;
wire   [0:0] tmp_30_fu_1043_p2;
wire   [0:0] tmp_31_fu_1049_p2;
wire   [0:0] tmp_33_fu_1055_p2;
wire   [0:0] tmp_35_fu_1061_p2;
wire   [0:0] tmp_36_fu_1067_p2;
wire   [0:0] tmp_37_fu_1073_p2;
wire   [0:0] tmp_38_fu_1079_p2;
wire   [0:0] tmp_39_fu_1085_p2;
wire   [0:0] tmp_40_fu_1091_p2;
wire   [0:0] tmp_41_fu_1097_p2;
wire   [0:0] tmp_42_fu_1103_p2;
wire   [0:0] tmp_43_fu_1109_p2;
wire   [0:0] tmp_44_fu_1115_p2;
wire   [0:0] tmp_45_fu_1121_p2;
wire   [0:0] tmp_46_fu_1127_p2;
wire   [0:0] tmp_47_fu_1133_p2;
wire   [0:0] tmp_48_fu_1139_p2;
wire   [0:0] tmp_49_fu_1145_p2;
wire   [0:0] tmp_50_fu_1151_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [4:0] ap_phi_precharge_reg_pp0_iter0_state_s_reg_714;
reg   [4:0] ap_phi_precharge_reg_pp0_iter1_state_s_reg_714;
reg    poke_V_tag0_update;
wire   [0:0] empty_n_nbread_fu_534_p3_0;
reg    ap_block_pp0_stage0_01001;
reg    reqs_incoming_V_rw1_update;
wire   [31:0] req_sector_off_5_fu_1157_p1;
wire   [31:0] req_sector_off_4_fu_1191_p1;
wire   [31:0] tmp_sector_num_3_fu_1171_p1;
wire   [31:0] tmp_sector_num_1_fu_1205_p1;
wire  signed [31:0] tmp_tag_3_fu_1186_p1;
wire  signed [31:0] tmp_tag_1_fu_1220_p1;
wire   [22:0] tmp_2_fu_847_p4;
wire   [23:0] tmp_25_fu_863_p4;
wire   [0:0] tmp_22_fu_999_p2;
wire   [28:0] grp_fu_813_p4;
wire   [3:0] tmp_28_cast_fu_1162_p1;
wire   [3:0] req_sector_num_1_fu_1165_p2;
wire   [29:0] grp_fu_822_p4;
wire   [30:0] tmp_29_cast_fu_1176_p1;
wire   [30:0] req_tag_1_fu_1180_p2;
wire   [3:0] tmp_25_cast_fu_1196_p1;
wire   [3:0] req_sector_num_fu_1199_p2;
wire   [30:0] tmp_26_cast_fu_1210_p1;
wire   [30:0] req_tag_fu_1214_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_604;
reg    ap_condition_725;
reg    ap_condition_731;
reg    ap_condition_738;
reg    ap_condition_746;
reg    ap_condition_755;
reg    ap_condition_765;
reg    ap_condition_776;
reg    ap_condition_788;
reg    ap_condition_801;
reg    ap_condition_815;
reg    ap_condition_830;
reg    ap_condition_846;
reg    ap_condition_863;
reg    ap_condition_881;
reg    ap_condition_900;
reg    ap_condition_920;
reg    ap_condition_941;
reg    ap_condition_963;
reg    ap_condition_986;
reg    ap_condition_1010;
reg    ap_condition_1035;
reg    ap_condition_709;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_709 == 1'b1)) begin
        if ((ap_condition_1035 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd27;
        end else if ((ap_condition_1010 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd26;
        end else if ((ap_condition_986 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd25;
        end else if ((ap_condition_963 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd24;
        end else if ((ap_condition_941 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd23;
        end else if ((ap_condition_920 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd22;
        end else if ((ap_condition_900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd21;
        end else if ((ap_condition_881 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd20;
        end else if ((ap_condition_863 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd19;
        end else if ((ap_condition_846 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd18;
        end else if ((ap_condition_830 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd17;
        end else if ((ap_condition_815 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd16;
        end else if ((ap_condition_801 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd15;
        end else if ((ap_condition_788 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd14;
        end else if ((ap_condition_776 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd8;
        end else if ((ap_condition_765 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd7;
        end else if ((ap_condition_755 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd6;
        end else if ((ap_condition_746 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd5;
        end else if ((ap_condition_738 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd4;
        end else if ((ap_condition_731 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd3;
        end else if ((ap_condition_725 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd2;
        end else if (((1'd1 == empty_n_1_fu_831_p1) & (1'd0 == icmp_fu_857_p2))) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd1;
        end else if ((1'd0 == empty_n_1_fu_831_p1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= 5'd0;
        end else if ((ap_condition_604 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= p_cast_cast_fu_1005_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 <= ap_phi_precharge_reg_pp0_iter0_state_s_reg_714;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_tmp_data_reg_1234 <= tmp_data_reg_1234;
        ap_reg_pp0_iter1_tmp_reg_1253 <= tmp_reg_1253;
        ap_reg_pp0_iter1_tmp_tag_4_reg_1229 <= tmp_tag_4_reg_1229;
        tmp_23_reg_1352 <= tmp_23_fu_1013_p2;
        tmp_data_reg_1234 <= poke_V_data_dout;
        tmp_reg_1253 <= tmp_fu_843_p1;
        tmp_tag_4_reg_1229 <= poke_V_tag_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2))) begin
        tmp_24_reg_1356 <= tmp_24_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2))) begin
        tmp_26_reg_1360 <= tmp_26_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2))) begin
        tmp_27_reg_1364 <= tmp_27_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2))) begin
        tmp_29_reg_1368 <= tmp_29_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2))) begin
        tmp_30_reg_1372 <= tmp_30_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2))) begin
        tmp_31_reg_1376 <= tmp_31_fu_1049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2))) begin
        tmp_33_reg_1380 <= tmp_33_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2))) begin
        tmp_35_reg_1384 <= tmp_35_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2))) begin
        tmp_36_reg_1388 <= tmp_36_fu_1067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2))) begin
        tmp_37_reg_1392 <= tmp_37_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2))) begin
        tmp_38_reg_1396 <= tmp_38_fu_1079_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2))) begin
        tmp_39_reg_1400 <= tmp_39_fu_1085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2))) begin
        tmp_40_reg_1404 <= tmp_40_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2))) begin
        tmp_41_reg_1408 <= tmp_41_fu_1097_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2))) begin
        tmp_42_reg_1412 <= tmp_42_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2))) begin
        tmp_43_reg_1416 <= tmp_43_fu_1109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2))) begin
        tmp_44_reg_1420 <= tmp_44_fu_1115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2))) begin
        tmp_45_reg_1424 <= tmp_45_fu_1121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2) & (1'd0 == tmp_45_fu_1121_p2))) begin
        tmp_46_reg_1428 <= tmp_46_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2) & (1'd0 == tmp_45_fu_1121_p2) & (1'd0 == tmp_46_fu_1127_p2))) begin
        tmp_47_reg_1432 <= tmp_47_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2) & (1'd0 == tmp_45_fu_1121_p2) & (1'd0 == tmp_46_fu_1127_p2) & (1'd0 == tmp_47_fu_1133_p2))) begin
        tmp_48_reg_1436 <= tmp_48_fu_1139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2) & (1'd0 == tmp_45_fu_1121_p2) & (1'd0 == tmp_46_fu_1127_p2) & (1'd0 == tmp_47_fu_1133_p2) & (1'd0 == tmp_48_fu_1139_p2))) begin
        tmp_49_reg_1440 <= tmp_49_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_23_fu_1013_p2) & (1'd0 == tmp_24_fu_1019_p2) & (1'd0 == tmp_26_fu_1025_p2) & (1'd0 == tmp_27_fu_1031_p2) & (1'd0 == tmp_29_fu_1037_p2) & (1'd0 == tmp_30_fu_1043_p2) & (1'd0 == tmp_31_fu_1049_p2) & (1'd0 == tmp_33_fu_1055_p2) & (1'd0 == tmp_35_fu_1061_p2) & (1'd0 == tmp_36_fu_1067_p2) & (1'd0 == tmp_37_fu_1073_p2) & (1'd0 == tmp_38_fu_1079_p2) & (1'd0 == tmp_39_fu_1085_p2) & (1'd0 == tmp_40_fu_1091_p2) & (1'd0 == tmp_41_fu_1097_p2) & (1'd0 == tmp_42_fu_1103_p2) & (1'd0 == tmp_43_fu_1109_p2) & (1'd0 == tmp_44_fu_1115_p2) & (1'd0 == tmp_45_fu_1121_p2) & (1'd0 == tmp_46_fu_1127_p2) & (1'd0 == tmp_47_fu_1133_p2) & (1'd0 == tmp_48_fu_1139_p2) & (1'd0 == tmp_49_fu_1145_p2))) begin
        tmp_50_reg_1444 <= tmp_50_fu_1151_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd1 == tmp_39_reg_1400))) begin
        app_buf_addrs_0_V_blk_n = app_buf_addrs_0_V_full_n;
    end else begin
        app_buf_addrs_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op214_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_buf_addrs_0_V_write = 1'b1;
    end else begin
        app_buf_addrs_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd1 == tmp_40_reg_1404))) begin
        app_buf_addrs_1_V_blk_n = app_buf_addrs_1_V_full_n;
    end else begin
        app_buf_addrs_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op212_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_buf_addrs_1_V_write = 1'b1;
    end else begin
        app_buf_addrs_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd1 == tmp_41_reg_1408))) begin
        app_buf_addrs_2_V_blk_n = app_buf_addrs_2_V_full_n;
    end else begin
        app_buf_addrs_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op210_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_buf_addrs_2_V_write = 1'b1;
    end else begin
        app_buf_addrs_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd1 == tmp_36_reg_1388))) begin
        app_file_infos_0_V_blk_n = app_file_infos_0_V_full_n;
    end else begin
        app_file_infos_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op220_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_file_infos_0_V_write = 1'b1;
    end else begin
        app_file_infos_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd1 == tmp_37_reg_1392))) begin
        app_file_infos_1_V_blk_n = app_file_infos_1_V_full_n;
    end else begin
        app_file_infos_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op218_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_file_infos_1_V_write = 1'b1;
    end else begin
        app_file_infos_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd1 == tmp_38_reg_1396))) begin
        app_file_infos_2_V_blk_n = app_file_infos_2_V_full_n;
    end else begin
        app_file_infos_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op216_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_file_infos_2_V_write = 1'b1;
    end else begin
        app_file_infos_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd1 == tmp_42_reg_1412))) begin
        app_free_buf_0_V_blk_n = app_free_buf_0_V_full_n;
    end else begin
        app_free_buf_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op208_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_free_buf_0_V_write = 1'b1;
    end else begin
        app_free_buf_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd1 == tmp_43_reg_1416))) begin
        app_free_buf_1_V_blk_n = app_free_buf_1_V_full_n;
    end else begin
        app_free_buf_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op206_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_free_buf_1_V_write = 1'b1;
    end else begin
        app_free_buf_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd1 == tmp_44_reg_1420))) begin
        app_free_buf_2_V_blk_n = app_free_buf_2_V_full_n;
    end else begin
        app_free_buf_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op204_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_free_buf_2_V_write = 1'b1;
    end else begin
        app_free_buf_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd1 == tmp_45_reg_1424))) begin
        app_input_params_0_V_blk_n = app_input_params_0_V_full_n;
    end else begin
        app_input_params_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op202_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_input_params_0_V_write = 1'b1;
    end else begin
        app_input_params_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd1 == tmp_46_reg_1428))) begin
        app_input_params_1_V_blk_n = app_input_params_1_V_full_n;
    end else begin
        app_input_params_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op200_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_input_params_1_V_write = 1'b1;
    end else begin
        app_input_params_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd1 == tmp_47_reg_1432))) begin
        app_input_params_2_V_blk_n = app_input_params_2_V_full_n;
    end else begin
        app_input_params_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op198_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_input_params_2_V_write = 1'b1;
    end else begin
        app_input_params_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd1 == tmp_31_reg_1376))) begin
        device_delay_cycle_cnts_V_blk_n = device_delay_cycle_cnts_V_full_n;
    end else begin
        device_delay_cycle_cnts_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op226_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        device_delay_cycle_cnts_V_write = 1'b1;
    end else begin
        device_delay_cycle_cnts_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd1 == tmp_33_reg_1380))) begin
        device_throttle_params_V_blk_n = device_throttle_params_V_full_n;
    end else begin
        device_throttle_params_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op224_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        device_throttle_params_V_write = 1'b1;
    end else begin
        device_throttle_params_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd1 == tmp_29_reg_1368))) begin
        host_delay_cycle_cnts_V_blk_n = host_delay_cycle_cnts_V_full_n;
    end else begin
        host_delay_cycle_cnts_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op230_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_delay_cycle_cnts_V_write = 1'b1;
    end else begin
        host_delay_cycle_cnts_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd1 == tmp_30_reg_1372))) begin
        host_throttle_params_V_blk_n = host_throttle_params_V_full_n;
    end else begin
        host_throttle_params_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op228_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_throttle_params_V_write = 1'b1;
    end else begin
        host_throttle_params_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd1 == tmp_27_reg_1364))) begin
        kbuf_addrs_V_blk_n = kbuf_addrs_V_full_n;
    end else begin
        kbuf_addrs_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op232_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        kbuf_addrs_V_write = 1'b1;
    end else begin
        kbuf_addrs_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (poke_V_tag_empty_n & poke_V_data_empty_n)))) begin
        poke_V_tag0_update = 1'b1;
    end else begin
        poke_V_tag0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd1 == tmp_35_reg_1384))) begin
        preserver_cheat_signals_V_blk_n = preserver_cheat_signals_V_full_n;
    end else begin
        preserver_cheat_signals_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op222_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        preserver_cheat_signals_V_write = 1'b1;
    end else begin
        preserver_cheat_signals_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op243_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op254_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        reqs_incoming_V_rw1_update = 1'b1;
    end else begin
        reqs_incoming_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (tmp_24_reg_1356 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd1 == tmp_26_reg_1360)))) begin
        reqs_incoming_V_rw_blk_n = reqs_incoming_V_rw_full_n;
    end else begin
        reqs_incoming_V_rw_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op254_write_state4)) begin
            reqs_incoming_V_rw_din = 1'd1;
        end else if ((1'b1 == ap_predicate_op243_write_state4)) begin
            reqs_incoming_V_rw_din = 1'd0;
        end else begin
            reqs_incoming_V_rw_din = 'bx;
        end
    end else begin
        reqs_incoming_V_rw_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (tmp_24_reg_1356 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd1 == tmp_26_reg_1360)))) begin
        reqs_incoming_V_sector_num_blk_n = reqs_incoming_V_sector_num_full_n;
    end else begin
        reqs_incoming_V_sector_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op254_write_state4)) begin
            reqs_incoming_V_sector_num_din = tmp_sector_num_1_fu_1205_p1;
        end else if ((1'b1 == ap_predicate_op243_write_state4)) begin
            reqs_incoming_V_sector_num_din = tmp_sector_num_3_fu_1171_p1;
        end else begin
            reqs_incoming_V_sector_num_din = 'bx;
        end
    end else begin
        reqs_incoming_V_sector_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (tmp_24_reg_1356 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd1 == tmp_26_reg_1360)))) begin
        reqs_incoming_V_sector_off_blk_n = reqs_incoming_V_sector_off_full_n;
    end else begin
        reqs_incoming_V_sector_off_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op254_write_state4)) begin
            reqs_incoming_V_sector_off_din = req_sector_off_4_fu_1191_p1;
        end else if ((1'b1 == ap_predicate_op243_write_state4)) begin
            reqs_incoming_V_sector_off_din = req_sector_off_5_fu_1157_p1;
        end else begin
            reqs_incoming_V_sector_off_din = 'bx;
        end
    end else begin
        reqs_incoming_V_sector_off_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (tmp_24_reg_1356 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd1 == tmp_26_reg_1360)))) begin
        reqs_incoming_V_tag_blk_n = reqs_incoming_V_tag_full_n;
    end else begin
        reqs_incoming_V_tag_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op254_write_state4)) begin
            reqs_incoming_V_tag_din = tmp_tag_1_fu_1220_p1;
        end else if ((1'b1 == ap_predicate_op243_write_state4)) begin
            reqs_incoming_V_tag_din = tmp_tag_3_fu_1186_p1;
        end else begin
            reqs_incoming_V_tag_din = 'bx;
        end
    end else begin
        reqs_incoming_V_tag_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd1 == tmp_48_reg_1436))) begin
        reset_sigs_0_V_blk_n = reset_sigs_0_V_full_n;
    end else begin
        reset_sigs_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op196_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reset_sigs_0_V_write = 1'b1;
    end else begin
        reset_sigs_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd0 == tmp_48_reg_1436) & (1'd1 == tmp_49_reg_1440))) begin
        reset_sigs_1_V_blk_n = reset_sigs_1_V_full_n;
    end else begin
        reset_sigs_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op194_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reset_sigs_1_V_write = 1'b1;
    end else begin
        reset_sigs_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd0 == tmp_48_reg_1436) & (1'd0 == tmp_49_reg_1440) & (1'd1 == tmp_50_reg_1444))) begin
        reset_sigs_2_V_blk_n = reset_sigs_2_V_full_n;
    end else begin
        reset_sigs_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op192_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reset_sigs_2_V_write = 1'b1;
    end else begin
        reset_sigs_2_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == reset_sigs_2_V_full_n) & (1'b1 == ap_predicate_op192_write_state4)) | ((1'b0 == reset_sigs_1_V_full_n) & (1'b1 == ap_predicate_op194_write_state4)) | ((1'b0 == reset_sigs_0_V_full_n) & (1'b1 == ap_predicate_op196_write_state4)) | ((1'b0 == app_input_params_2_V_full_n) & (1'b1 == ap_predicate_op198_write_state4)) | ((1'b0 == app_input_params_1_V_full_n) & (1'b1 == ap_predicate_op200_write_state4)) | ((1'b0 == app_input_params_0_V_full_n) & (1'b1 == ap_predicate_op202_write_state4)) | ((1'b0 == app_free_buf_2_V_full_n) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == app_free_buf_1_V_full_n) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == app_free_buf_0_V_full_n) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == app_buf_addrs_2_V_full_n) & (1'b1 == ap_predicate_op210_write_state4)) | ((1'b0 == app_buf_addrs_1_V_full_n) & (1'b1 == ap_predicate_op212_write_state4)) | ((1'b0 == app_buf_addrs_0_V_full_n) & (1'b1 == ap_predicate_op214_write_state4)) | ((1'b0 == app_file_infos_2_V_full_n) & (1'b1 == ap_predicate_op216_write_state4)) | ((1'b0 == app_file_infos_1_V_full_n) & (1'b1 == ap_predicate_op218_write_state4)) | ((1'b0 == app_file_infos_0_V_full_n) & (1'b1 == ap_predicate_op220_write_state4)) | ((1'b0 == preserver_cheat_signals_V_full_n) & (1'b1 == ap_predicate_op222_write_state4)) | ((1'b0 == device_throttle_params_V_full_n) & (1'b1 == ap_predicate_op224_write_state4)) | ((1'b0 == device_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op226_write_state4)) | ((1'b0 == host_throttle_params_V_full_n) & (1'b1 == ap_predicate_op228_write_state4)) | ((1'b0 == host_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op230_write_state4)) | ((1'b0 == kbuf_addrs_V_full_n) & (1'b1 == ap_predicate_op232_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op243_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op254_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == reset_sigs_2_V_full_n) & (1'b1 == ap_predicate_op192_write_state4)) | ((1'b0 == reset_sigs_1_V_full_n) & (1'b1 == ap_predicate_op194_write_state4)) | ((1'b0 == reset_sigs_0_V_full_n) & (1'b1 == ap_predicate_op196_write_state4)) | ((1'b0 == app_input_params_2_V_full_n) & (1'b1 == ap_predicate_op198_write_state4)) | ((1'b0 == app_input_params_1_V_full_n) & (1'b1 == ap_predicate_op200_write_state4)) | ((1'b0 == app_input_params_0_V_full_n) & (1'b1 == ap_predicate_op202_write_state4)) | ((1'b0 == app_free_buf_2_V_full_n) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == app_free_buf_1_V_full_n) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == app_free_buf_0_V_full_n) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == app_buf_addrs_2_V_full_n) & (1'b1 == ap_predicate_op210_write_state4)) | ((1'b0 == app_buf_addrs_1_V_full_n) & (1'b1 == ap_predicate_op212_write_state4)) | ((1'b0 == app_buf_addrs_0_V_full_n) & (1'b1 == ap_predicate_op214_write_state4)) | ((1'b0 == app_file_infos_2_V_full_n) & (1'b1 == ap_predicate_op216_write_state4)) | ((1'b0 == app_file_infos_1_V_full_n) & (1'b1 == ap_predicate_op218_write_state4)) | ((1'b0 == app_file_infos_0_V_full_n) & (1'b1 == ap_predicate_op220_write_state4)) | ((1'b0 == preserver_cheat_signals_V_full_n) & (1'b1 == ap_predicate_op222_write_state4)) | ((1'b0 == device_throttle_params_V_full_n) & (1'b1 == ap_predicate_op224_write_state4)) | ((1'b0 == device_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op226_write_state4)) | ((1'b0 == host_throttle_params_V_full_n) & (1'b1 == ap_predicate_op228_write_state4)) | ((1'b0 == host_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op230_write_state4)) | ((1'b0 == kbuf_addrs_V_full_n) & (1'b1 == ap_predicate_op232_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op243_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op254_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == reset_sigs_2_V_full_n) & (1'b1 == ap_predicate_op192_write_state4)) | ((1'b0 == reset_sigs_1_V_full_n) & (1'b1 == ap_predicate_op194_write_state4)) | ((1'b0 == reset_sigs_0_V_full_n) & (1'b1 == ap_predicate_op196_write_state4)) | ((1'b0 == app_input_params_2_V_full_n) & (1'b1 == ap_predicate_op198_write_state4)) | ((1'b0 == app_input_params_1_V_full_n) & (1'b1 == ap_predicate_op200_write_state4)) | ((1'b0 == app_input_params_0_V_full_n) & (1'b1 == ap_predicate_op202_write_state4)) | ((1'b0 == app_free_buf_2_V_full_n) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == app_free_buf_1_V_full_n) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == app_free_buf_0_V_full_n) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == app_buf_addrs_2_V_full_n) & (1'b1 == ap_predicate_op210_write_state4)) | ((1'b0 == app_buf_addrs_1_V_full_n) & (1'b1 == ap_predicate_op212_write_state4)) | ((1'b0 == app_buf_addrs_0_V_full_n) & (1'b1 == ap_predicate_op214_write_state4)) | ((1'b0 == app_file_infos_2_V_full_n) & (1'b1 == ap_predicate_op216_write_state4)) | ((1'b0 == app_file_infos_1_V_full_n) & (1'b1 == ap_predicate_op218_write_state4)) | ((1'b0 == app_file_infos_0_V_full_n) & (1'b1 == ap_predicate_op220_write_state4)) | ((1'b0 == preserver_cheat_signals_V_full_n) & (1'b1 == ap_predicate_op222_write_state4)) | ((1'b0 == device_throttle_params_V_full_n) & (1'b1 == ap_predicate_op224_write_state4)) | ((1'b0 == device_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op226_write_state4)) | ((1'b0 == host_throttle_params_V_full_n) & (1'b1 == ap_predicate_op228_write_state4)) | ((1'b0 == host_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op230_write_state4)) | ((1'b0 == kbuf_addrs_V_full_n) & (1'b1 == ap_predicate_op232_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op243_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op254_write_state4))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((1'b0 == reset_sigs_2_V_full_n) & (1'b1 == ap_predicate_op192_write_state4)) | ((1'b0 == reset_sigs_1_V_full_n) & (1'b1 == ap_predicate_op194_write_state4)) | ((1'b0 == reset_sigs_0_V_full_n) & (1'b1 == ap_predicate_op196_write_state4)) | ((1'b0 == app_input_params_2_V_full_n) & (1'b1 == ap_predicate_op198_write_state4)) | ((1'b0 == app_input_params_1_V_full_n) & (1'b1 == ap_predicate_op200_write_state4)) | ((1'b0 == app_input_params_0_V_full_n) & (1'b1 == ap_predicate_op202_write_state4)) | ((1'b0 == app_free_buf_2_V_full_n) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == app_free_buf_1_V_full_n) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == app_free_buf_0_V_full_n) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == app_buf_addrs_2_V_full_n) & (1'b1 == ap_predicate_op210_write_state4)) | ((1'b0 == app_buf_addrs_1_V_full_n) & (1'b1 == ap_predicate_op212_write_state4)) | ((1'b0 == app_buf_addrs_0_V_full_n) & (1'b1 == ap_predicate_op214_write_state4)) | ((1'b0 == app_file_infos_2_V_full_n) & (1'b1 == ap_predicate_op216_write_state4)) | ((1'b0 == app_file_infos_1_V_full_n) & (1'b1 == ap_predicate_op218_write_state4)) | ((1'b0 == app_file_infos_0_V_full_n) & (1'b1 == ap_predicate_op220_write_state4)) | ((1'b0 == preserver_cheat_signals_V_full_n) & (1'b1 == ap_predicate_op222_write_state4)) | ((1'b0 == device_throttle_params_V_full_n) & (1'b1 == ap_predicate_op224_write_state4)) | ((1'b0 == device_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op226_write_state4)) | ((1'b0 == host_throttle_params_V_full_n) & (1'b1 == ap_predicate_op228_write_state4)) | ((1'b0 == host_delay_cycle_cnts_V_full_n) & (1'b1 == ap_predicate_op230_write_state4)) | ((1'b0 == kbuf_addrs_V_full_n) & (1'b1 == ap_predicate_op232_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op243_write_state4)) | ((1'b0 == reqs_incoming_V_rw1_status) & (1'b1 == ap_predicate_op254_write_state4)));
end

always @ (*) begin
    ap_condition_1010 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd0 == tmp_17_fu_969_p2) & (1'd0 == tmp_18_fu_975_p2) & (1'd0 == tmp_19_fu_981_p2) & (1'd1 == tmp_20_fu_987_p2));
end

always @ (*) begin
    ap_condition_1035 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd0 == tmp_17_fu_969_p2) & (1'd0 == tmp_18_fu_975_p2) & (1'd0 == tmp_19_fu_981_p2) & (1'd0 == tmp_20_fu_987_p2) & (1'd1 == tmp_21_fu_993_p2));
end

always @ (*) begin
    ap_condition_604 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd0 == tmp_17_fu_969_p2) & (1'd0 == tmp_18_fu_975_p2) & (1'd0 == tmp_19_fu_981_p2) & (1'd0 == tmp_20_fu_987_p2) & (1'd0 == tmp_21_fu_993_p2));
end

always @ (*) begin
    ap_condition_709 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_725 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd0 == icmp3_fu_873_p2));
end

always @ (*) begin
    ap_condition_731 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd1 == tmp_3_fu_879_p2));
end

always @ (*) begin
    ap_condition_738 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd1 == tmp_4_fu_885_p2));
end

always @ (*) begin
    ap_condition_746 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd1 == tmp_5_fu_891_p2));
end

always @ (*) begin
    ap_condition_755 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd1 == tmp_6_fu_897_p2));
end

always @ (*) begin
    ap_condition_765 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd1 == tmp_7_fu_903_p2));
end

always @ (*) begin
    ap_condition_776 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd1 == tmp_8_fu_909_p2));
end

always @ (*) begin
    ap_condition_788 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd1 == tmp_9_fu_915_p2));
end

always @ (*) begin
    ap_condition_801 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd1 == tmp_s_fu_921_p2));
end

always @ (*) begin
    ap_condition_815 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd1 == tmp_10_fu_927_p2));
end

always @ (*) begin
    ap_condition_830 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd1 == tmp_11_fu_933_p2));
end

always @ (*) begin
    ap_condition_846 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd1 == tmp_12_fu_939_p2));
end

always @ (*) begin
    ap_condition_863 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd1 == tmp_13_fu_945_p2));
end

always @ (*) begin
    ap_condition_881 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd1 == tmp_14_fu_951_p2));
end

always @ (*) begin
    ap_condition_900 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd1 == tmp_15_fu_957_p2));
end

always @ (*) begin
    ap_condition_920 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd1 == tmp_16_fu_963_p2));
end

always @ (*) begin
    ap_condition_941 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd1 == tmp_17_fu_969_p2));
end

always @ (*) begin
    ap_condition_963 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd0 == tmp_17_fu_969_p2) & (1'd1 == tmp_18_fu_975_p2));
end

always @ (*) begin
    ap_condition_986 = ((1'd1 == empty_n_1_fu_831_p1) & (1'd1 == icmp_fu_857_p2) & (1'd1 == icmp3_fu_873_p2) & (1'd0 == tmp_3_fu_879_p2) & (1'd0 == tmp_4_fu_885_p2) & (1'd0 == tmp_5_fu_891_p2) & (1'd0 == tmp_6_fu_897_p2) & (1'd0 == tmp_7_fu_903_p2) & (1'd0 == tmp_8_fu_909_p2) & (1'd0 == tmp_9_fu_915_p2) & (1'd0 == tmp_s_fu_921_p2) & (1'd0 == tmp_10_fu_927_p2) & (1'd0 == tmp_11_fu_933_p2) & (1'd0 == tmp_12_fu_939_p2) & (1'd0 == tmp_13_fu_945_p2) & (1'd0 == tmp_14_fu_951_p2) & (1'd0 == tmp_15_fu_957_p2) & (1'd0 == tmp_16_fu_963_p2) & (1'd0 == tmp_17_fu_969_p2) & (1'd0 == tmp_18_fu_975_p2) & (1'd1 == tmp_19_fu_981_p2));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_state_s_reg_714 = 'bx;

always @ (*) begin
    ap_predicate_op192_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd0 == tmp_48_reg_1436) & (1'd0 == tmp_49_reg_1440) & (1'd1 == tmp_50_reg_1444));
end

always @ (*) begin
    ap_predicate_op194_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd0 == tmp_48_reg_1436) & (1'd1 == tmp_49_reg_1440));
end

always @ (*) begin
    ap_predicate_op196_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd0 == tmp_47_reg_1432) & (1'd1 == tmp_48_reg_1436));
end

always @ (*) begin
    ap_predicate_op198_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd0 == tmp_46_reg_1428) & (1'd1 == tmp_47_reg_1432));
end

always @ (*) begin
    ap_predicate_op200_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd0 == tmp_45_reg_1424) & (1'd1 == tmp_46_reg_1428));
end

always @ (*) begin
    ap_predicate_op202_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd0 == tmp_44_reg_1420) & (1'd1 == tmp_45_reg_1424));
end

always @ (*) begin
    ap_predicate_op204_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd0 == tmp_43_reg_1416) & (1'd1 == tmp_44_reg_1420));
end

always @ (*) begin
    ap_predicate_op206_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd0 == tmp_42_reg_1412) & (1'd1 == tmp_43_reg_1416));
end

always @ (*) begin
    ap_predicate_op208_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd0 == tmp_41_reg_1408) & (1'd1 == tmp_42_reg_1412));
end

always @ (*) begin
    ap_predicate_op210_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd0 == tmp_40_reg_1404) & (1'd1 == tmp_41_reg_1408));
end

always @ (*) begin
    ap_predicate_op212_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd0 == tmp_39_reg_1400) & (1'd1 == tmp_40_reg_1404));
end

always @ (*) begin
    ap_predicate_op214_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd0 == tmp_38_reg_1396) & (1'd1 == tmp_39_reg_1400));
end

always @ (*) begin
    ap_predicate_op216_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd0 == tmp_37_reg_1392) & (1'd1 == tmp_38_reg_1396));
end

always @ (*) begin
    ap_predicate_op218_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd0 == tmp_36_reg_1388) & (1'd1 == tmp_37_reg_1392));
end

always @ (*) begin
    ap_predicate_op220_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd0 == tmp_35_reg_1384) & (1'd1 == tmp_36_reg_1388));
end

always @ (*) begin
    ap_predicate_op222_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd0 == tmp_33_reg_1380) & (1'd1 == tmp_35_reg_1384));
end

always @ (*) begin
    ap_predicate_op224_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd0 == tmp_31_reg_1376) & (1'd1 == tmp_33_reg_1380));
end

always @ (*) begin
    ap_predicate_op226_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd0 == tmp_30_reg_1372) & (1'd1 == tmp_31_reg_1376));
end

always @ (*) begin
    ap_predicate_op228_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd0 == tmp_29_reg_1368) & (1'd1 == tmp_30_reg_1372));
end

always @ (*) begin
    ap_predicate_op230_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd0 == tmp_27_reg_1364) & (1'd1 == tmp_29_reg_1368));
end

always @ (*) begin
    ap_predicate_op232_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd0 == tmp_26_reg_1360) & (1'd1 == tmp_27_reg_1364));
end

always @ (*) begin
    ap_predicate_op243_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (1'd0 == tmp_24_reg_1356) & (1'd1 == tmp_26_reg_1360));
end

always @ (*) begin
    ap_predicate_op254_write_state4 = ((tmp_23_reg_1352 == 1'd0) & (tmp_24_reg_1356 == 1'd1));
end

assign ap_ready = 1'b0;

assign app_buf_addrs_0_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_buf_addrs_1_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_buf_addrs_2_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_file_infos_0_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_file_infos_1_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_file_infos_2_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_free_buf_0_V_din = 1'd0;

assign app_free_buf_1_V_din = 1'd0;

assign app_free_buf_2_V_din = 1'd0;

assign app_input_params_0_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_input_params_1_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign app_input_params_2_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign device_delay_cycle_cnts_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign device_throttle_params_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign empty_n_1_fu_831_p1 = empty_n_nbread_fu_534_p3_0;

assign empty_n_nbread_fu_534_p3_0 = (poke_V_tag_empty_n & poke_V_data_empty_n);

assign grp_fu_813_p4 = {{ap_reg_pp0_iter1_tmp_data_reg_1234[31:3]}};

assign grp_fu_822_p4 = {{ap_reg_pp0_iter1_tmp_tag_4_reg_1229[31:2]}};

assign host_delay_cycle_cnts_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign host_throttle_params_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign icmp3_fu_873_p2 = ((tmp_25_fu_863_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_fu_857_p2 = ((tmp_2_fu_847_p4 == 23'd0) ? 1'b1 : 1'b0);

assign kbuf_addrs_V_din = ap_reg_pp0_iter1_tmp_data_reg_1234;

assign p_cast_cast_fu_1005_p3 = ((tmp_22_fu_999_p2[0:0] === 1'b1) ? 5'd28 : 5'd0);

assign poke_V_data_read = poke_V_tag0_update;

assign poke_V_tag_read = poke_V_tag0_update;

assign preserver_cheat_signals_V_din = 1'd0;

assign req_sector_num_1_fu_1165_p2 = (tmp_28_cast_fu_1162_p1 + 4'd1);

assign req_sector_num_fu_1199_p2 = (tmp_25_cast_fu_1196_p1 + 4'd1);

assign req_sector_off_4_fu_1191_p1 = grp_fu_813_p4;

assign req_sector_off_5_fu_1157_p1 = grp_fu_813_p4;

assign req_tag_1_fu_1180_p2 = ($signed(tmp_29_cast_fu_1176_p1) + $signed(31'd2147483584));

assign req_tag_fu_1214_p2 = ($signed(tmp_26_cast_fu_1210_p1) + $signed(31'd2147483520));

assign reqs_incoming_V_rw1_status = (reqs_incoming_V_sector_off_full_n & reqs_incoming_V_sector_num_full_n & reqs_incoming_V_tag_full_n & reqs_incoming_V_rw_full_n);

assign reqs_incoming_V_rw_write = reqs_incoming_V_rw1_update;

assign reqs_incoming_V_sector_num_write = reqs_incoming_V_rw1_update;

assign reqs_incoming_V_sector_off_write = reqs_incoming_V_rw1_update;

assign reqs_incoming_V_tag_write = reqs_incoming_V_rw1_update;

assign reset_sigs_0_V_din = 1'd0;

assign reset_sigs_1_V_din = 1'd0;

assign reset_sigs_2_V_din = 1'd0;

assign tmp_10_fu_927_p2 = ((poke_V_tag_dout == 32'd72) ? 1'b1 : 1'b0);

assign tmp_11_fu_933_p2 = ((poke_V_tag_dout == 32'd76) ? 1'b1 : 1'b0);

assign tmp_12_fu_939_p2 = ((poke_V_tag_dout == 32'd80) ? 1'b1 : 1'b0);

assign tmp_13_fu_945_p2 = ((poke_V_tag_dout == 32'd84) ? 1'b1 : 1'b0);

assign tmp_14_fu_951_p2 = ((poke_V_tag_dout == 32'd88) ? 1'b1 : 1'b0);

assign tmp_15_fu_957_p2 = ((poke_V_tag_dout == 32'd92) ? 1'b1 : 1'b0);

assign tmp_16_fu_963_p2 = ((poke_V_tag_dout == 32'd96) ? 1'b1 : 1'b0);

assign tmp_17_fu_969_p2 = ((poke_V_tag_dout == 32'd100) ? 1'b1 : 1'b0);

assign tmp_18_fu_975_p2 = ((poke_V_tag_dout == 32'd104) ? 1'b1 : 1'b0);

assign tmp_19_fu_981_p2 = ((poke_V_tag_dout == 32'd108) ? 1'b1 : 1'b0);

assign tmp_20_fu_987_p2 = ((poke_V_tag_dout == 32'd112) ? 1'b1 : 1'b0);

assign tmp_21_fu_993_p2 = ((poke_V_tag_dout == 32'd116) ? 1'b1 : 1'b0);

assign tmp_22_fu_999_p2 = ((poke_V_tag_dout == 32'd120) ? 1'b1 : 1'b0);

assign tmp_23_fu_1013_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_24_fu_1019_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd1) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1196_p1 = ap_reg_pp0_iter1_tmp_reg_1253;

assign tmp_25_fu_863_p4 = {{poke_V_tag_dout[31:8]}};

assign tmp_26_cast_fu_1210_p1 = grp_fu_822_p4;

assign tmp_26_fu_1025_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd2) ? 1'b1 : 1'b0);

assign tmp_27_fu_1031_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd3) ? 1'b1 : 1'b0);

assign tmp_28_cast_fu_1162_p1 = ap_reg_pp0_iter1_tmp_reg_1253;

assign tmp_29_cast_fu_1176_p1 = grp_fu_822_p4;

assign tmp_29_fu_1037_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd4) ? 1'b1 : 1'b0);

assign tmp_2_fu_847_p4 = {{poke_V_tag_dout[31:9]}};

assign tmp_30_fu_1043_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd5) ? 1'b1 : 1'b0);

assign tmp_31_fu_1049_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd6) ? 1'b1 : 1'b0);

assign tmp_33_fu_1055_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd7) ? 1'b1 : 1'b0);

assign tmp_35_fu_1061_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd8) ? 1'b1 : 1'b0);

assign tmp_36_fu_1067_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd14) ? 1'b1 : 1'b0);

assign tmp_37_fu_1073_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd15) ? 1'b1 : 1'b0);

assign tmp_38_fu_1079_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_39_fu_1085_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd17) ? 1'b1 : 1'b0);

assign tmp_3_fu_879_p2 = ((poke_V_tag_dout == 32'd16) ? 1'b1 : 1'b0);

assign tmp_40_fu_1091_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_41_fu_1097_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd19) ? 1'b1 : 1'b0);

assign tmp_42_fu_1103_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd20) ? 1'b1 : 1'b0);

assign tmp_43_fu_1109_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd21) ? 1'b1 : 1'b0);

assign tmp_44_fu_1115_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd22) ? 1'b1 : 1'b0);

assign tmp_45_fu_1121_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd23) ? 1'b1 : 1'b0);

assign tmp_46_fu_1127_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd24) ? 1'b1 : 1'b0);

assign tmp_47_fu_1133_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd25) ? 1'b1 : 1'b0);

assign tmp_48_fu_1139_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd26) ? 1'b1 : 1'b0);

assign tmp_49_fu_1145_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd27) ? 1'b1 : 1'b0);

assign tmp_4_fu_885_p2 = ((poke_V_tag_dout == 32'd20) ? 1'b1 : 1'b0);

assign tmp_50_fu_1151_p2 = ((ap_phi_precharge_reg_pp0_iter1_state_s_reg_714 == 5'd28) ? 1'b1 : 1'b0);

assign tmp_5_fu_891_p2 = ((poke_V_tag_dout == 32'd24) ? 1'b1 : 1'b0);

assign tmp_6_fu_897_p2 = ((poke_V_tag_dout == 32'd28) ? 1'b1 : 1'b0);

assign tmp_7_fu_903_p2 = ((poke_V_tag_dout == 32'd32) ? 1'b1 : 1'b0);

assign tmp_8_fu_909_p2 = ((poke_V_tag_dout == 32'd36) ? 1'b1 : 1'b0);

assign tmp_9_fu_915_p2 = ((poke_V_tag_dout == 32'd64) ? 1'b1 : 1'b0);

assign tmp_fu_843_p1 = poke_V_data_dout[2:0];

assign tmp_s_fu_921_p2 = ((poke_V_tag_dout == 32'd68) ? 1'b1 : 1'b0);

assign tmp_sector_num_1_fu_1205_p1 = req_sector_num_fu_1199_p2;

assign tmp_sector_num_3_fu_1171_p1 = req_sector_num_1_fu_1165_p2;

assign tmp_tag_1_fu_1220_p1 = $signed(req_tag_fu_1214_p2);

assign tmp_tag_3_fu_1186_p1 = $signed(req_tag_1_fu_1180_p2);

endmodule //command_handler
