// Seed: 293376205
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  type_13(
      1, id_4, 1, id_1
  );
endmodule
