/*
 * Copywight (C) 2017  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _nbio_6_1_DEFAUWT_HEADEW
#define _nbio_6_1_DEFAUWT_HEADEW


// addwessBwock: nbio_pcie_pswuscfg0_cfgdecp
#define cfgPSWUSCFG0_VENDOW_ID_DEFAUWT                                            0x00000000
#define cfgPSWUSCFG0_DEVICE_ID_DEFAUWT                                            0x00000000
#define cfgPSWUSCFG0_COMMAND_DEFAUWT                                              0x00000000
#define cfgPSWUSCFG0_STATUS_DEFAUWT                                               0x00000000
#define cfgPSWUSCFG0_WEVISION_ID_DEFAUWT                                          0x00000000
#define cfgPSWUSCFG0_PWOG_INTEWFACE_DEFAUWT                                       0x00000000
#define cfgPSWUSCFG0_SUB_CWASS_DEFAUWT                                            0x00000000
#define cfgPSWUSCFG0_BASE_CWASS_DEFAUWT                                           0x00000000
#define cfgPSWUSCFG0_CACHE_WINE_DEFAUWT                                           0x00000000
#define cfgPSWUSCFG0_WATENCY_DEFAUWT                                              0x00000000
#define cfgPSWUSCFG0_HEADEW_DEFAUWT                                               0x00000000
#define cfgPSWUSCFG0_BIST_DEFAUWT                                                 0x00000000
#define cfgPSWUSCFG0_SUB_BUS_NUMBEW_WATENCY_DEFAUWT                               0x00000000
#define cfgPSWUSCFG0_IO_BASE_WIMIT_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_SECONDAWY_STATUS_DEFAUWT                                     0x00000000
#define cfgPSWUSCFG0_MEM_BASE_WIMIT_DEFAUWT                                       0x00000000
#define cfgPSWUSCFG0_PWEF_BASE_WIMIT_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_PWEF_BASE_UPPEW_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_PWEF_WIMIT_UPPEW_DEFAUWT                                     0x00000000
#define cfgPSWUSCFG0_IO_BASE_WIMIT_HI_DEFAUWT                                     0x00000000
#define cfgPSWUSCFG0_CAP_PTW_DEFAUWT                                              0x00000000
#define cfgPSWUSCFG0_INTEWWUPT_WINE_DEFAUWT                                       0x000000ff
#define cfgPSWUSCFG0_INTEWWUPT_PIN_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_IWQ_BWIDGE_CNTW_DEFAUWT                                      0x00000000
#define cfgEXT_BWIDGE_CNTW_DEFAUWT                                                0x00000000
#define cfgPSWUSCFG0_VENDOW_CAP_WIST_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_ADAPTEW_ID_W_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PMI_CAP_WIST_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PMI_CAP_DEFAUWT                                              0x00000000
#define cfgPSWUSCFG0_PMI_STATUS_CNTW_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_PCIE_CAP_WIST_DEFAUWT                                        0x0000a000
#define cfgPSWUSCFG0_PCIE_CAP_DEFAUWT                                             0x00000002
#define cfgPSWUSCFG0_DEVICE_CAP_DEFAUWT                                           0x00000000
#define cfgPSWUSCFG0_DEVICE_CNTW_DEFAUWT                                          0x00002810
#define cfgPSWUSCFG0_DEVICE_STATUS_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_WINK_CAP_DEFAUWT                                             0x00011c03
#define cfgPSWUSCFG0_WINK_CNTW_DEFAUWT                                            0x00000000
#define cfgPSWUSCFG0_WINK_STATUS_DEFAUWT                                          0x00000001
#define cfgPSWUSCFG0_DEVICE_CAP2_DEFAUWT                                          0x00000000
#define cfgPSWUSCFG0_DEVICE_CNTW2_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_DEVICE_STATUS2_DEFAUWT                                       0x00000000
#define cfgPSWUSCFG0_WINK_CAP2_DEFAUWT                                            0x0000000e
#define cfgPSWUSCFG0_WINK_CNTW2_DEFAUWT                                           0x00000003
#define cfgPSWUSCFG0_WINK_STATUS2_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_MSI_CAP_WIST_DEFAUWT                                         0x0000c000
#define cfgPSWUSCFG0_MSI_MSG_CNTW_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_MSI_MSG_ADDW_WO_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_MSI_MSG_ADDW_HI_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_MSI_MSG_DATA_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_MSI_MSG_DATA_64_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_SSID_CAP_WIST_DEFAUWT                                        0x0000c800
#define cfgPSWUSCFG0_SSID_CAP_DEFAUWT                                             0x00000000
#define cfgMSI_MAP_CAP_WIST_DEFAUWT                                               0x00000000
#define cfgMSI_MAP_CAP_DEFAUWT                                                    0x00000000
#define cfgMSI_MAP_ADDW_WO_DEFAUWT                                                0x00000000
#define cfgMSI_MAP_ADDW_HI_DEFAUWT                                                0x00000000
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT                    0x11000000
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                             0x00000000
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_VC_ENH_CAP_WIST_DEFAUWT                                 0x14000000
#define cfgPSWUSCFG0_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_POWT_VC_CNTW_DEFAUWT                                    0x00000000
#define cfgPSWUSCFG0_PCIE_POWT_VC_STATUS_DEFAUWT                                  0x00000000
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                               0x000000fe
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                             0x00000002
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                               0x00000000
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                             0x00000002
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT                     0x15000000
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                              0x00000000
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                              0x00000000
#define cfgPSWUSCFG0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT                        0x27020000
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                               0x00000000
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                                 0x00400000
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                             0x00440010
#define cfgPSWUSCFG0_PCIE_COWW_EWW_STATUS_DEFAUWT                                 0x00000000
#define cfgPSWUSCFG0_PCIE_COWW_EWW_MASK_DEFAUWT                                   0x00006000
#define cfgPSWUSCFG0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                                0x00000000
#define cfgPSWUSCFG0_PCIE_HDW_WOG0_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_HDW_WOG1_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_HDW_WOG2_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_HDW_WOG3_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                                 0x00000000
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                                 0x00000000
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                                 0x00000000
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                                 0x00000000
#define cfgPSWUSCFG0_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                          0x2a000000
#define cfgPSWUSCFG0_PCIE_WINK_CNTW3_DEFAUWT                                      0x00000000
#define cfgPSWUSCFG0_PCIE_WANE_EWWOW_STATUS_DEFAUWT                               0x00000000
#define cfgPSWUSCFG0_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT                        0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT                       0x00007f7f
#define cfgPSWUSCFG0_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                                0x2f000000
#define cfgPSWUSCFG0_PCIE_ACS_CAP_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_ACS_CNTW_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_MC_ENH_CAP_WIST_DEFAUWT                                 0x32000000
#define cfgPSWUSCFG0_PCIE_MC_CAP_DEFAUWT                                          0x00000000
#define cfgPSWUSCFG0_PCIE_MC_CNTW_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_MC_ADDW0_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_MC_ADDW1_DEFAUWT                                        0x00000000
#define cfgPSWUSCFG0_PCIE_MC_WCV0_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_MC_WCV1_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_AWW0_DEFAUWT                                   0x00000000
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_AWW1_DEFAUWT                                   0x00000000
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_UNTWANSWATED_0_DEFAUWT                         0x00000000
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_UNTWANSWATED_1_DEFAUWT                         0x00000000
#define cfgPCIE_MC_OVEWWAY_BAW0_DEFAUWT                                           0x00000000
#define cfgPCIE_MC_OVEWWAY_BAW1_DEFAUWT                                           0x00000000
#define cfgPSWUSCFG0_PCIE_WTW_ENH_CAP_WIST_DEFAUWT                                0x32800000
#define cfgPSWUSCFG0_PCIE_WTW_CAP_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                                0x38000000
#define cfgPSWUSCFG0_PCIE_AWI_CAP_DEFAUWT                                         0x00000000
#define cfgPSWUSCFG0_PCIE_AWI_CNTW_DEFAUWT                                        0x00000000
#define cfgPCIE_W1_PM_SUB_CAP_WIST_DEFAUWT                                        0x00000000
#define cfgPCIE_W1_PM_SUB_CAP_DEFAUWT                                             0x00000000
#define cfgPCIE_W1_PM_SUB_CNTW_DEFAUWT                                            0x00000000
#define cfgPCIE_W1_PM_SUB_CNTW2_DEFAUWT                                           0x00000028
#define cfgPCIE_ESM_CAP_WIST_DEFAUWT                                              0x00000000
#define cfgPCIE_ESM_HEADEW_1_DEFAUWT                                              0x00000000
#define cfgPCIE_ESM_HEADEW_2_DEFAUWT                                              0x00000000
#define cfgPCIE_ESM_STATUS_DEFAUWT                                                0x00000000
#define cfgPCIE_ESM_CTWW_DEFAUWT                                                  0x00000000
#define cfgPCIE_ESM_CAP_1_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_2_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_3_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_4_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_5_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_6_DEFAUWT                                                 0x00000000
#define cfgPCIE_ESM_CAP_7_DEFAUWT                                                 0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_0_VENDOW_ID_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_ID_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_COMMAND_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_STATUS_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WEVISION_ID_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PWOG_INTEWFACE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_SUB_CWASS_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_CWASS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_CACHE_WINE_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WATENCY_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_HEADEW_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BIST_DEFAUWT                                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_1_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_3_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_4_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_5_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_6_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTEW_ID_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WOM_BASE_ADDW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_CAP_PTW_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_INTEWWUPT_WINE_DEFAUWT                             0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_0_INTEWWUPT_PIN_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MIN_GWANT_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MAX_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_VENDOW_CAP_WIST_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTEW_ID_W_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP_WIST_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTW_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP_WIST_DEFAUWT                              0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP_DEFAUWT                                   0x00000002
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP_DEFAUWT                                 0x10000000
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTW_DEFAUWT                                0x00002810
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CAP_DEFAUWT                                   0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CNTW_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_STATUS_DEFAUWT                                0x00000001
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTW2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CAP2_DEFAUWT                                  0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CNTW2_DEFAUWT                                 0x00000003
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_STATUS2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_CAP2_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_CNTW2_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_STATUS2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_CAP_WIST_DEFAUWT                               0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTW_DEFAUWT                               0x00000080
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDW_WO_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDW_HI_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK_64_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_CAP_WIST_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_TABWE_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_PBA_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT          0x11000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_WIST_DEFAUWT                       0x14000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_STATUS_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                     0x000000fe
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT           0x15000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT              0x20020000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                   0x00440010
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_COWW_EWW_STATUS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_COWW_EWW_MASK_DEFAUWT                         0x00002000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG0_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG1_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG3_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW_ENH_CAP_WIST_DEFAUWT                      0x24000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW1_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW1_CNTW_DEFAUWT                             0x00000020
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW2_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW2_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW3_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW3_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW4_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW4_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW5_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW5_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW6_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW6_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_ENH_CAP_WIST_DEFAUWT               0x25000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_DATA_SEWECT_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_DATA_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_CAP_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_WIST_DEFAUWT                      0x27000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_WATENCY_INDICATOW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS_DEFAUWT                            0x00000100
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                0x2a010019
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WINK_CNTW3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_EWWOW_STATUS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                      0x2b000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                      0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_ENH_CAP_WIST_DEFAUWT                 0x2d000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_STATUS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY_DEFAUWT            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_WEQ_AWWOC_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_WIST_DEFAUWT                    0x2e000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTW_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_ENH_CAP_WIST_DEFAUWT                 0x2f000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_WIST_DEFAUWT                       0x32000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDW0_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDW1_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_WCV0_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_WCV1_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_AWW0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_AWW1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_UNTWANSWATED_0_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_UNTWANSWATED_1_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WTW_ENH_CAP_WIST_DEFAUWT                      0x32800000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WTW_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                      0x33000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_ENH_CAP_WIST_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_CAP_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_CONTWOW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_INITIAW_VFS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_TOTAW_VFS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_NUM_VFS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_FUNC_DEP_WINK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_FIWST_VF_OFFSET_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_STWIDE_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_DEVICE_ID_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE_DEFAUWT             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_SYSTEM_PAGE_SIZE_DEFAUWT                0x00000001
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_4_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_5_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV_DEFAUWT   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_DEFAUWT            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB_DEFAUWT   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8_DEFAUWT 0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf1_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF1_0_VENDOW_ID_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_ID_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_COMMAND_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_STATUS_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WEVISION_ID_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PWOG_INTEWFACE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_SUB_CWASS_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_CWASS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_CACHE_WINE_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WATENCY_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_HEADEW_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BIST_DEFAUWT                                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_1_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_3_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_4_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_5_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_6_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTEW_ID_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WOM_BASE_ADDW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_CAP_PTW_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_INTEWWUPT_WINE_DEFAUWT                             0x000000ff
#define cfgBIF_CFG_DEV0_EPF1_0_INTEWWUPT_PIN_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MIN_GWANT_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MAX_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_VENDOW_CAP_WIST_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTEW_ID_W_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_WIST_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTW_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_WIST_DEFAUWT                              0x0000a000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_DEFAUWT                                   0x00000002
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP_DEFAUWT                                 0x10000000
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTW_DEFAUWT                                0x00002810
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CAP_DEFAUWT                                   0x00011c03
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CNTW_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_STATUS_DEFAUWT                                0x00000001
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTW2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CAP2_DEFAUWT                                  0x0000000e
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CNTW2_DEFAUWT                                 0x00000003
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_STATUS2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_CAP2_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_CNTW2_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_STATUS2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_CAP_WIST_DEFAUWT                               0x0000c000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTW_DEFAUWT                               0x00000080
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDW_WO_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDW_HI_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_64_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_CAP_WIST_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_TABWE_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_PBA_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT          0x11000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC_ENH_CAP_WIST_DEFAUWT                       0x14000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_STATUS_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                     0x000000fe
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT           0x15000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT              0x20020000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                   0x00440010
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_COWW_EWW_STATUS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_COWW_EWW_MASK_DEFAUWT                         0x00002000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG0_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG1_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG3_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW_ENH_CAP_WIST_DEFAUWT                      0x24000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW1_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW1_CNTW_DEFAUWT                             0x00000020
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW2_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW2_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW3_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW3_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW4_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW4_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW5_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW5_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW6_CAP_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW6_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_ENH_CAP_WIST_DEFAUWT               0x25000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_DATA_SEWECT_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_DATA_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_CAP_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_WIST_DEFAUWT                      0x27000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_WATENCY_INDICATOW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS_DEFAUWT                            0x00000100
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                0x2a010019
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WINK_CNTW3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_EWWOW_STATUS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                      0x2b000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                      0x2c000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_ENH_CAP_WIST_DEFAUWT                 0x2d000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_STATUS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY_DEFAUWT            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_WEQ_AWWOC_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_WIST_DEFAUWT                    0x2e000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTW_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_ENH_CAP_WIST_DEFAUWT                 0x2f000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_WIST_DEFAUWT                       0x32000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDW0_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDW1_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_WCV0_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_WCV1_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_AWW0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_AWW1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_UNTWANSWATED_0_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_UNTWANSWATED_1_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WTW_ENH_CAP_WIST_DEFAUWT                      0x32800000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WTW_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                      0x33000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_CAP_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_ENH_CAP_WIST_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_CAP_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_CONTWOW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_INITIAW_VFS_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_TOTAW_VFS_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_NUM_VFS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_FUNC_DEP_WINK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_FIWST_VF_OFFSET_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_STWIDE_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_DEVICE_ID_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE_DEFAUWT             0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_SYSTEM_PAGE_SIZE_DEFAUWT                0x00000001
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_4_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_5_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV_DEFAUWT   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_DEFAUWT            0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB_DEFAUWT   0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB_DEFAUWT     0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB_DEFAUWT    0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7_DEFAUWT 0x00000000
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8_DEFAUWT 0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_swds_bifcfgdecp
#define cfgBIF_CFG_DEV0_SWDS0_VENDOW_ID_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_ID_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_COMMAND_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_STATUS_DEFAUWT                                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_WEVISION_ID_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PWOG_INTEWFACE_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SUB_CWASS_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_BASE_CWASS_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_CACHE_WINE_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_WATENCY_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_HEADEW_DEFAUWT                                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_BIST_DEFAUWT                                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_BASE_ADDW_1_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SUB_BUS_NUMBEW_WATENCY_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_WIMIT_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SECONDAWY_STATUS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_MEM_BASE_WIMIT_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_BASE_WIMIT_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_BASE_UPPEW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_WIMIT_UPPEW_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_WIMIT_HI_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_CAP_PTW_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_INTEWWUPT_WINE_DEFAUWT                              0x000000ff
#define cfgBIF_CFG_DEV0_SWDS0_INTEWWUPT_PIN_DEFAUWT                               0x00000001
#define cfgBIF_CFG_DEV0_SWDS0_IWQ_BWIDGE_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP_WIST_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP_DEFAUWT                                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PMI_STATUS_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP_WIST_DEFAUWT                               0x0000a000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP_DEFAUWT                                    0x00000062
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTW_DEFAUWT                                 0x00002810
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CAP_DEFAUWT                                    0x00011c03
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CNTW_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_WINK_STATUS_DEFAUWT                                 0x00002001
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CAP_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CNTW_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP2_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTW2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CAP2_DEFAUWT                                   0x0000000e
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CNTW2_DEFAUWT                                  0x00000003
#define cfgBIF_CFG_DEV0_SWDS0_WINK_STATUS2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CAP2_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CNTW2_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_STATUS2_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_MSI_CAP_WIST_DEFAUWT                                0x0000c000
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_CNTW_DEFAUWT                                0x00000080
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDW_WO_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDW_HI_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA_64_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP_WIST_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP_DEFAUWT                                    0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT           0x11000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC_ENH_CAP_WIST_DEFAUWT                        0x14000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CNTW_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                      0x000000fe
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                    0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT            0x15000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                     0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT               0x20020000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                    0x00440010
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_COWW_EWW_STATUS_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_COWW_EWW_MASK_DEFAUWT                          0x00002000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG0_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG1_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG2_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG3_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                 0x2a000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WINK_CNTW3_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_EWWOW_STATUS_DEFAUWT                      0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                       0x2f000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CAP_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CNTW_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf0_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf1_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf2_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf3_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf4_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf5_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf6_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf7_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf8_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf9_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_VENDOW_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_ID_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_COMMAND_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_STATUS_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WEVISION_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SUB_CWASS_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CACHE_WINE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WATENCY_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_HEADEW_DEFAUWT                                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BIST_DEFAUWT                                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_1_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_3_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_4_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_5_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_6_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_ADAPTEW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CAP_PTW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP_DEFAUWT                               0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP_DEFAUWT                             0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTW_DEFAUWT                            0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CAP_DEFAUWT                               0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CNTW_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_STATUS_DEFAUWT                            0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CAP2_DEFAUWT                              0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CNTW2_DEFAUWT                             0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_CAP2_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_CNTW2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_STATUS2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK_64_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING_64_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_TABWE_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_PBA_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf10_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf11_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf12_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf13_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf14_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf15_bifcfgdecp
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_VENDOW_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_ID_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_COMMAND_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_STATUS_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WEVISION_ID_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SUB_CWASS_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_CWASS_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CACHE_WINE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WATENCY_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_HEADEW_DEFAUWT                                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BIST_DEFAUWT                                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_1_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_3_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_4_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_5_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_6_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_ADAPTEW_ID_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CAP_PTW_DEFAUWT                               0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP_DEFAUWT                              0x00000002
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP_DEFAUWT                            0x10000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTW_DEFAUWT                           0x00002810
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CAP_DEFAUWT                              0x00011c03
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CNTW_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_STATUS_DEFAUWT                           0x00000001
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP2_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CAP2_DEFAUWT                             0x0000000e
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CNTW2_DEFAUWT                            0x00000003
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_CAP2_DEFAUWT                             0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_CNTW2_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_STATUS2_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK_64_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING_DEFAUWT                           0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING_64_DEFAUWT                        0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_TABWE_DEFAUWT                            0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_PBA_DEFAUWT                              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_SYSPFVFDEC[0..767]
#define mmMM_INDEX_DEFAUWT                                                       0x00000000
#define mmMM_DATA_DEFAUWT                                                        0x00000000
#define mmMM_INDEX_HI_DEFAUWT                                                    0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_SYSDEC[0..767]
#define mmSYSHUB_INDEX_OVWP_DEFAUWT                                              0x00000000
#define mmSYSHUB_DATA_OVWP_DEFAUWT                                               0x00000000
#define mmPCIE_INDEX_DEFAUWT                                                     0x00000000
#define mmPCIE_DATA_DEFAUWT                                                      0x00000000
#define mmPCIE_INDEX2_DEFAUWT                                                    0x00000000
#define mmPCIE_DATA2_DEFAUWT                                                     0x00000000
#define mmSBIOS_SCWATCH_0_DEFAUWT                                                0x00000000
#define mmSBIOS_SCWATCH_1_DEFAUWT                                                0x00000000
#define mmSBIOS_SCWATCH_2_DEFAUWT                                                0x00000000
#define mmSBIOS_SCWATCH_3_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_0_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_1_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_2_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_3_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_4_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_5_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_6_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_7_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_8_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_9_DEFAUWT                                                 0x00000000
#define mmBIOS_SCWATCH_10_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_11_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_12_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_13_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_14_DEFAUWT                                                0x00000000
#define mmBIOS_SCWATCH_15_DEFAUWT                                                0x00000000
#define mmBIF_WWC_INTW_CNTW_DEFAUWT                                              0x00000000
#define mmBIF_VCE_INTW_CNTW_DEFAUWT                                              0x00000000
#define mmBIF_UVD_INTW_CNTW_DEFAUWT                                              0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW0_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW0_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW1_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW1_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW2_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW2_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW3_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW3_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW4_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW4_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW5_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW5_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW6_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW6_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_ADDW7_DEFAUWT                                          0x00000000
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW7_DEFAUWT                                    0x00000000
#define mmGFX_MMIOWEG_CAM_CNTW_DEFAUWT                                           0x00000000
#define mmGFX_MMIOWEG_CAM_ZEWO_CPW_DEFAUWT                                       0x00000000
#define mmGFX_MMIOWEG_CAM_ONE_CPW_DEFAUWT                                        0x00000000
#define mmGFX_MMIOWEG_CAM_PWOGWAMMABWE_CPW_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_syshub_mmweg_ind_syshubdec[32..39]
#define mmSYSHUB_INDEX_DEFAUWT                                                   0x00000000
#define mmSYSHUB_DATA_DEFAUWT                                                    0x00000000


// addwessBwock: nbio_nbif_wcc_stwap_BIFDEC1[13440..14975]
#define mmWCC_DEV0_EPF0_STWAP0_DEFAUWT                                           0x30000000


// addwessBwock: nbio_nbif_wcc_ep_dev0_BIFDEC1[13440..14975]
#define mmEP_PCIE_SCWATCH_DEFAUWT                                                0x00000000
#define mmEP_PCIE_CNTW_DEFAUWT                                                   0x00000100
#define mmEP_PCIE_INT_CNTW_DEFAUWT                                               0x00000000
#define mmEP_PCIE_INT_STATUS_DEFAUWT                                             0x00000000
#define mmEP_PCIE_WX_CNTW2_DEFAUWT                                               0x00000000
#define mmEP_PCIE_BUS_CNTW_DEFAUWT                                               0x00000080
#define mmEP_PCIE_CFG_CNTW_DEFAUWT                                               0x00000000
#define mmEP_PCIE_TX_WTW_CNTW_DEFAUWT                                            0x00007468
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT                               0x000000fa
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT                               0x000000c8
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT                               0x00000096
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT                               0x00000064
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT                               0x0000004b
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT                               0x00000032
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT                               0x00000019
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT                               0x0000000a
#define mmEP_PCIE_F0_DPA_CAP_DEFAUWT                                             0x190a1000
#define mmEP_PCIE_F0_DPA_WATENCY_INDICATOW_DEFAUWT                               0x000000f0
#define mmEP_PCIE_F0_DPA_CNTW_DEFAUWT                                            0x00000100
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT                               0x000000fa
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT                               0x000000c8
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT                               0x00000096
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT                               0x00000064
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT                               0x0000004b
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT                               0x00000032
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT                               0x00000019
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT                               0x0000000a
#define mmEP_PCIE_PME_CONTWOW_DEFAUWT                                            0x00000000
#define mmEP_PCIEP_WESEWVED_DEFAUWT                                              0x00000000
#define mmEP_PCIE_TX_CNTW_DEFAUWT                                                0x00000000
#define mmEP_PCIE_TX_WEQUESTEW_ID_DEFAUWT                                        0x00000000
#define mmEP_PCIE_EWW_CNTW_DEFAUWT                                               0x00000500
#define mmEP_PCIE_WX_CNTW_DEFAUWT                                                0x01000000
#define mmEP_PCIE_WC_SPEED_CNTW_DEFAUWT                                          0x00000000


// addwessBwock: nbio_nbif_wcc_dwn_dev0_BIFDEC1[13440..14975]
#define mmDN_PCIE_WESEWVED_DEFAUWT                                               0x00000000
#define mmDN_PCIE_SCWATCH_DEFAUWT                                                0x00000000
#define mmDN_PCIE_CNTW_DEFAUWT                                                   0x00000000
#define mmDN_PCIE_CONFIG_CNTW_DEFAUWT                                            0x00000000
#define mmDN_PCIE_WX_CNTW2_DEFAUWT                                               0x00000000
#define mmDN_PCIE_BUS_CNTW_DEFAUWT                                               0x00000080
#define mmDN_PCIE_CFG_CNTW_DEFAUWT                                               0x00000000


// addwessBwock: nbio_nbif_wcc_dwnp_dev0_BIFDEC1[13440..14975]
#define mmPCIE_EWW_CNTW_DEFAUWT                                                  0x00000500
#define mmPCIE_WX_CNTW_DEFAUWT                                                   0x00000000
#define mmPCIE_WC_SPEED_CNTW_DEFAUWT                                             0x00000000
#define mmPCIE_WC_CNTW2_DEFAUWT                                                  0x00000000
#define mmPCIEP_STWAP_MISC_DEFAUWT                                               0x00000000
#define mmWTW_MSG_INFO_FWOM_EP_DEFAUWT                                           0x00000000


// addwessBwock: nbio_nbif_wcc_pf_0_BIFPFVFDEC1[13440..14975]
#define mmWCC_PF_0_0_WCC_EWW_WOG_DEFAUWT                                         0x00000000
#define mmWCC_PF_0_0_WCC_DOOWBEWW_APEW_EN_DEFAUWT                                0x00000000
#define mmWCC_PF_0_0_WCC_CONFIG_MEMSIZE_DEFAUWT                                  0x00000000
#define mmWCC_PF_0_0_WCC_CONFIG_WESEWVED_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_0_WCC_IOV_FUNC_IDENTIFIEW_DEFAUWT                             0x00000000


// addwessBwock: nbio_nbif_wcc_pf_0_BIFDEC1[13440..14975]
#define mmWCC_EWW_INT_CNTW_DEFAUWT                                               0x00000000
#define mmWCC_BACO_CNTW_MISC_DEFAUWT                                             0x00000000
#define mmWCC_WESET_EN_DEFAUWT                                                   0x00008000
#define mmWCC_VDM_SUPPOWT_DEFAUWT                                                0x00000000
#define mmWCC_PEEW_WEG_WANGE0_DEFAUWT                                            0xffff0000
#define mmWCC_PEEW_WEG_WANGE1_DEFAUWT                                            0xffff0000
#define mmWCC_BUS_CNTW_DEFAUWT                                                   0x00000000
#define mmWCC_CONFIG_CNTW_DEFAUWT                                                0x00000000
#define mmWCC_CONFIG_F0_BASE_DEFAUWT                                             0x00000000
#define mmWCC_CONFIG_APEW_SIZE_DEFAUWT                                           0x00000000
#define mmWCC_CONFIG_WEG_APEW_SIZE_DEFAUWT                                       0x00000000
#define mmWCC_XDMA_WO_DEFAUWT                                                    0x00000000
#define mmWCC_XDMA_HI_DEFAUWT                                                    0x00000000
#define mmWCC_FEATUWES_CONTWOW_MISC_DEFAUWT                                      0x00000000
#define mmWCC_BUSNUM_CNTW1_DEFAUWT                                               0x00000000
#define mmWCC_BUSNUM_WIST0_DEFAUWT                                               0x00000000
#define mmWCC_BUSNUM_WIST1_DEFAUWT                                               0x00000000
#define mmWCC_BUSNUM_CNTW2_DEFAUWT                                               0x00000000
#define mmWCC_CAPTUWE_HOST_BUSNUM_DEFAUWT                                        0x00000000
#define mmWCC_HOST_BUSNUM_DEFAUWT                                                0x00000000
#define mmWCC_PEEW0_FB_OFFSET_HI_DEFAUWT                                         0x00000000
#define mmWCC_PEEW0_FB_OFFSET_WO_DEFAUWT                                         0x00000000
#define mmWCC_PEEW1_FB_OFFSET_HI_DEFAUWT                                         0x00000000
#define mmWCC_PEEW1_FB_OFFSET_WO_DEFAUWT                                         0x00000000
#define mmWCC_PEEW2_FB_OFFSET_HI_DEFAUWT                                         0x00000000
#define mmWCC_PEEW2_FB_OFFSET_WO_DEFAUWT                                         0x00000000
#define mmWCC_PEEW3_FB_OFFSET_HI_DEFAUWT                                         0x00000000
#define mmWCC_PEEW3_FB_OFFSET_WO_DEFAUWT                                         0x00000000
#define mmWCC_CMN_WINK_CNTW_DEFAUWT                                              0x00400000
#define mmWCC_EP_WEQUESTEWID_WESTOWE_DEFAUWT                                     0x00000000
#define mmWCC_WTW_WSWITCH_CNTW_DEFAUWT                                           0x00000000
#define mmWCC_MH_AWB_CNTW_DEFAUWT                                                0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_BIFDEC1[13440..14975]
#define mmBIF_MM_INDACCESS_CNTW_DEFAUWT                                          0x00000000
#define mmBUS_CNTW_DEFAUWT                                                       0x00000000
#define mmBIF_SCWATCH0_DEFAUWT                                                   0x00000000
#define mmBIF_SCWATCH1_DEFAUWT                                                   0x00000000
#define mmBX_WESET_EN_DEFAUWT                                                    0x00010003
#define mmMM_CFGWEGS_CNTW_DEFAUWT                                                0x00000000
#define mmBX_WESET_CNTW_DEFAUWT                                                  0x00000000
#define mmINTEWWUPT_CNTW_DEFAUWT                                                 0x00000000
#define mmINTEWWUPT_CNTW2_DEFAUWT                                                0x00000000
#define mmCWKWEQB_PAD_CNTW_DEFAUWT                                               0x000008e0
#define mmBIF_FEATUWES_CONTWOW_MISC_DEFAUWT                                      0x00000000
#define mmBIF_DOOWBEWW_CNTW_DEFAUWT                                              0x00000000
#define mmBIF_DOOWBEWW_INT_CNTW_DEFAUWT                                          0x00000000
#define mmBIF_FB_EN_DEFAUWT                                                      0x00000000
#define mmBIF_BUSY_DEWAY_CNTW_DEFAUWT                                            0x0000003f
#define mmBIF_MST_TWANS_PENDING_VF_DEFAUWT                                       0x00000000
#define mmBIF_SWV_TWANS_PENDING_VF_DEFAUWT                                       0x00000000
#define mmBACO_CNTW_DEFAUWT                                                      0x00000000
#define mmBIF_BACO_EXIT_TIME0_DEFAUWT                                            0x00000100
#define mmBIF_BACO_EXIT_TIMEW1_DEFAUWT                                           0x00000200
#define mmBIF_BACO_EXIT_TIMEW2_DEFAUWT                                           0x00000300
#define mmBIF_BACO_EXIT_TIMEW3_DEFAUWT                                           0x00000500
#define mmBIF_BACO_EXIT_TIMEW4_DEFAUWT                                           0x00000400
#define mmMEM_TYPE_CNTW_DEFAUWT                                                  0x00000000
#define mmSMU_BIF_VDDGFX_PWW_STATUS_DEFAUWT                                      0x00000000
#define mmBIF_VDDGFX_GFX0_WOWEW_DEFAUWT                                          0xc0008000
#define mmBIF_VDDGFX_GFX0_UPPEW_DEFAUWT                                          0x0000cffc
#define mmBIF_VDDGFX_GFX1_WOWEW_DEFAUWT                                          0xc0028000
#define mmBIF_VDDGFX_GFX1_UPPEW_DEFAUWT                                          0x00031ffc
#define mmBIF_VDDGFX_GFX2_WOWEW_DEFAUWT                                          0xc0034000
#define mmBIF_VDDGFX_GFX2_UPPEW_DEFAUWT                                          0x00037ffc
#define mmBIF_VDDGFX_GFX3_WOWEW_DEFAUWT                                          0xc003c000
#define mmBIF_VDDGFX_GFX3_UPPEW_DEFAUWT                                          0x0003e1fc
#define mmBIF_VDDGFX_GFX4_WOWEW_DEFAUWT                                          0xc003ec00
#define mmBIF_VDDGFX_GFX4_UPPEW_DEFAUWT                                          0x0003f1fc
#define mmBIF_VDDGFX_GFX5_WOWEW_DEFAUWT                                          0xc003fc00
#define mmBIF_VDDGFX_GFX5_UPPEW_DEFAUWT                                          0x0003fffc
#define mmBIF_VDDGFX_WSV1_WOWEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV1_UPPEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV2_WOWEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV2_UPPEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV3_WOWEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV3_UPPEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV4_WOWEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_WSV4_UPPEW_DEFAUWT                                          0x00000000
#define mmBIF_VDDGFX_FB_CMP_DEFAUWT                                              0x00000000
#define mmBIF_DOOWBEWW_GBWAPEW1_WOWEW_DEFAUWT                                    0x80000780
#define mmBIF_DOOWBEWW_GBWAPEW1_UPPEW_DEFAUWT                                    0x000007fc
#define mmBIF_DOOWBEWW_GBWAPEW2_WOWEW_DEFAUWT                                    0x80000800
#define mmBIF_DOOWBEWW_GBWAPEW2_UPPEW_DEFAUWT                                    0x0000087c
#define mmWEMAP_HDP_MEM_FWUSH_CNTW_DEFAUWT                                       0x0000385c
#define mmWEMAP_HDP_WEG_FWUSH_CNTW_DEFAUWT                                       0x00003858
#define mmBIF_WB_CNTW_DEFAUWT                                                    0x00000000
#define mmBIF_WB_BASE_DEFAUWT                                                    0x00000000
#define mmBIF_WB_WPTW_DEFAUWT                                                    0x00000000
#define mmBIF_WB_WPTW_DEFAUWT                                                    0x00000000
#define mmBIF_WB_WPTW_ADDW_HI_DEFAUWT                                            0x00000000
#define mmBIF_WB_WPTW_ADDW_WO_DEFAUWT                                            0x00000000
#define mmMAIWBOX_INDEX_DEFAUWT                                                  0x00000000
#define mmBIF_UVD_GPUIOV_CFG_SIZE_DEFAUWT                                        0x00000008
#define mmBIF_VCE_GPUIOV_CFG_SIZE_DEFAUWT                                        0x00000008
#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE_DEFAUWT                                   0x00000008
#define mmBIF_PEWSTB_PAD_CNTW_DEFAUWT                                            0x000000c0
#define mmBIF_PX_EN_PAD_CNTW_DEFAUWT                                             0x00000031
#define mmBIF_WEFPADKIN_PAD_CNTW_DEFAUWT                                         0x00000007
#define mmBIF_CWKWEQB_PAD_CNTW_DEFAUWT                                           0x00600100


// addwessBwock: nbio_nbif_bif_bx_pf_BIFPFVFDEC1
#define mmBIF_BX_PF0_BIF_BME_STATUS_DEFAUWT                                      0x00000000
#define mmBIF_BX_PF0_BIF_ATOMIC_EWW_WOG_DEFAUWT                                  0x00000000
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT                0x00000000
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT                 0x00000000
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT                     0x00000100
#define mmBIF_BX_PF0_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT                        0x00000000
#define mmBIF_BX_PF0_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT                        0x00000000
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_WEQ_DEFAUWT                                   0x00000000
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_DONE_DEFAUWT                                  0x00000000
#define mmBIF_BX_PF0_BIF_TWANS_PENDING_DEFAUWT                                   0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                              0x00000000
#define mmBIF_BX_PF0_MAIWBOX_CONTWOW_DEFAUWT                                     0x00000000
#define mmBIF_BX_PF0_MAIWBOX_INT_CNTW_DEFAUWT                                    0x00000000
#define mmBIF_BX_PF0_BIF_VMHV_MAIWBOX_DEFAUWT                                    0x00000000


// addwessBwock: nbio_nbif_gdc_GDCDEC[14976..15487]
#define mmNGDC_SDP_POWT_CTWW_DEFAUWT                                             0x0000000f
#define mmSHUB_WEGS_IF_CTW_DEFAUWT                                               0x00000000
#define mmNGDC_WESEWVED_0_DEFAUWT                                                0x00000000
#define mmNGDC_WESEWVED_1_DEFAUWT                                                0x00000000
#define mmNGDC_SDP_POWT_CTWW_SOCCWK_DEFAUWT                                      0x0000000f
#define mmBIF_SDMA0_DOOWBEWW_WANGE_DEFAUWT                                       0x00000000
#define mmBIF_SDMA1_DOOWBEWW_WANGE_DEFAUWT                                       0x00000000
#define mmBIF_IH_DOOWBEWW_WANGE_DEFAUWT                                          0x00000000
#define mmBIF_MMSCH0_DOOWBEWW_WANGE_DEFAUWT                                      0x00000000
#define mmBIF_DOOWBEWW_FENCE_CNTW_DEFAUWT                                        0x00000000
#define mmS2A_MISC_CNTW_DEFAUWT                                                  0x00000000


// addwessBwock: nbio_nbif_wcc_pf_0_BIFDEC2
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_WO_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_HI_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT0_MSG_DATA_DEFAUWT                                0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT0_CONTWOW_DEFAUWT                                 0x00000001
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_WO_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_HI_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT1_MSG_DATA_DEFAUWT                                0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT1_CONTWOW_DEFAUWT                                 0x00000001
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_WO_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_HI_DEFAUWT                                 0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT2_MSG_DATA_DEFAUWT                                0x00000000
#define mmWCC_PF_0_GFXMSIX_VECT2_CONTWOW_DEFAUWT                                 0x00000001
#define mmWCC_PF_0_GFXMSIX_PBA_DEFAUWT                                           0x00000000


// addwessBwock: nbio_nbif_gdc_GDCDEC
#define smnGDC1_NGDC_SDP_POWT_CTWW_DEFAUWT                                        0x0000000f
#define smnGDC1_SHUB_WEGS_IF_CTW_DEFAUWT                                          0x00000000
#define smnGDC1_NGDC_WESEWVED_0_DEFAUWT                                           0x00000000
#define smnGDC1_NGDC_WESEWVED_1_DEFAUWT                                           0x00000000
#define smnGDC1_NGDC_SDP_POWT_CTWW_SOCCWK_DEFAUWT                                 0x0000000f
#define smnGDC1_BIF_SDMA0_DOOWBEWW_WANGE_DEFAUWT                                  0x00000000
#define smnGDC1_BIF_SDMA1_DOOWBEWW_WANGE_DEFAUWT                                  0x00000000
#define smnGDC1_BIF_IH_DOOWBEWW_WANGE_DEFAUWT                                     0x00000000
#define smnGDC1_BIF_MMSCH0_DOOWBEWW_WANGE_DEFAUWT                                 0x00000000
#define smnGDC1_BIF_DOOWBEWW_FENCE_CNTW_DEFAUWT                                   0x00000000
#define smnGDC1_S2A_MISC_CNTW_DEFAUWT                                             0x00000000


// addwessBwock: nbio_nbif_syshub_mmweg_diwect_syshubdiwect
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_DS_CTWW_SOCCWK_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_DS_CTWW2_SOCCWK_DEFAUWT                     0x00000100
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCWK_DEFAUWT   0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCWK_DEFAUWT      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_SYSHUB_QOS_CNTW_DEFAUWT               0x0000001e
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW1_SYSHUB_QOS_CNTW_DEFAUWT               0x0000001e
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW0_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW1_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW2_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW3_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW4_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW0_CW5_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW1_CW0_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK0_SW2_CW0_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW0_CW0_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW0_CW1_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW0_CW2_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW1_CW0_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW1_CW1_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW1_CW2_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW1_CW3_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_HST_CWK0_SW1_CW4_CNTW_DEFAUWT                      0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_CG_CNTW_DEFAUWT                             0x00082000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_TWANS_IDWE_DEFAUWT                          0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_HP_TIMEW_DEFAUWT                            0x00000100
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_MGCG_CTWW_SOCCWK_DEFAUWT                    0x00000080
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_SCWATCH_DEFAUWT                             0x00000040
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_CW_MASK_DEFAUWT                             0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_DS_CTWW_SHUBCWK_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_DS_CTWW2_SHUBCWK_DEFAUWT                    0x00000100
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCWK_DEFAUWT  0x00000000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCWK_DEFAUWT     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_SYSHUB_QOS_CNTW_DEFAUWT               0x0000001e
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_SYSHUB_QOS_CNTW_DEFAUWT               0x0000001e
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_CW0_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_CW1_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_CW2_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_CW3_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW0_CW4_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_CW0_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_CW1_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_CW2_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_CW3_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_DMA_CWK1_SW1_CW4_CNTW_DEFAUWT                      0x20200000
#define smnSYSHUB_MMWEG_DIWECT_SYSHUB_MGCG_CTWW_SHUBCWK_DEFAUWT                   0x00000080
#define smnSYSHUB_MMWEG_DIWECT_NIC400_0_ASIB_0_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_0_AMIB_0_FN_MOD_BM_ISS_DEFAUWT              0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_0_AMIB_1_FN_MOD_BM_ISS_DEFAUWT              0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_0_AMIB_2_FN_MOD_BM_ISS_DEFAUWT              0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_ASIB_0_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_AMIB_0_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_AMIB_1_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_AMIB_2_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_AMIB_3_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_1_AMIB_4_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_2_ASIB_0_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_2_ASIB_1_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_2_ASIB_2_FN_MOD_DEFAUWT                     0x00000000
#define smnSYSHUB_MMWEG_DIWECT_NIC400_2_AMIB_0_FN_MOD_BM_ISS_DEFAUWT              0x00000000


// addwessBwock: nbio_nbif_nbif_sion_SIONDEC
#define smnSION_CW0_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW0_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW0_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW0_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW0_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW0_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW0_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW0_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW0_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW0_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW0_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW0_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW0_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW0_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW0_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW0_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW0_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW0_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW0_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW0_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW1_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW1_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW1_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW1_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW1_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW1_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW1_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW1_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW1_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW1_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW1_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW1_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW1_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW1_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW1_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW1_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW1_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW1_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW1_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW1_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW2_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW2_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW2_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW2_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW2_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW2_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW2_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW2_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW2_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW2_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW2_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW2_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW2_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW2_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW2_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW2_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW2_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW2_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW2_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW2_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW3_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW3_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW3_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW3_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW3_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW3_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW3_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW3_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW3_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW3_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW3_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW3_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW3_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW3_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW3_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW3_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW3_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW3_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW3_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW3_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW4_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW4_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW4_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW4_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW4_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW4_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW4_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW4_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW4_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW4_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW4_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW4_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW4_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW4_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW4_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW4_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW4_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW4_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW4_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW4_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW5_WdWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW5_WdWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW5_WdWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW5_WdWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW5_WwWsp_BuwstTawget_WEG0_DEFAUWT                                0x00000000
#define smnSION_CW5_WwWsp_BuwstTawget_WEG1_DEFAUWT                                0x00000000
#define smnSION_CW5_WwWsp_TimeSwot_WEG0_DEFAUWT                                   0x00000000
#define smnSION_CW5_WwWsp_TimeSwot_WEG1_DEFAUWT                                   0x00000000
#define smnSION_CW5_Weq_BuwstTawget_WEG0_DEFAUWT                                  0x00000000
#define smnSION_CW5_Weq_BuwstTawget_WEG1_DEFAUWT                                  0x00000000
#define smnSION_CW5_Weq_TimeSwot_WEG0_DEFAUWT                                     0x00000000
#define smnSION_CW5_Weq_TimeSwot_WEG1_DEFAUWT                                     0x00000000
#define smnSION_CW5_WeqPoowCwedit_Awwoc_WEG0_DEFAUWT                              0x00000000
#define smnSION_CW5_WeqPoowCwedit_Awwoc_WEG1_DEFAUWT                              0x00000000
#define smnSION_CW5_DataPoowCwedit_Awwoc_WEG0_DEFAUWT                             0x00000000
#define smnSION_CW5_DataPoowCwedit_Awwoc_WEG1_DEFAUWT                             0x00000000
#define smnSION_CW5_WdWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW5_WdWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CW5_WwWspPoowCwedit_Awwoc_WEG0_DEFAUWT                            0x00000000
#define smnSION_CW5_WwWspPoowCwedit_Awwoc_WEG1_DEFAUWT                            0x00000000
#define smnSION_CNTW_WEG0_DEFAUWT                                                 0x00000000
#define smnSION_CNTW_WEG1_DEFAUWT                                                 0x00000000


// addwessBwock: nbio_nbif_gdc_wst_GDCWST_DEC
#define smnSHUB_PF_FWW_WST_DEFAUWT                                                0x00000000
#define smnSHUB_GFX_DWV_VPU_WST_DEFAUWT                                           0x00000000
#define smnSHUB_WINK_WESET_DEFAUWT                                                0x00000000
#define smnSHUB_PF0_VF_FWW_WST_DEFAUWT                                            0x00000000
#define smnSHUB_HAWD_WST_CTWW_DEFAUWT                                             0x0000001b
#define smnSHUB_SOFT_WST_CTWW_DEFAUWT                                             0x00000009
#define smnSHUB_SDP_POWT_WST_DEFAUWT                                              0x00000000
#define smnSHUB_WST_MISC_TWW_DEFAUWT                                              0x00100001


// addwessBwock: nbio_nbif_gdc_was_gdc_was_wegbwk
#define smnGDC_WAS_WEAF0_CTWW_DEFAUWT                                             0x00000000
#define smnGDC_WAS_WEAF1_CTWW_DEFAUWT                                             0x00000000
#define smnGDC_WAS_WEAF2_CTWW_DEFAUWT                                             0x00000000
#define smnGDC_WAS_WEAF3_CTWW_DEFAUWT                                             0x00000000
#define smnGDC_WAS_WEAF4_CTWW_DEFAUWT                                             0x00000000
#define smnGDC_WAS_WEAF5_CTWW_DEFAUWT                                             0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_swds_bifcfgdecp
#define smnBIF_CFG_DEV0_SWDS1_VENDOW_ID_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_ID_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_COMMAND_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_STATUS_DEFAUWT                                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_WEVISION_ID_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PWOG_INTEWFACE_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SUB_CWASS_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_BASE_CWASS_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_SWDS1_CACHE_WINE_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_SWDS1_WATENCY_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_HEADEW_DEFAUWT                                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_BIST_DEFAUWT                                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_BASE_ADDW_1_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SUB_BUS_NUMBEW_WATENCY_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_IO_BASE_WIMIT_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SECONDAWY_STATUS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_SWDS1_MEM_BASE_WIMIT_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PWEF_BASE_WIMIT_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PWEF_BASE_UPPEW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PWEF_WIMIT_UPPEW_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_SWDS1_IO_BASE_WIMIT_HI_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_SWDS1_CAP_PTW_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_INTEWWUPT_WINE_DEFAUWT                              0x000000ff
#define smnBIF_CFG_DEV0_SWDS1_INTEWWUPT_PIN_DEFAUWT                               0x00000001
#define smnBIF_CFG_DEV0_SWDS1_IWQ_BWIDGE_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PMI_CAP_WIST_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PMI_CAP_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PMI_STATUS_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_CAP_WIST_DEFAUWT                               0x0000a000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_CAP_DEFAUWT                                    0x00000062
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_CAP_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_CNTW_DEFAUWT                                 0x00002810
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_STATUS_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_WINK_CAP_DEFAUWT                                    0x00011c03
#define smnBIF_CFG_DEV0_SWDS1_WINK_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_WINK_STATUS_DEFAUWT                                 0x00002001
#define smnBIF_CFG_DEV0_SWDS1_SWOT_CAP_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SWOT_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SWOT_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_CAP2_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_CNTW2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_DEVICE_STATUS2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_SWDS1_WINK_CAP2_DEFAUWT                                   0x0000000e
#define smnBIF_CFG_DEV0_SWDS1_WINK_CNTW2_DEFAUWT                                  0x00000003
#define smnBIF_CFG_DEV0_SWDS1_WINK_STATUS2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SWOT_CAP2_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SWOT_CNTW2_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SWOT_STATUS2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_MSI_CAP_WIST_DEFAUWT                                0x0000c000
#define smnBIF_CFG_DEV0_SWDS1_MSI_MSG_CNTW_DEFAUWT                                0x00000080
#define smnBIF_CFG_DEV0_SWDS1_MSI_MSG_ADDW_WO_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_MSI_MSG_ADDW_HI_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_MSI_MSG_DATA_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_MSI_MSG_DATA_64_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SSID_CAP_WIST_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_SSID_CAP_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT           0x11000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC_ENH_CAP_WIST_DEFAUWT                        0x14000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_POWT_VC_CNTW_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_POWT_VC_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                      0x000000fe
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT            0x15000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT               0x20020000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                    0x00440010
#define smnBIF_CFG_DEV0_SWDS1_PCIE_COWW_EWW_STATUS_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_COWW_EWW_MASK_DEFAUWT                          0x00002000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_HDW_WOG0_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_HDW_WOG1_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_HDW_WOG2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_HDW_WOG3_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                 0x2a000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WINK_CNTW3_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_EWWOW_STATUS_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT               0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT              0x00007f0f
#define smnBIF_CFG_DEV0_SWDS1_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                       0x2f000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_ACS_CAP_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_SWDS1_PCIE_ACS_CNTW_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_SYSPFVFDEC
#define smnBIF_BX_PF3_MM_INDEX_DEFAUWT                                            0x00000000
#define smnBIF_BX_PF3_MM_DATA_DEFAUWT                                             0x00000000
#define smnBIF_BX_PF3_MM_INDEX_HI_DEFAUWT                                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_SYSDEC
#define smnBIF_BX_PF1_SYSHUB_INDEX_OVWP_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_SYSHUB_DATA_OVWP_DEFAUWT                                    0x00000000
#define smnBIF_BX_PF1_PCIE_INDEX_DEFAUWT                                          0x00000000
#define smnBIF_BX_PF1_PCIE_DATA_DEFAUWT                                           0x00000000
#define smnBIF_BX_PF1_PCIE_INDEX2_DEFAUWT                                         0x00000000
#define smnBIF_BX_PF1_PCIE_DATA2_DEFAUWT                                          0x00000000
#define smnBIF_BX_PF1_SBIOS_SCWATCH_0_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_SBIOS_SCWATCH_1_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_SBIOS_SCWATCH_2_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_SBIOS_SCWATCH_3_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_0_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_1_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_2_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_3_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_4_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_5_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_6_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_7_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_8_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_9_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_10_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_11_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_12_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_13_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_14_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIOS_SCWATCH_15_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BIF_WWC_INTW_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_BIF_VCE_INTW_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_BIF_UVD_INTW_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW0_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW0_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW1_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW1_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW2_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW2_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW3_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW3_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW4_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW4_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW5_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW5_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW6_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW6_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ADDW7_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_WEMAP_ADDW7_DEFAUWT                         0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_CNTW_DEFAUWT                                0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ZEWO_CPW_DEFAUWT                            0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_ONE_CPW_DEFAUWT                             0x00000000
#define smnBIF_BX_PF1_GFX_MMIOWEG_CAM_PWOGWAMMABWE_CPW_DEFAUWT                    0x00000000


// addwessBwock: nbio_nbif_wcc_stwap_BIFDEC1
#define smnWCC_STWAP1_WCC_DEV0_EPF0_STWAP0_DEFAUWT                                0x30000000


// addwessBwock: nbio_nbif_wcc_pf_0_BIFPFVFDEC1
#define smnWCC_PF_0_1_WCC_EWW_WOG_DEFAUWT                                         0x00000000
#define smnWCC_PF_0_1_WCC_DOOWBEWW_APEW_EN_DEFAUWT                                0x00000000
#define smnWCC_PF_0_1_WCC_CONFIG_MEMSIZE_DEFAUWT                                  0x00000000
#define smnWCC_PF_0_1_WCC_CONFIG_WESEWVED_DEFAUWT                                 0x00000000
#define smnWCC_PF_0_1_WCC_IOV_FUNC_IDENTIFIEW_DEFAUWT                             0x00000000


// addwessBwock: nbio_nbif_bif_bx_pf_BIFDEC1
#define smnBIF_BX_PF1_BIF_MM_INDACCESS_CNTW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BUS_CNTW_DEFAUWT                                            0x00000000
#define smnBIF_BX_PF1_BIF_SCWATCH0_DEFAUWT                                        0x00000000
#define smnBIF_BX_PF1_BIF_SCWATCH1_DEFAUWT                                        0x00000000
#define smnBIF_BX_PF1_BX_WESET_EN_DEFAUWT                                         0x00010003
#define smnBIF_BX_PF1_MM_CFGWEGS_CNTW_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_BX_WESET_CNTW_DEFAUWT                                       0x00000000
#define smnBIF_BX_PF1_INTEWWUPT_CNTW_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_INTEWWUPT_CNTW2_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_CWKWEQB_PAD_CNTW_DEFAUWT                                    0x000008e0
#define smnBIF_BX_PF1_BIF_FEATUWES_CONTWOW_MISC_DEFAUWT                           0x00000000
#define smnBIF_BX_PF1_BIF_DOOWBEWW_CNTW_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_BIF_DOOWBEWW_INT_CNTW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_FB_EN_DEFAUWT                                           0x00000000
#define smnBIF_BX_PF1_BIF_BUSY_DEWAY_CNTW_DEFAUWT                                 0x0000003f
#define smnBIF_BX_PF1_BIF_MST_TWANS_PENDING_VF_DEFAUWT                            0x00000000
#define smnBIF_BX_PF1_BIF_SWV_TWANS_PENDING_VF_DEFAUWT                            0x00000000
#define smnBIF_BX_PF1_BACO_CNTW_DEFAUWT                                           0x00000000
#define smnBIF_BX_PF1_BIF_BACO_EXIT_TIME0_DEFAUWT                                 0x00000100
#define smnBIF_BX_PF1_BIF_BACO_EXIT_TIMEW1_DEFAUWT                                0x00000200
#define smnBIF_BX_PF1_BIF_BACO_EXIT_TIMEW2_DEFAUWT                                0x00000300
#define smnBIF_BX_PF1_BIF_BACO_EXIT_TIMEW3_DEFAUWT                                0x00000500
#define smnBIF_BX_PF1_BIF_BACO_EXIT_TIMEW4_DEFAUWT                                0x00000400
#define smnBIF_BX_PF1_MEM_TYPE_CNTW_DEFAUWT                                       0x00000000
#define smnBIF_BX_PF1_SMU_BIF_VDDGFX_PWW_STATUS_DEFAUWT                           0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX0_WOWEW_DEFAUWT                               0xc0008000
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX0_UPPEW_DEFAUWT                               0x0000cffc
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX1_WOWEW_DEFAUWT                               0xc0028000
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX1_UPPEW_DEFAUWT                               0x00031ffc
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX2_WOWEW_DEFAUWT                               0xc0034000
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX2_UPPEW_DEFAUWT                               0x00037ffc
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX3_WOWEW_DEFAUWT                               0xc003c000
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX3_UPPEW_DEFAUWT                               0x0003e1fc
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX4_WOWEW_DEFAUWT                               0xc003ec00
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX4_UPPEW_DEFAUWT                               0x0003f1fc
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX5_WOWEW_DEFAUWT                               0xc003fc00
#define smnBIF_BX_PF1_BIF_VDDGFX_GFX5_UPPEW_DEFAUWT                               0x0003fffc
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV1_WOWEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV1_UPPEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV2_WOWEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV2_UPPEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV3_WOWEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV3_UPPEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV4_WOWEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_WSV4_UPPEW_DEFAUWT                               0x00000000
#define smnBIF_BX_PF1_BIF_VDDGFX_FB_CMP_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_BIF_DOOWBEWW_GBWAPEW1_WOWEW_DEFAUWT                         0x80000780
#define smnBIF_BX_PF1_BIF_DOOWBEWW_GBWAPEW1_UPPEW_DEFAUWT                         0x000007fc
#define smnBIF_BX_PF1_BIF_DOOWBEWW_GBWAPEW2_WOWEW_DEFAUWT                         0x80000800
#define smnBIF_BX_PF1_BIF_DOOWBEWW_GBWAPEW2_UPPEW_DEFAUWT                         0x0000087c
#define smnBIF_BX_PF1_WEMAP_HDP_MEM_FWUSH_CNTW_DEFAUWT                            0x0000385c
#define smnBIF_BX_PF1_WEMAP_HDP_WEG_FWUSH_CNTW_DEFAUWT                            0x00003858
#define smnBIF_BX_PF1_BIF_WB_CNTW_DEFAUWT                                         0x00000000
#define smnBIF_BX_PF1_BIF_WB_BASE_DEFAUWT                                         0x00000000
#define smnBIF_BX_PF1_BIF_WB_WPTW_DEFAUWT                                         0x00000000
#define smnBIF_BX_PF1_BIF_WB_WPTW_DEFAUWT                                         0x00000000
#define smnBIF_BX_PF1_BIF_WB_WPTW_ADDW_HI_DEFAUWT                                 0x00000000
#define smnBIF_BX_PF1_BIF_WB_WPTW_ADDW_WO_DEFAUWT                                 0x00000000
#define smnBIF_BX_PF1_MAIWBOX_INDEX_DEFAUWT                                       0x00000000
#define smnBIF_BX_PF1_BIF_UVD_GPUIOV_CFG_SIZE_DEFAUWT                             0x00000008
#define smnBIF_BX_PF1_BIF_VCE_GPUIOV_CFG_SIZE_DEFAUWT                             0x00000008
#define smnBIF_BX_PF1_BIF_GFX_SDMA_GPUIOV_CFG_SIZE_DEFAUWT                        0x00000008
#define smnBIF_BX_PF1_BIF_PEWSTB_PAD_CNTW_DEFAUWT                                 0x000000c0
#define smnBIF_BX_PF1_BIF_PX_EN_PAD_CNTW_DEFAUWT                                  0x00000031
#define smnBIF_BX_PF1_BIF_WEFPADKIN_PAD_CNTW_DEFAUWT                              0x00000007
#define smnBIF_BX_PF1_BIF_CWKWEQB_PAD_CNTW_DEFAUWT                                0x00600100


// addwessBwock: nbio_nbif_bif_bx_pf_BIFPFVFDEC1
#define smnBIF_BX_PF1_BIF_BME_STATUS_DEFAUWT                                      0x00000000
#define smnBIF_BX_PF1_BIF_ATOMIC_EWW_WOG_DEFAUWT                                  0x00000000
#define smnBIF_BX_PF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT                0x00000000
#define smnBIF_BX_PF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT                 0x00000000
#define smnBIF_BX_PF1_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT                     0x00000100
#define smnBIF_BX_PF1_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT                        0x00000000
#define smnBIF_BX_PF1_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT                        0x00000000
#define smnBIF_BX_PF1_GPU_HDP_FWUSH_WEQ_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_GPU_HDP_FWUSH_DONE_DEFAUWT                                  0x00000000
#define smnBIF_BX_PF1_BIF_TWANS_PENDING_DEFAUWT                                   0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                              0x00000000
#define smnBIF_BX_PF1_MAIWBOX_CONTWOW_DEFAUWT                                     0x00000000
#define smnBIF_BX_PF1_MAIWBOX_INT_CNTW_DEFAUWT                                    0x00000000
#define smnBIF_BX_PF1_BIF_VMHV_MAIWBOX_DEFAUWT                                    0x00000000


// addwessBwock: nbio_nbif_wcc_shadow_weg_shadowdec
#define smnSHADOW_COMMAND_DEFAUWT                                                 0x00000000
#define smnSHADOW_BASE_ADDW_1_DEFAUWT                                             0x00000000
#define smnSHADOW_BASE_ADDW_2_DEFAUWT                                             0x00000000
#define smnSHADOW_SUB_BUS_NUMBEW_WATENCY_DEFAUWT                                  0x00000000
#define smnSHADOW_IO_BASE_WIMIT_DEFAUWT                                           0x00000000
#define smnSHADOW_MEM_BASE_WIMIT_DEFAUWT                                          0x00000000
#define smnSHADOW_PWEF_BASE_WIMIT_DEFAUWT                                         0x00000000
#define smnSHADOW_PWEF_BASE_UPPEW_DEFAUWT                                         0x00000000
#define smnSHADOW_PWEF_WIMIT_UPPEW_DEFAUWT                                        0x00000000
#define smnSHADOW_IO_BASE_WIMIT_HI_DEFAUWT                                        0x00000000
#define smnSHADOW_IWQ_BWIDGE_CNTW_DEFAUWT                                         0x00000000
#define smnSUC_INDEX_DEFAUWT                                                      0x00000000
#define smnSUC_DATA_DEFAUWT                                                       0x00000000


// addwessBwock: nbio_nbif_wcc_ep_dev0_WCCPOWTDEC
#define smnWCC_EP_DEV0_1_EP_PCIE_SCWATCH_DEFAUWT                                  0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_CNTW_DEFAUWT                                     0x00000100
#define smnWCC_EP_DEV0_1_EP_PCIE_INT_CNTW_DEFAUWT                                 0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_INT_STATUS_DEFAUWT                               0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_WX_CNTW2_DEFAUWT                                 0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_BUS_CNTW_DEFAUWT                                 0x00000080
#define smnWCC_EP_DEV0_1_EP_PCIE_CFG_CNTW_DEFAUWT                                 0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_TX_WTW_CNTW_DEFAUWT                              0x00007468
#define smnWCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP_DEFAUWT                               0x190a1000
#define smnWCC_EP_DEV0_1_EP_PCIE_F0_DPA_WATENCY_INDICATOW_DEFAUWT                 0x000000f0
#define smnWCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTW_DEFAUWT                              0x00000100
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT                 0x000000fa
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT                 0x000000c8
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT                 0x00000096
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT                 0x00000064
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT                 0x0000004b
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT                 0x00000032
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT                 0x00000019
#define smnWCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT                 0x0000000a
#define smnWCC_EP_DEV0_1_EP_PCIE_PME_CONTWOW_DEFAUWT                              0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIEP_WESEWVED_DEFAUWT                                0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_TX_CNTW_DEFAUWT                                  0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_TX_WEQUESTEW_ID_DEFAUWT                          0x00000000
#define smnWCC_EP_DEV0_1_EP_PCIE_EWW_CNTW_DEFAUWT                                 0x00000500
#define smnWCC_EP_DEV0_1_EP_PCIE_WX_CNTW_DEFAUWT                                  0x01000000
#define smnWCC_EP_DEV0_1_EP_PCIE_WC_SPEED_CNTW_DEFAUWT                            0x00000000


// addwessBwock: nbio_nbif_wcc_dwn_dev0_WCCPOWTDEC
#define smnWCC_DWN_DEV0_1_DN_PCIE_WESEWVED_DEFAUWT                                0x00000000
#define smnWCC_DWN_DEV0_1_DN_PCIE_SCWATCH_DEFAUWT                                 0x00000000
#define smnWCC_DWN_DEV0_1_DN_PCIE_CNTW_DEFAUWT                                    0x00000000
#define smnWCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTW_DEFAUWT                             0x00000000
#define smnWCC_DWN_DEV0_1_DN_PCIE_WX_CNTW2_DEFAUWT                                0x00000000
#define smnWCC_DWN_DEV0_1_DN_PCIE_BUS_CNTW_DEFAUWT                                0x00000080
#define smnWCC_DWN_DEV0_1_DN_PCIE_CFG_CNTW_DEFAUWT                                0x00000000


// addwessBwock: nbio_nbif_wcc_dwnp_dev0_WCCPOWTDEC
#define smnWCC_DWNP_DEV0_1_PCIE_EWW_CNTW_DEFAUWT                                  0x00000500
#define smnWCC_DWNP_DEV0_1_PCIE_WX_CNTW_DEFAUWT                                   0x00000000
#define smnWCC_DWNP_DEV0_1_PCIE_WC_SPEED_CNTW_DEFAUWT                             0x00000000
#define smnWCC_DWNP_DEV0_1_PCIE_WC_CNTW2_DEFAUWT                                  0x00000000
#define smnWCC_DWNP_DEV0_1_PCIEP_STWAP_MISC_DEFAUWT                               0x00000000
#define smnWCC_DWNP_DEV0_1_WTW_MSG_INFO_FWOM_EP_DEFAUWT                           0x00000000


// addwessBwock: nbio_nbif_wcc_stwap_wcc_stwap_intewnaw
#define smnWCC_STWAP2_WCC_DEV0_EPF0_STWAP0_DEFAUWT                                0x30000000


// addwessBwock: nbio_nbif_bif_bx_pf_SUMDEC
#define smnSUM_INDEX_DEFAUWT                                                      0x00000000
#define smnSUM_DATA_DEFAUWT                                                       0x00000000


// addwessBwock: nbio_nbif_bif_misc_bif_misc_wegbwk
#define smnMISC_SCWATCH_DEFAUWT                                                   0x00000000
#define smnINTW_WINE_POWAWITY_DEFAUWT                                             0x00000000
#define smnINTW_WINE_ENABWE_DEFAUWT                                               0x00000000
#define smnOUTSTANDING_VC_AWWOC_DEFAUWT                                           0x6f06c0cf
#define smnBIFC_MISC_CTWW0_DEFAUWT                                                0x08000004
#define smnBIFC_MISC_CTWW1_DEFAUWT                                                0x10108c04
#define smnBIFC_BME_EWW_WOG_DEFAUWT                                               0x00000000
#define smnBIFC_WCCBIH_BME_EWW_WOG_DEFAUWT                                        0x00000000
#define smnBIFC_DMA_ATTW_OVEWWIDE_DEV0_F0_F1_DEFAUWT                              0x00000000
#define smnBIFC_DMA_ATTW_OVEWWIDE_DEV0_F2_F3_DEFAUWT                              0x00000000
#define smnBIFC_DMA_ATTW_OVEWWIDE_DEV0_F4_F5_DEFAUWT                              0x00000000
#define smnBIFC_DMA_ATTW_OVEWWIDE_DEV0_F6_F7_DEFAUWT                              0x00000000
#define smnNBIF_VWIWE_CTWW_DEFAUWT                                                0x00000000
#define smnNBIF_SMN_VWW_VCHG_DIS_CTWW_DEFAUWT                                     0x00000000
#define smnNBIF_SMN_VWW_VCHG_WST_CTWW0_DEFAUWT                                    0x00000000
#define smnNBIF_SMN_VWW_VCHG_TWIG_DEFAUWT                                         0x00000000
#define smnNBIF_SMN_VWW_WTWIG_CNTW_DEFAUWT                                        0x00000000
#define smnNBIF_SMN_VWW_VCHG_DIS_CTWW_1_DEFAUWT                                   0x00000000
#define smnNBIF_MGCG_CTWW_WCWK_DEFAUWT                                            0x00000080
#define smnNBIF_DS_CTWW_WCWK_DEFAUWT                                              0x01000000
#define smnSMN_MST_CNTW0_DEFAUWT                                                  0x00000001
#define smnSMN_MST_EP_CNTW1_DEFAUWT                                               0x00000000
#define smnSMN_MST_EP_CNTW2_DEFAUWT                                               0x00000000
#define smnNBIF_SDP_VWW_VCHG_DIS_CTWW_DEFAUWT                                     0x00000000
#define smnNBIF_SDP_VWW_VCHG_WST_CTWW0_DEFAUWT                                    0x00000000
#define smnNBIF_SDP_VWW_VCHG_WST_CTWW1_DEFAUWT                                    0x00000000
#define smnNBIF_SDP_VWW_VCHG_TWIG_DEFAUWT                                         0x00000000
#define smnBME_DUMMY_CNTW_0_DEFAUWT                                               0x0000aaaa
#define smnBIFC_THT_CNTW_DEFAUWT                                                  0x00000222
#define smnBIFC_HSTAWB_CNTW_DEFAUWT                                               0x00000000
#define smnBIFC_GSI_CNTW_DEFAUWT                                                  0x000017c0
#define smnBIFC_PCIEFUNC_CNTW_DEFAUWT                                             0x00000000
#define smnBIFC_SDP_CNTW_0_DEFAUWT                                                0x3f3f3f3f
#define smnBIFC_SDP_CNTW_1_DEFAUWT                                                0x00000000
#define smnBIFC_PEWF_CNTW_0_DEFAUWT                                               0x00000000
#define smnBIFC_PEWF_CNTW_1_DEFAUWT                                               0x00000000
#define smnBIFC_PEWF_CNT_MMIO_WD_DEFAUWT                                          0x00000000
#define smnBIFC_PEWF_CNT_MMIO_WW_DEFAUWT                                          0x00000000
#define smnBIFC_PEWF_CNT_DMA_WD_DEFAUWT                                           0x00000000
#define smnBIFC_PEWF_CNT_DMA_WW_DEFAUWT                                           0x00000000
#define smnNBIF_WEGIF_EWWSET_CTWW_DEFAUWT                                         0x00000000
#define smnSMN_MST_EP_CNTW3_DEFAUWT                                               0x00000000
#define smnSMN_MST_EP_CNTW4_DEFAUWT                                               0x00000000
#define smnSMN_MST_CNTW1_DEFAUWT                                                  0x00000000
#define smnSMN_MST_EP_CNTW5_DEFAUWT                                               0x00000000
#define smnBIF_SEWFWING_BUFFEW_VID_DEFAUWT                                        0x0000605f
#define smnBIF_SEWFWING_VECTOW_CNTW_DEFAUWT                                       0x00000000
#define smnBIF_GMI_WWW_WEIGHT_DEFAUWT                                             0x00040404


// addwessBwock: nbio_nbif_wcc_pfc_amdgfx_WCCPFCDEC
#define smnWCC_PFC_AMDGFX_WCC_PFC_WTW_CNTW_DEFAUWT                                0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_PME_WESTOWE_DEFAUWT                             0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_0_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_1_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_2_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_3_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_4_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_STICKY_WESTOWE_5_DEFAUWT                        0x00000000
#define smnWCC_PFC_AMDGFX_WCC_PFC_AUXPWW_CNTW_DEFAUWT                             0x00000000


// addwessBwock: nbio_nbif_wcc_pfc_amdgfxaz_WCCPFCDEC
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_WTW_CNTW_DEFAUWT                              0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_PME_WESTOWE_DEFAUWT                           0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_0_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_1_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_2_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_3_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_4_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_STICKY_WESTOWE_5_DEFAUWT                      0x00000000
#define smnWCC_PFC_AMDGFXAZ_WCC_PFC_AUXPWW_CNTW_DEFAUWT                           0x00000000


// addwessBwock: nbio_nbif_bif_wst_bif_wst_wegbwk
#define smnHAWD_WST_CTWW_DEFAUWT                                                  0xb0000055
#define smnWSMU_SOFT_WST_CTWW_DEFAUWT                                             0x90000000
#define smnSEWF_SOFT_WST_DEFAUWT                                                  0x00000000
#define smnBIF_GFX_DWV_VPU_WST_DEFAUWT                                            0x00000000
#define smnBIF_WST_MISC_CTWW_DEFAUWT                                              0x000e0648
#define smnBIF_WST_MISC_CTWW2_DEFAUWT                                             0x00000000
#define smnBIF_WST_MISC_CTWW3_DEFAUWT                                             0x00104900
#define smnBIF_WST_GFXVF_FWW_IDWE_DEFAUWT                                         0x00000000
#define smnDEV0_PF0_FWW_WST_CTWW_DEFAUWT                                          0x8206a0a9
#define smnDEV0_PF1_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF2_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF3_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF4_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF5_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF6_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnDEV0_PF7_FWW_WST_CTWW_DEFAUWT                                          0x02060009
#define smnBIF_INST_WESET_INTW_STS_DEFAUWT                                        0x00000000
#define smnBIF_PF_FWW_INTW_STS_DEFAUWT                                            0x00000000
#define smnBIF_D3HOTD0_INTW_STS_DEFAUWT                                           0x00000000
#define smnBIF_POWEW_INTW_STS_DEFAUWT                                             0x00000000
#define smnBIF_PF_DSTATE_INTW_STS_DEFAUWT                                         0x00000000
#define smnBIF_PF0_VF_FWW_INTW_STS_DEFAUWT                                        0x00000000
#define smnBIF_INST_WESET_INTW_MASK_DEFAUWT                                       0x00000000
#define smnBIF_PF_FWW_INTW_MASK_DEFAUWT                                           0x00000000
#define smnBIF_D3HOTD0_INTW_MASK_DEFAUWT                                          0x000000ff
#define smnBIF_POWEW_INTW_MASK_DEFAUWT                                            0x00000000
#define smnBIF_PF_DSTATE_INTW_MASK_DEFAUWT                                        0x00000000
#define smnBIF_PF0_VF_FWW_INTW_MASK_DEFAUWT                                       0x00000000
#define smnBIF_PF_FWW_WST_DEFAUWT                                                 0x00000000
#define smnBIF_PF0_VF_FWW_WST_DEFAUWT                                             0x00000000
#define smnBIF_DEV0_PF0_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF1_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF2_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF3_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF4_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF5_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF6_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnBIF_DEV0_PF7_DSTATE_VAWUE_DEFAUWT                                      0x00000000
#define smnDEV0_PF0_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF1_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF2_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF3_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF4_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF5_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF6_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnDEV0_PF7_D3HOTD0_WST_CTWW_DEFAUWT                                      0x0000001b
#define smnBIF_POWT0_DSTATE_VAWUE_DEFAUWT                                         0x00000000


// addwessBwock: nbio_nbif_bif_was_bif_was_wegbwk
#define smnBIF_WAS_WEAF0_CTWW_DEFAUWT                                             0x00000000
#define smnBIF_WAS_WEAF1_CTWW_DEFAUWT                                             0x00000000
#define smnBIF_WAS_WEAF2_CTWW_DEFAUWT                                             0x00000000
#define smnBIF_WAS_MISC_CTWW_DEFAUWT                                              0x00000000
#define smnBIF_IOHUB_WAS_IH_CNTW_DEFAUWT                                          0x00000000
#define smnBIF_WAS_VWW_FWOM_IOHUB_DEFAUWT                                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_1_VENDOW_ID_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_ID_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_COMMAND_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_STATUS_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WEVISION_ID_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PWOG_INTEWFACE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_SUB_CWASS_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_CWASS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_CACHE_WINE_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WATENCY_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_HEADEW_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BIST_DEFAUWT                                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_1_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_3_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_4_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_5_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_BASE_ADDW_6_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_ADAPTEW_ID_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WOM_BASE_ADDW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_CAP_PTW_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_INTEWWUPT_WINE_DEFAUWT                             0x000000ff
#define smnBIF_CFG_DEV0_EPF0_1_INTEWWUPT_PIN_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MIN_GWANT_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MAX_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_VENDOW_CAP_WIST_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_ADAPTEW_ID_W_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PMI_CAP_WIST_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PMI_CAP_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PMI_STATUS_CNTW_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_CAP_WIST_DEFAUWT                              0x0000a000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_CAP_DEFAUWT                                   0x00000002
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_CAP_DEFAUWT                                 0x10000000
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_CNTW_DEFAUWT                                0x00002810
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WINK_CAP_DEFAUWT                                   0x00011c03
#define smnBIF_CFG_DEV0_EPF0_1_WINK_CNTW_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WINK_STATUS_DEFAUWT                                0x00000001
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_CAP2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_CNTW2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_WINK_CAP2_DEFAUWT                                  0x0000000e
#define smnBIF_CFG_DEV0_EPF0_1_WINK_CNTW2_DEFAUWT                                 0x00000003
#define smnBIF_CFG_DEV0_EPF0_1_WINK_STATUS2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_SWOT_CAP2_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_SWOT_CNTW2_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_SWOT_STATUS2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_CAP_WIST_DEFAUWT                               0x0000c000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MSG_CNTW_DEFAUWT                               0x00000080
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDW_WO_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDW_HI_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MASK_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_MASK_64_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_PENDING_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSI_PENDING_64_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSIX_CAP_WIST_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSIX_MSG_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSIX_TABWE_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_MSIX_PBA_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT          0x11000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC_ENH_CAP_WIST_DEFAUWT                       0x14000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_POWT_VC_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_POWT_VC_STATUS_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                     0x000000fe
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT           0x15000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT              0x20020000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                   0x00440010
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_COWW_EWW_STATUS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_COWW_EWW_MASK_DEFAUWT                         0x00002000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_HDW_WOG0_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_HDW_WOG1_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_HDW_WOG2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_HDW_WOG3_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW_ENH_CAP_WIST_DEFAUWT                      0x24000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW1_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW1_CNTW_DEFAUWT                             0x00000020
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW2_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW2_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW3_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW3_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW4_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW4_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW5_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW5_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW6_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_BAW6_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PWW_BUDGET_ENH_CAP_WIST_DEFAUWT               0x25000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PWW_BUDGET_DATA_SEWECT_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PWW_BUDGET_DATA_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PWW_BUDGET_CAP_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_ENH_CAP_WIST_DEFAUWT                      0x27000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_WATENCY_INDICATOW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_STATUS_DEFAUWT                            0x00000100
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                0x2a010019
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WINK_CNTW3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_EWWOW_STATUS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                      0x2b000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                      0x2c000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ATS_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_ATS_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_WEQ_ENH_CAP_WIST_DEFAUWT                 0x2d000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_WEQ_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PAGE_WEQ_STATUS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY_DEFAUWT            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_OUTSTAND_PAGE_WEQ_AWWOC_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PASID_ENH_CAP_WIST_DEFAUWT                    0x2e000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CAP_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CNTW_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TPH_WEQW_ENH_CAP_WIST_DEFAUWT                 0x2f000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TPH_WEQW_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_TPH_WEQW_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_ENH_CAP_WIST_DEFAUWT                       0x32000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_CAP_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_CNTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDW0_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDW1_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_WCV0_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_WCV1_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_BWOCK_AWW0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_BWOCK_AWW1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_BWOCK_UNTWANSWATED_0_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_MC_BWOCK_UNTWANSWATED_1_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WTW_ENH_CAP_WIST_DEFAUWT                      0x32800000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_WTW_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                      0x33000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_AWI_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_AWI_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_ENH_CAP_WIST_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_CAP_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_CONTWOW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_INITIAW_VFS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_TOTAW_VFS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_NUM_VFS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_FUNC_DEP_WINK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_FIWST_VF_OFFSET_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_STWIDE_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_DEVICE_ID_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE_DEFAUWT             0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_SYSTEM_PAGE_SIZE_DEFAUWT                0x00000001
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_4_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_BASE_ADDW_5_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV_DEFAUWT   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_DEFAUWT            0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB_DEFAUWT   0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF0_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8_DEFAUWT 0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf1_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF1_1_VENDOW_ID_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_ID_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_COMMAND_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_STATUS_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WEVISION_ID_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PWOG_INTEWFACE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_SUB_CWASS_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_CWASS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_CACHE_WINE_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WATENCY_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_HEADEW_DEFAUWT                                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BIST_DEFAUWT                                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_1_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_3_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_4_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_5_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_BASE_ADDW_6_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_ADAPTEW_ID_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WOM_BASE_ADDW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_CAP_PTW_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_INTEWWUPT_WINE_DEFAUWT                             0x000000ff
#define smnBIF_CFG_DEV0_EPF1_1_INTEWWUPT_PIN_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MIN_GWANT_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MAX_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_VENDOW_CAP_WIST_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_ADAPTEW_ID_W_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PMI_CAP_WIST_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PMI_CAP_DEFAUWT                                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PMI_STATUS_CNTW_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_CAP_WIST_DEFAUWT                              0x0000a000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_CAP_DEFAUWT                                   0x00000002
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_CAP_DEFAUWT                                 0x10000000
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_CNTW_DEFAUWT                                0x00002810
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WINK_CAP_DEFAUWT                                   0x00011c03
#define smnBIF_CFG_DEV0_EPF1_1_WINK_CNTW_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WINK_STATUS_DEFAUWT                                0x00000001
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_CAP2_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_CNTW2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_WINK_CAP2_DEFAUWT                                  0x0000000e
#define smnBIF_CFG_DEV0_EPF1_1_WINK_CNTW2_DEFAUWT                                 0x00000003
#define smnBIF_CFG_DEV0_EPF1_1_WINK_STATUS2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_SWOT_CAP2_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_SWOT_CNTW2_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_SWOT_STATUS2_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_CAP_WIST_DEFAUWT                               0x0000c000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MSG_CNTW_DEFAUWT                               0x00000080
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDW_WO_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDW_HI_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MASK_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_MASK_64_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_PENDING_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSI_PENDING_64_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSIX_CAP_WIST_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSIX_MSG_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSIX_TABWE_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_MSIX_PBA_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT          0x11000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC_ENH_CAP_WIST_DEFAUWT                       0x14000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_POWT_VC_CAP_WEG1_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_POWT_VC_CAP_WEG2_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_POWT_VC_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_POWT_VC_STATUS_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC0_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC0_WESOUWCE_CNTW_DEFAUWT                     0x000000fe
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC0_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC1_WESOUWCE_CAP_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC1_WESOUWCE_CNTW_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VC1_WESOUWCE_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST_DEFAUWT           0x15000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SEWIAW_NUM_DW1_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SEWIAW_NUM_DW2_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT              0x20020000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT                   0x00440010
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_COWW_EWW_STATUS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_COWW_EWW_MASK_DEFAUWT                         0x00002000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                      0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_HDW_WOG0_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_HDW_WOG1_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_HDW_WOG2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_HDW_WOG3_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW_ENH_CAP_WIST_DEFAUWT                      0x24000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW1_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW1_CNTW_DEFAUWT                             0x00000020
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW2_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW2_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW3_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW3_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW4_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW4_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW5_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW5_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW6_CAP_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_BAW6_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PWW_BUDGET_ENH_CAP_WIST_DEFAUWT               0x25000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PWW_BUDGET_DATA_SEWECT_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PWW_BUDGET_DATA_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PWW_BUDGET_CAP_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_ENH_CAP_WIST_DEFAUWT                      0x27000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_WATENCY_INDICATOW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_STATUS_DEFAUWT                            0x00000100
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_0_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_1_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_2_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_3_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_4_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_5_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_6_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWW_AWWOC_7_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SECONDAWY_ENH_CAP_WIST_DEFAUWT                0x2a010019
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WINK_CNTW3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_EWWOW_STATUS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_0_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_1_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_2_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_3_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_4_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_5_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_6_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_7_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_8_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_9_EQUAWIZATION_CNTW_DEFAUWT              0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_10_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_11_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_12_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_13_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_14_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WANE_15_EQUAWIZATION_CNTW_DEFAUWT             0x00007f00
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ACS_ENH_CAP_WIST_DEFAUWT                      0x2b000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                      0x2c000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ATS_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_ATS_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_WEQ_ENH_CAP_WIST_DEFAUWT                 0x2d000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_WEQ_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PAGE_WEQ_STATUS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY_DEFAUWT            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_OUTSTAND_PAGE_WEQ_AWWOC_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PASID_ENH_CAP_WIST_DEFAUWT                    0x2e000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CAP_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CNTW_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TPH_WEQW_ENH_CAP_WIST_DEFAUWT                 0x2f000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TPH_WEQW_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_TPH_WEQW_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_ENH_CAP_WIST_DEFAUWT                       0x32000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_CAP_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_CNTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDW0_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDW1_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_WCV0_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_WCV1_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_BWOCK_AWW0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_BWOCK_AWW1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_BWOCK_UNTWANSWATED_0_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_MC_BWOCK_UNTWANSWATED_1_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WTW_ENH_CAP_WIST_DEFAUWT                      0x32800000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_WTW_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                      0x33000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_AWI_CAP_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_AWI_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_ENH_CAP_WIST_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_CAP_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_CONTWOW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_INITIAW_VFS_DEFAUWT                     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_TOTAW_VFS_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_NUM_VFS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_FUNC_DEP_WINK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_FIWST_VF_OFFSET_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_STWIDE_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_DEVICE_ID_DEFAUWT                    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE_DEFAUWT             0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_SYSTEM_PAGE_SIZE_DEFAUWT                0x00000001
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_4_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_BASE_ADDW_5_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV_DEFAUWT   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_DEFAUWT            0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB_DEFAUWT   0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB_DEFAUWT     0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB_DEFAUWT    0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7_DEFAUWT 0x00000000
#define smnBIF_CFG_DEV0_EPF1_1_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8_DEFAUWT 0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf0_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF0_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF0_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF0_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF0_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf1_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF1_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF1_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF1_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF1_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf2_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF2_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF2_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF2_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF2_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf3_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF3_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF3_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF3_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF3_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf4_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF4_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF4_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF4_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF4_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf5_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF5_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF5_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF5_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF5_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf6_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF6_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF6_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF6_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF6_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf7_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF7_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF7_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF7_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF7_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf8_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF8_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF8_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF8_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF8_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf9_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF9_1_VENDOW_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_ID_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_COMMAND_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_STATUS_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WEVISION_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PWOG_INTEWFACE_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_SUB_CWASS_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_CACHE_WINE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WATENCY_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_HEADEW_DEFAUWT                                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BIST_DEFAUWT                                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_1_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_3_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_4_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_5_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDW_6_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_ADAPTEW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WOM_BASE_ADDW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_CAP_PTW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_INTEWWUPT_WINE_DEFAUWT                         0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF9_1_INTEWWUPT_PIN_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP_WIST_DEFAUWT                          0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP_DEFAUWT                               0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP_DEFAUWT                             0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTW_DEFAUWT                            0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_CAP_DEFAUWT                               0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_CNTW_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_STATUS_DEFAUWT                            0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTW2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_CAP2_DEFAUWT                              0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_CNTW2_DEFAUWT                             0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF9_1_WINK_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_SWOT_CAP2_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_SWOT_CNTW2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_SWOT_STATUS2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_CAP_WIST_DEFAUWT                           0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_CNTW_DEFAUWT                           0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDW_WO_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDW_HI_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK_64_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING_64_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSIX_CAP_WIST_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSIX_MSG_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSIX_TABWE_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_MSIX_PBA_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT      0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT          0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT               0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_COWW_EWW_STATUS_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_COWW_EWW_MASK_DEFAUWT                     0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDW_WOG0_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDW_WOG1_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDW_WOG2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDW_WOG3_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                   0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                  0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ATS_CNTW_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                  0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_AWI_CAP_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF9_1_PCIE_AWI_CNTW_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf10_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF10_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF10_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF10_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF10_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf11_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF11_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF11_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF11_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF11_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf12_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF12_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF12_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF12_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF12_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf13_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF13_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF13_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF13_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF13_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf14_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF14_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF14_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF14_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF14_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf15_bifcfgdecp
#define smnBIF_CFG_DEV0_EPF0_VF15_1_VENDOW_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_ID_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_COMMAND_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_STATUS_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WEVISION_ID_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PWOG_INTEWFACE_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_SUB_CWASS_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_CWASS_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_CACHE_WINE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WATENCY_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_HEADEW_DEFAUWT                                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BIST_DEFAUWT                                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_1_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_3_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_4_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_5_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDW_6_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_ADAPTEW_ID_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WOM_BASE_ADDW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_CAP_PTW_DEFAUWT                               0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_INTEWWUPT_WINE_DEFAUWT                        0x000000ff
#define smnBIF_CFG_DEV0_EPF0_VF15_1_INTEWWUPT_PIN_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP_WIST_DEFAUWT                         0x0000a000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP_DEFAUWT                              0x00000002
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP_DEFAUWT                            0x10000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTW_DEFAUWT                           0x00002810
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_CAP_DEFAUWT                              0x00011c03
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_CNTW_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_STATUS_DEFAUWT                           0x00000001
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP2_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTW2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS2_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_CAP2_DEFAUWT                             0x0000000e
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_CNTW2_DEFAUWT                            0x00000003
#define smnBIF_CFG_DEV0_EPF0_VF15_1_WINK_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_SWOT_CAP2_DEFAUWT                             0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_SWOT_CNTW2_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_SWOT_STATUS2_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_CAP_WIST_DEFAUWT                          0x0000c000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_CNTW_DEFAUWT                          0x00000080
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDW_WO_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDW_HI_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA_64_DEFAUWT                       0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK_64_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING_DEFAUWT                           0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING_64_DEFAUWT                        0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSIX_CAP_WIST_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSIX_MSG_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSIX_TABWE_DEFAUWT                            0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_MSIX_PBA_DEFAUWT                              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_DEFAUWT     0x11000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOW_SPECIFIC_HDW_DEFAUWT              0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOW_SPECIFIC1_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOW_SPECIFIC2_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_EWW_WPT_ENH_CAP_WIST_DEFAUWT         0x20020000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCOWW_EWW_STATUS_DEFAUWT                0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCOWW_EWW_MASK_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCOWW_EWW_SEVEWITY_DEFAUWT              0x00440010
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_COWW_EWW_STATUS_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_COWW_EWW_MASK_DEFAUWT                    0x00002000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_EWW_CAP_CNTW_DEFAUWT                 0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDW_WOG0_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDW_WOG1_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDW_WOG2_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDW_WOG3_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TWP_PWEFIX_WOG0_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TWP_PWEFIX_WOG1_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TWP_PWEFIX_WOG2_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TWP_PWEFIX_WOG3_DEFAUWT                  0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_ENH_CAP_WIST_DEFAUWT                 0x2c000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ATS_CNTW_DEFAUWT                         0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_AWI_ENH_CAP_WIST_DEFAUWT                 0x33000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_AWI_CAP_DEFAUWT                          0x00000000
#define smnBIF_CFG_DEV0_EPF0_VF15_1_PCIE_AWI_CNTW_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_pciemsix_amdgfx_MSIXTDEC
#define smnPCIEMSIX_VECT0_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT0_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT0_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT0_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT1_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT1_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT1_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT1_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT2_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT2_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT2_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT2_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT3_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT3_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT3_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT3_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT4_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT4_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT4_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT4_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT5_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT5_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT5_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT5_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT6_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT6_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT6_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT6_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT7_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT7_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT7_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT7_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT8_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT8_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT8_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT8_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT9_ADDW_WO_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT9_ADDW_HI_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT9_MSG_DATA_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT9_CONTWOW_DEFAUWT                                         0x00000000
#define smnPCIEMSIX_VECT10_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT10_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT10_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT10_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT11_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT11_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT11_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT11_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT12_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT12_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT12_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT12_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT13_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT13_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT13_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT13_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT14_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT14_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT14_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT14_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT15_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT15_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT15_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT15_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT16_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT16_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT16_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT16_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT17_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT17_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT17_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT17_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT18_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT18_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT18_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT18_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT19_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT19_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT19_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT19_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT20_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT20_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT20_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT20_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT21_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT21_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT21_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT21_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT22_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT22_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT22_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT22_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT23_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT23_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT23_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT23_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT24_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT24_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT24_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT24_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT25_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT25_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT25_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT25_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT26_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT26_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT26_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT26_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT27_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT27_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT27_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT27_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT28_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT28_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT28_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT28_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT29_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT29_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT29_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT29_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT30_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT30_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT30_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT30_CONTWOW_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT31_ADDW_WO_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT31_ADDW_HI_DEFAUWT                                        0x00000000
#define smnPCIEMSIX_VECT31_MSG_DATA_DEFAUWT                                       0x00000000
#define smnPCIEMSIX_VECT31_CONTWOW_DEFAUWT                                        0x00000000


// addwessBwock: nbio_nbif_pciemsix_amdgfx_MSIXPDEC
#define smnPCIEMSIX_PBA_DEFAUWT                                                   0x00000000


// addwessBwock: nbio_pcie_pswusp0_pciediw_p
#define smnPCIEP_WESEWVED_DEFAUWT                                                 0x00000000
#define smnPCIEP_SCWATCH_DEFAUWT                                                  0x00000000
#define smnPCIEP_POWT_CNTW_DEFAUWT                                                0x00010009
#define smnPCIE_TX_CNTW_DEFAUWT                                                   0x00508000
#define smnPCIE_TX_WEQUESTEW_ID_DEFAUWT                                           0x00000000
#define smnPCIE_TX_VENDOW_SPECIFIC_DEFAUWT                                        0x00000000
#define smnPCIE_TX_WEQUEST_NUM_CNTW_DEFAUWT                                       0x02000000
#define smnPCIE_TX_SEQ_DEFAUWT                                                    0x00000000
#define smnPCIE_TX_WEPWAY_DEFAUWT                                                 0x00900003
#define smnPCIE_TX_ACK_WATENCY_WIMIT_DEFAUWT                                      0x00000000
#define smnPCIE_TX_CWEDITS_ADVT_P_DEFAUWT                                         0x00000000
#define smnPCIE_TX_CWEDITS_ADVT_NP_DEFAUWT                                        0x00000000
#define smnPCIE_TX_CWEDITS_ADVT_CPW_DEFAUWT                                       0x00000000
#define smnPCIE_TX_CWEDITS_INIT_P_DEFAUWT                                         0x00000000
#define smnPCIE_TX_CWEDITS_INIT_NP_DEFAUWT                                        0x00000000
#define smnPCIE_TX_CWEDITS_INIT_CPW_DEFAUWT                                       0x00000000
#define smnPCIE_TX_CWEDITS_STATUS_DEFAUWT                                         0x00000000
#define smnPCIE_TX_CWEDITS_FCU_THWESHOWD_DEFAUWT                                  0x03330333
#define smnPCIE_P_POWT_WANE_STATUS_DEFAUWT                                        0x00000000
#define smnPCIE_FC_P_DEFAUWT                                                      0x00000208
#define smnPCIE_FC_NP_DEFAUWT                                                     0x00000202
#define smnPCIE_FC_CPW_DEFAUWT                                                    0x00000000
#define smnPSWUSP0_PCIE_EWW_CNTW_DEFAUWT                                          0x00000500
#define smnPSWUSP0_PCIE_WX_CNTW_DEFAUWT                                           0x01084000
#define smnPCIE_WX_EXPECTED_SEQNUM_DEFAUWT                                        0x00000000
#define smnPCIE_WX_VENDOW_SPECIFIC_DEFAUWT                                        0x00000000
#define smnPCIE_WX_CNTW3_DEFAUWT                                                  0x00000000
#define smnPCIE_WX_CWEDITS_AWWOCATED_P_DEFAUWT                                    0x00000000
#define smnPCIE_WX_CWEDITS_AWWOCATED_NP_DEFAUWT                                   0x00000000
#define smnPCIE_WX_CWEDITS_AWWOCATED_CPW_DEFAUWT                                  0x00000000
#define smnPCIEP_EWWOW_INJECT_PHYSICAW_DEFAUWT                                    0x00000000
#define smnPCIEP_EWWOW_INJECT_TWANSACTION_DEFAUWT                                 0x00000000
#define smnPCIEP_SWIOV_PWIV_CTWW_DEFAUWT                                          0x00000000
#define smnPCIEP_NAK_COUNTEW_DEFAUWT                                              0x00000000
#define smnPCIE_WC_CNTW_DEFAUWT                                                   0x40010050
#define smnPCIE_WC_TWAINING_CNTW_DEFAUWT                                          0x94009880
#define smnPCIE_WC_WINK_WIDTH_CNTW_DEFAUWT                                        0xda800006
#define smnPCIE_WC_N_FTS_CNTW_DEFAUWT                                             0x00ff820c
#define smnPSWUSP0_PCIE_WC_SPEED_CNTW_DEFAUWT                                     0x04400100
#define smnPCIE_WC_STATE0_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE1_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE2_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE3_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE4_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE5_DEFAUWT                                                 0x00000000
#define smnPCIE_WINK_MANAGEMENT_CNTW2_DEFAUWT                                     0x00000000
#define smnPSWUSP0_PCIE_WC_CNTW2_DEFAUWT                                          0x96180280
#define smnPCIE_WC_BW_CHANGE_CNTW_DEFAUWT                                         0x00000000
#define smnPCIE_WC_CDW_CNTW_DEFAUWT                                               0x01018060
#define smnPCIE_WC_WANE_CNTW_DEFAUWT                                              0x00000000
#define smnPCIE_WC_CNTW3_DEFAUWT                                                  0x2850a020
#define smnPCIE_WC_CNTW4_DEFAUWT                                                  0x0340048c
#define smnPCIE_WC_CNTW5_DEFAUWT                                                  0x40410b2c
#define smnPCIE_WC_FOWCE_COEFF_DEFAUWT                                            0x00080000
#define smnPCIE_WC_BEST_EQ_SETTINGS_DEFAUWT                                       0x00000000
#define smnPCIE_WC_FOWCE_EQ_WEQ_COEFF_DEFAUWT                                     0x00000000
#define smnPCIE_WC_CNTW6_DEFAUWT                                                  0x8a000010
#define smnPCIE_WC_CNTW7_DEFAUWT                                                  0x8000020e
#define smnPCIE_WINK_MANAGEMENT_STATUS_DEFAUWT                                    0x00000000
#define smnPCIE_WINK_MANAGEMENT_MASK_DEFAUWT                                      0x00003fff
#define smnPCIE_WINK_MANAGEMENT_CNTW_DEFAUWT                                      0x00000000
#define smnPCIEP_STWAP_WC_DEFAUWT                                                 0x00000000
#define smnPSWUSP0_PCIEP_STWAP_MISC_DEFAUWT                                       0x00000000
#define smnPCIE_WC_W1_PM_SUBSTATE_DEFAUWT                                         0x00540000
#define smnPCIE_WC_W1_PM_SUBSTATE2_DEFAUWT                                        0x00000000
#define smnPCIE_WC_POWT_OWDEW_DEFAUWT                                             0x00000000
#define smnPCIEP_BCH_ECC_CNTW_DEFAUWT                                             0x00000100


// addwessBwock: nbio_pcie_pciediw
#define smnPCIE_WESEWVED_DEFAUWT                                                  0x00000000
#define smnPCIE_SCWATCH_DEFAUWT                                                   0x00000000
#define smnPCIE_WX_NUM_NAK_DEFAUWT                                                0x00000000
#define smnPCIE_WX_NUM_NAK_GENEWATED_DEFAUWT                                      0x00000000
#define smnPCIE_CNTW_DEFAUWT                                                      0x80e31000
#define smnPCIE_CONFIG_CNTW_DEFAUWT                                               0x0800010f
#define smnPCIE_TX_TWACKING_ADDW_WO_DEFAUWT                                       0x00000000
#define smnPCIE_TX_TWACKING_ADDW_HI_DEFAUWT                                       0x00000000
#define smnPCIE_TX_TWACKING_CTWW_STATUS_DEFAUWT                                   0x00000000
#define smnPCIE_BW_BY_UNITID_DEFAUWT                                              0x00000000
#define smnPCIE_CNTW2_DEFAUWT                                                     0x0e000109
#define smnPCIE_WX_CNTW2_DEFAUWT                                                  0x00000000
#define smnPCIE_TX_F0_ATTW_CNTW_DEFAUWT                                           0x00000000
#define smnPCIE_TX_SWUS_ATTW_CNTW_DEFAUWT                                         0x00000000
#define smnPCIE_CI_CNTW_DEFAUWT                                                   0x00000010
#define smnPCIE_BUS_CNTW_DEFAUWT                                                  0x00000000
#define smnPCIE_WC_STATE6_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE7_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE8_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE9_DEFAUWT                                                 0x00000000
#define smnPCIE_WC_STATE10_DEFAUWT                                                0x00000000
#define smnPCIE_WC_STATE11_DEFAUWT                                                0x00000000
#define smnPCIE_WC_STATUS1_DEFAUWT                                                0x00000000
#define smnPCIE_WC_STATUS2_DEFAUWT                                                0x00000000
#define smnPCIE_WPW_CNTW_DEFAUWT                                                  0x00000005
#define smnPCIE_WX_WAST_TWP0_DEFAUWT                                              0x00000000
#define smnPCIE_WX_WAST_TWP1_DEFAUWT                                              0x00000000
#define smnPCIE_WX_WAST_TWP2_DEFAUWT                                              0x00000000
#define smnPCIE_WX_WAST_TWP3_DEFAUWT                                              0x00000000
#define smnPCIE_TX_WAST_TWP0_DEFAUWT                                              0x00000000
#define smnPCIE_TX_WAST_TWP1_DEFAUWT                                              0x00000000
#define smnPCIE_TX_WAST_TWP2_DEFAUWT                                              0x00000000
#define smnPCIE_TX_WAST_TWP3_DEFAUWT                                              0x00000000
#define smnPCIE_I2C_WEG_ADDW_EXPAND_DEFAUWT                                       0x00000000
#define smnPCIE_I2C_WEG_DATA_DEFAUWT                                              0x00000000
#define smnPCIE_CFG_CNTW_DEFAUWT                                                  0x00000000
#define smnPCIE_WC_PM_CNTW_DEFAUWT                                                0x76543210
#define smnPCIE_WC_POWT_OWDEW_CNTW_DEFAUWT                                        0x00000000
#define smnPCIE_P_CNTW_DEFAUWT                                                    0x00010000
#define smnPCIE_P_BUF_STATUS_DEFAUWT                                              0x00000000
#define smnPCIE_P_DECODEW_STATUS_DEFAUWT                                          0x00000000
#define smnPCIE_P_MISC_STATUS_DEFAUWT                                             0x00000000
#define smnPCIE_P_WCV_W0S_FTS_DET_DEFAUWT                                         0x000000ff
#define smnPCIE_WX_AD_DEFAUWT                                                     0x00000002
#define smnPCIE_SDP_CTWW_DEFAUWT                                                  0x00000002
#define smnPCIE_SDP_SWUS_SWV_ATTW_CTWW_DEFAUWT                                    0x00000000
#define smnPCIE_PEWF_COUNT_CNTW_DEFAUWT                                           0x00000000
#define smnPCIE_PEWF_CNTW_TXCWK_DEFAUWT                                           0x00000000
#define smnPCIE_PEWF_COUNT0_TXCWK_DEFAUWT                                         0x00000000
#define smnPCIE_PEWF_COUNT1_TXCWK_DEFAUWT                                         0x00000000
#define smnPCIE_PEWF_CNTW_MST_W_CWK_DEFAUWT                                       0x00000000
#define smnPCIE_PEWF_COUNT0_MST_W_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_COUNT1_MST_W_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_CNTW_MST_C_CWK_DEFAUWT                                       0x00000000
#define smnPCIE_PEWF_COUNT0_MST_C_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_COUNT1_MST_C_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_CNTW_SWV_W_CWK_DEFAUWT                                       0x00000000
#define smnPCIE_PEWF_COUNT0_SWV_W_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_COUNT1_SWV_W_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_CNTW_SWV_S_C_CWK_DEFAUWT                                     0x00000000
#define smnPCIE_PEWF_COUNT0_SWV_S_C_CWK_DEFAUWT                                   0x00000000
#define smnPCIE_PEWF_COUNT1_SWV_S_C_CWK_DEFAUWT                                   0x00000000
#define smnPCIE_PEWF_CNTW_SWV_NS_C_CWK_DEFAUWT                                    0x00000000
#define smnPCIE_PEWF_COUNT0_SWV_NS_C_CWK_DEFAUWT                                  0x00000000
#define smnPCIE_PEWF_COUNT1_SWV_NS_C_CWK_DEFAUWT                                  0x00000000
#define smnPCIE_PEWF_CNTW_EVENT0_POWT_SEW_DEFAUWT                                 0x00000000
#define smnPCIE_PEWF_CNTW_EVENT1_POWT_SEW_DEFAUWT                                 0x00000000
#define smnPCIE_PEWF_CNTW_TXCWK2_DEFAUWT                                          0x00000000
#define smnPCIE_PEWF_COUNT0_TXCWK2_DEFAUWT                                        0x00000000
#define smnPCIE_PEWF_COUNT1_TXCWK2_DEFAUWT                                        0x00000000
#define smnPCIE_PWBS_CWW_DEFAUWT                                                  0x00000000
#define smnPCIE_PWBS_STATUS1_DEFAUWT                                              0x00000000
#define smnPCIE_PWBS_STATUS2_DEFAUWT                                              0x00000000
#define smnPCIE_PWBS_FWEEWUN_DEFAUWT                                              0x00000000
#define smnPCIE_PWBS_MISC_DEFAUWT                                                 0x00000000
#define smnPCIE_PWBS_USEW_PATTEWN_DEFAUWT                                         0x00000000
#define smnPCIE_PWBS_WO_BITCNT_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_HI_BITCNT_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_0_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_1_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_2_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_3_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_4_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_5_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_6_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_7_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_8_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_9_DEFAUWT                                             0x00000000
#define smnPCIE_PWBS_EWWCNT_10_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_11_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_12_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_13_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_14_DEFAUWT                                            0x00000000
#define smnPCIE_PWBS_EWWCNT_15_DEFAUWT                                            0x00000000
#define smnSWWST_COMMAND_STATUS_DEFAUWT                                           0x00000000
#define smnSWWST_GENEWAW_CONTWOW_DEFAUWT                                          0x02001002
#define smnSWWST_COMMAND_0_DEFAUWT                                                0x00000000
#define smnSWWST_COMMAND_1_DEFAUWT                                                0x04000000
#define smnSWWST_CONTWOW_0_DEFAUWT                                                0x5600ff00
#define smnSWWST_CONTWOW_1_DEFAUWT                                                0xc220ffff
#define smnSWWST_CONTWOW_2_DEFAUWT                                                0x00000000
#define smnSWWST_CONTWOW_3_DEFAUWT                                                0x00000000
#define smnSWWST_CONTWOW_4_DEFAUWT                                                0x5c00ff01
#define smnSWWST_CONTWOW_5_DEFAUWT                                                0xfe20ffff
#define smnSWWST_CONTWOW_6_DEFAUWT                                                0x000007ff
#define smnSWWST_EP_COMMAND_0_DEFAUWT                                             0x00000000
#define smnSWWST_EP_CONTWOW_0_DEFAUWT                                             0x00000500
#define smnCPM_CONTWOW_DEFAUWT                                                    0x00803e00
#define smnSMN_APEWTUWE_ID_A_DEFAUWT                                              0x00000000
#define smnSMN_APEWTUWE_ID_B_DEFAUWT                                              0x00000000
#define smnWSMU_MASTEW_CONTWOW_DEFAUWT                                            0x00000000
#define smnWSMU_SWAVE_CONTWOW_DEFAUWT                                             0x00000001
#define smnWSMU_POWEW_GATING_CONTWOW_DEFAUWT                                      0x00000800
#define smnWSMU_BIOS_TIMEW_CMD_DEFAUWT                                            0x00000000
#define smnWSMU_BIOS_TIMEW_CNTW_DEFAUWT                                           0x00000064
#define smnWNCNT_CONTWOW_DEFAUWT                                                  0x00000000
#define smnCFG_WNC_WINDOW_WEGISTEW_DEFAUWT                                        0x00000000
#define smnWNCNT_QUAN_THWD_DEFAUWT                                                0x00000000
#define smnWNCNT_WEIGHT_DEFAUWT                                                   0x00000000
#define smnWNC_TOTAW_WACC_WEGISTEW_DEFAUWT                                        0x00000000
#define smnWNC_BW_WACC_WEGISTEW_DEFAUWT                                           0x00000000
#define smnWNC_CMN_WACC_WEGISTEW_DEFAUWT                                          0x00000000
#define smnSMU_INT_PIN_SHAWING_POWT_INDICATOW_DEFAUWT                             0x00000000
#define smnSMU_PCIE_FENCED1_WEG_DEFAUWT                                           0x00000000
#define smnSMU_PCIE_FENCED2_WEG_DEFAUWT                                           0x00000000


// addwessBwock: nbio_pipe_pcs_dwc_e12mp_phy_x4_ns0_dwc_e12mp_phy_x4_ns_UP16_dwc_e12mp_phy_x4_ns_UP16_mem_map
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_IDCODE_WO_DEFAUWT                     0x000074cd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_IDCODE_HI_DEFAUWT                     0x00000733
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WEFCWK_OVWD_IN_DEFAUWT                0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_OVWD_IN_0_DEFAUWT               0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_OVWD_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_OVWD_IN_0_DEFAUWT               0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_OVWD_IN_1_DEFAUWT               0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_SUP_OVWD_IN_DEFAUWT                   0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_SUP_OVWD_OUT_DEFAUWT                  0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WVW_OVWD_IN_DEFAUWT                   0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ASIC_IN_DEFAUWT                       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WVW_ASIC_IN_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_ANA_STAT_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWA_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWA_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWA_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWA_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWA_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWB_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWB_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWB_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWB_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_MPWWB_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_WTUNE_CTWW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_SWITCH_PWW_MEAS_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_SWITCH_MISC_MEAS_DEFAUWT              0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_ANA_BG_DEFAUWT                            0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_CONFIG_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_STAT_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_WX_SET_VAW_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_WX_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_TXDN_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUP_DIG_WTUNE_TXUP_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE0_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE1_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE2_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANE3_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W0_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W1_DEFAUWT             0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W2_DEFAUWT             0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W3_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W4_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W5_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W6_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W7_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W12_DEFAUWT            0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W14_DEFAUWT            0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W15_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W16_DEFAUWT            0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W18_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W19_DEFAUWT            0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W20_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W21_DEFAUWT            0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W22_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W23_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W24_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W25_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W26_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W28_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W29_DEFAUWT            0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B0_W31_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W0_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W1_DEFAUWT             0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W2_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W3_DEFAUWT             0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W4_DEFAUWT             0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W5_DEFAUWT             0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W6_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W8_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W10_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W14_DEFAUWT            0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W15_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W16_DEFAUWT            0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W17_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W18_DEFAUWT            0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W19_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W20_DEFAUWT            0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W21_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W22_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W23_DEFAUWT            0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W24_DEFAUWT            0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W25_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W26_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W27_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W28_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W29_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B1_W31_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W0_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W2_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W3_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W4_DEFAUWT             0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W5_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W6_DEFAUWT             0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W7_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W8_DEFAUWT             0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W9_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W10_DEFAUWT            0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W13_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W14_DEFAUWT            0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W15_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W16_DEFAUWT            0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W17_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W18_DEFAUWT            0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W19_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W20_DEFAUWT            0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W21_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W22_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W23_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W24_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W25_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W26_DEFAUWT            0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W27_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W28_DEFAUWT            0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W29_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W30_DEFAUWT            0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B2_W31_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W0_DEFAUWT             0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W1_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W2_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W3_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W4_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W5_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W7_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W8_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W12_DEFAUWT            0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W14_DEFAUWT            0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W15_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W16_DEFAUWT            0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W18_DEFAUWT            0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W20_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W22_DEFAUWT            0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W24_DEFAUWT            0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W25_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W26_DEFAUWT            0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W27_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W28_DEFAUWT            0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W29_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W30_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B3_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W0_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W2_DEFAUWT             0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W3_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W4_DEFAUWT             0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W5_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W6_DEFAUWT             0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W7_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W8_DEFAUWT             0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W9_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W10_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W11_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W12_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W13_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W15_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W17_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W18_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W19_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W20_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W21_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W23_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W26_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W29_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B4_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W0_DEFAUWT             0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W3_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W6_DEFAUWT             0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W12_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W13_DEFAUWT            0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W15_DEFAUWT            0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W16_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W17_DEFAUWT            0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W18_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W19_DEFAUWT            0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W20_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W21_DEFAUWT            0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W22_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W23_DEFAUWT            0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W24_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W25_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W26_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B5_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W0_DEFAUWT             0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W3_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W6_DEFAUWT             0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W9_DEFAUWT             0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W12_DEFAUWT            0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W13_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W15_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W18_DEFAUWT            0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W19_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W20_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W21_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W24_DEFAUWT            0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W25_DEFAUWT            0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W27_DEFAUWT            0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W28_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W29_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W30_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B6_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W0_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W2_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W4_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W5_DEFAUWT             0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W6_DEFAUWT             0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W8_DEFAUWT             0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W10_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W12_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W13_DEFAUWT            0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W14_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W15_DEFAUWT            0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W16_DEFAUWT            0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W17_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W18_DEFAUWT            0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W19_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W21_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W23_DEFAUWT            0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W24_DEFAUWT            0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W27_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W28_DEFAUWT            0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W29_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN2_B7_W31_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W1_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W5_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W6_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W7_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W9_DEFAUWT             0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W10_DEFAUWT            0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W11_DEFAUWT            0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W12_DEFAUWT            0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W13_DEFAUWT            0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W14_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W15_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W16_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W18_DEFAUWT            0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W21_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W22_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W24_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W25_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W26_DEFAUWT            0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W27_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W28_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B0_W31_DEFAUWT            0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W0_DEFAUWT             0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W1_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W2_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W3_DEFAUWT             0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W4_DEFAUWT             0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W5_DEFAUWT             0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W6_DEFAUWT             0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W7_DEFAUWT             0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W8_DEFAUWT             0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W9_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W10_DEFAUWT            0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W11_DEFAUWT            0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W12_DEFAUWT            0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W13_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W14_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W16_DEFAUWT            0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W17_DEFAUWT            0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W18_DEFAUWT            0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W20_DEFAUWT            0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W21_DEFAUWT            0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W23_DEFAUWT            0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W25_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W26_DEFAUWT            0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W27_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W29_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W30_DEFAUWT            0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B1_W31_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W0_DEFAUWT             0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W1_DEFAUWT             0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W4_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W5_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W8_DEFAUWT             0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W9_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W10_DEFAUWT            0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W11_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W12_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W13_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W14_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W15_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W17_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W19_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W21_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W22_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W23_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W24_DEFAUWT            0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W25_DEFAUWT            0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W26_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W27_DEFAUWT            0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W28_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W29_DEFAUWT            0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W30_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B2_W31_DEFAUWT            0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W0_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W1_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W2_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W3_DEFAUWT             0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W4_DEFAUWT             0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W5_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W6_DEFAUWT             0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W7_DEFAUWT             0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W8_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W9_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W10_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W11_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W12_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W13_DEFAUWT            0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W14_DEFAUWT            0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W15_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W17_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W18_DEFAUWT            0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W19_DEFAUWT            0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W20_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W21_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W23_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W24_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W27_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W29_DEFAUWT            0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W30_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B3_W31_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W0_DEFAUWT             0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W2_DEFAUWT             0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W3_DEFAUWT             0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W4_DEFAUWT             0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W5_DEFAUWT             0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W7_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W9_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W10_DEFAUWT            0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W11_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W12_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W13_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W16_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W17_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W18_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W19_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W20_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W21_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W22_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W23_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W24_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W25_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W26_DEFAUWT            0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W27_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W28_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W29_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W30_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B4_W31_DEFAUWT            0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W0_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W2_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W3_DEFAUWT             0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W4_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W5_DEFAUWT             0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W6_DEFAUWT             0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W7_DEFAUWT             0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W8_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W9_DEFAUWT             0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W10_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W12_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W13_DEFAUWT            0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W15_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W16_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W17_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W18_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W19_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W20_DEFAUWT            0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W22_DEFAUWT            0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W23_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W24_DEFAUWT            0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W25_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W26_DEFAUWT            0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W27_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W28_DEFAUWT            0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W29_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W30_DEFAUWT            0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B5_W31_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W0_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W1_DEFAUWT             0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W2_DEFAUWT             0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W3_DEFAUWT             0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W4_DEFAUWT             0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W5_DEFAUWT             0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W6_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W7_DEFAUWT             0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W8_DEFAUWT             0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W9_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W10_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W12_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W13_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W15_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W16_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W17_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W18_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W20_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W23_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W24_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W25_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W26_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W27_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W28_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W29_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W30_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B6_W31_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W0_DEFAUWT             0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W2_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W3_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W4_DEFAUWT             0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W5_DEFAUWT             0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W6_DEFAUWT             0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W7_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W8_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W10_DEFAUWT            0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W11_DEFAUWT            0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W12_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W14_DEFAUWT            0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W15_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W16_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W17_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W18_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W20_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W21_DEFAUWT            0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W22_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W24_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W25_DEFAUWT            0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W26_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W27_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W28_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W29_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W30_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN3_B7_W31_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W1_DEFAUWT             0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W2_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W3_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W4_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W5_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W6_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W7_DEFAUWT             0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W8_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W9_DEFAUWT             0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W10_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W11_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W12_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W13_DEFAUWT            0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W14_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W15_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W16_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W17_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W18_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W19_DEFAUWT            0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W21_DEFAUWT            0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W22_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W23_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W24_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W25_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W27_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W28_DEFAUWT            0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W29_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W30_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B0_W31_DEFAUWT            0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W0_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W2_DEFAUWT             0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W4_DEFAUWT             0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W5_DEFAUWT             0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W8_DEFAUWT             0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W9_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W10_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W11_DEFAUWT            0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W12_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W13_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W14_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W15_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W16_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W17_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W18_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W19_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W20_DEFAUWT            0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W21_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W23_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W24_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W25_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W26_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W27_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B1_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W2_DEFAUWT             0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W3_DEFAUWT             0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W4_DEFAUWT             0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W5_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W7_DEFAUWT             0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W8_DEFAUWT             0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W9_DEFAUWT             0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W10_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W11_DEFAUWT            0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W12_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W14_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W16_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W17_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W20_DEFAUWT            0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W21_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W22_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W23_DEFAUWT            0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W25_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W26_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W27_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W28_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W29_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W30_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B2_W31_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W0_DEFAUWT             0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W1_DEFAUWT             0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W2_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W3_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W4_DEFAUWT             0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W5_DEFAUWT             0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W6_DEFAUWT             0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W12_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W14_DEFAUWT            0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W16_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W17_DEFAUWT            0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W20_DEFAUWT            0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W21_DEFAUWT            0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W22_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W23_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W24_DEFAUWT            0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W25_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W26_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W27_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W28_DEFAUWT            0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W29_DEFAUWT            0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W30_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B3_W31_DEFAUWT            0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W0_DEFAUWT             0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W1_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W2_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W3_DEFAUWT             0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W4_DEFAUWT             0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W5_DEFAUWT             0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W6_DEFAUWT             0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W7_DEFAUWT             0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W9_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W10_DEFAUWT            0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W11_DEFAUWT            0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W12_DEFAUWT            0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W13_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W15_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W16_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W17_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W18_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W19_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W22_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W23_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W24_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W25_DEFAUWT            0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W26_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W27_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W28_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W29_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W30_DEFAUWT            0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B4_W31_DEFAUWT            0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W0_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W1_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W2_DEFAUWT             0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W4_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W5_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W8_DEFAUWT             0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W9_DEFAUWT             0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W10_DEFAUWT            0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W11_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W12_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W13_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W14_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W17_DEFAUWT            0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W18_DEFAUWT            0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W19_DEFAUWT            0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W20_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W21_DEFAUWT            0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W22_DEFAUWT            0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W23_DEFAUWT            0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W24_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W25_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W26_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W27_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W28_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W29_DEFAUWT            0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W30_DEFAUWT            0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B5_W31_DEFAUWT            0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W0_DEFAUWT             0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W1_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W2_DEFAUWT             0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W3_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W4_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W6_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W7_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W9_DEFAUWT             0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W10_DEFAUWT            0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W11_DEFAUWT            0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W12_DEFAUWT            0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W13_DEFAUWT            0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W14_DEFAUWT            0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W15_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W16_DEFAUWT            0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W17_DEFAUWT            0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W18_DEFAUWT            0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W19_DEFAUWT            0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W20_DEFAUWT            0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W21_DEFAUWT            0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W22_DEFAUWT            0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W23_DEFAUWT            0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W24_DEFAUWT            0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W27_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B6_W31_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W1_DEFAUWT             0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W2_DEFAUWT             0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W3_DEFAUWT             0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W4_DEFAUWT             0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W6_DEFAUWT             0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W8_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W9_DEFAUWT             0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W10_DEFAUWT            0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W11_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W12_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W13_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W14_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W15_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W16_DEFAUWT            0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W17_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W18_DEFAUWT            0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W19_DEFAUWT            0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W20_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W21_DEFAUWT            0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W22_DEFAUWT            0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W23_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W24_DEFAUWT            0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W25_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W26_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W27_DEFAUWT            0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W28_DEFAUWT            0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN4_B7_W31_DEFAUWT            0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W0_DEFAUWT             0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W1_DEFAUWT             0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W2_DEFAUWT             0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W3_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W5_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W6_DEFAUWT             0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W8_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W13_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W14_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W15_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W16_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W17_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W18_DEFAUWT            0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W22_DEFAUWT            0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W24_DEFAUWT            0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W25_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W27_DEFAUWT            0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W29_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W30_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B0_W31_DEFAUWT            0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W0_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W1_DEFAUWT             0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W2_DEFAUWT             0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W3_DEFAUWT             0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W4_DEFAUWT             0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W6_DEFAUWT             0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W7_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W8_DEFAUWT             0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W9_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W10_DEFAUWT            0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W11_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W12_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W13_DEFAUWT            0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W15_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W16_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W17_DEFAUWT            0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W18_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W19_DEFAUWT            0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W20_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W21_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W22_DEFAUWT            0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W23_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W28_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B1_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W0_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W1_DEFAUWT             0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W2_DEFAUWT             0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W3_DEFAUWT             0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W4_DEFAUWT             0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W5_DEFAUWT             0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W7_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W8_DEFAUWT             0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W9_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W10_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W11_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W12_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W13_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W14_DEFAUWT            0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W15_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W16_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W17_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W18_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W19_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W21_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W22_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W23_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W24_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W25_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W26_DEFAUWT            0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W27_DEFAUWT            0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W28_DEFAUWT            0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W29_DEFAUWT            0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W30_DEFAUWT            0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B2_W31_DEFAUWT            0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W0_DEFAUWT             0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W1_DEFAUWT             0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W2_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W3_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W4_DEFAUWT             0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W5_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W7_DEFAUWT             0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W10_DEFAUWT            0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W11_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W12_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W15_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W16_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W17_DEFAUWT            0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W18_DEFAUWT            0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W19_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W21_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W22_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W23_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W24_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W25_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W26_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W27_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W28_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W29_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W30_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B3_W31_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W1_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W2_DEFAUWT             0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W3_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W4_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W5_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W6_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W7_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W8_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W9_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W10_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W11_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W12_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W13_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W14_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W15_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W16_DEFAUWT            0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W17_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W18_DEFAUWT            0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W20_DEFAUWT            0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W23_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W24_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W25_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W27_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W28_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W29_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W30_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B4_W31_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W0_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W1_DEFAUWT             0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W2_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W3_DEFAUWT             0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W4_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W5_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W6_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W7_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W8_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W9_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W10_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W11_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W12_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W13_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W14_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W15_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W16_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W17_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W18_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W20_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W21_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W22_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W23_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W24_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W25_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W26_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W28_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W29_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W30_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B5_W31_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W0_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W1_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W2_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W3_DEFAUWT             0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W4_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W5_DEFAUWT             0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W6_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W7_DEFAUWT             0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W8_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W9_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W10_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W11_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W12_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W13_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W14_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W15_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W16_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W17_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W18_DEFAUWT            0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W19_DEFAUWT            0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W20_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W22_DEFAUWT            0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W23_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W24_DEFAUWT            0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W25_DEFAUWT            0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W26_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W30_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B6_W31_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W3_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W9_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W13_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W14_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W15_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W17_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W18_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W19_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W20_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W21_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W23_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W26_DEFAUWT            0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W28_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN5_B7_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W2_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W3_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W4_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W5_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W7_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W8_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W9_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W10_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W11_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W12_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W14_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W17_DEFAUWT            0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W19_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W21_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W24_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W25_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W26_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W28_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W29_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B0_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W0_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W1_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W2_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W3_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W4_DEFAUWT             0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W6_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W15_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W16_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W17_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W18_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W19_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W21_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W22_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W23_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W25_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W28_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W30_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B1_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W1_DEFAUWT             0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W3_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W5_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W9_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W13_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W14_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W19_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W21_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W24_DEFAUWT            0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W25_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W26_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W27_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B2_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W0_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W1_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W6_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W8_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W12_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W13_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W14_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W17_DEFAUWT            0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B3_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B4_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B5_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MEM_CMN6_B6_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_CMN_CTW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWA_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWB_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMN_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE0_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE1_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE2_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANE3_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_IDCODE_WO_DEFAUWT                    0x000004cd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_IDCODE_HI_DEFAUWT                    0x00003006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WEFCWK_OVWD_IN_DEFAUWT               0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_OVWD_IN_0_DEFAUWT              0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_OVWD_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_OVWD_IN_0_DEFAUWT              0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_OVWD_IN_1_DEFAUWT              0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_SUP_OVWD_IN_DEFAUWT                  0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_SUP_OVWD_OUT_DEFAUWT                 0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WVW_OVWD_IN_DEFAUWT                  0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ASIC_IN_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WVW_ASIC_IN_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_ANA_STAT_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWA_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWA_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWA_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWA_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWA_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWB_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWB_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWB_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWB_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_MPWWB_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_WTUNE_CTWW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_SWITCH_PWW_MEAS_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_SWITCH_MISC_MEAS_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_ANA_BG_DEFAUWT                           0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_CONFIG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_STAT_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_WX_SET_VAW_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_WX_STAT_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_TXDN_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_SUPX_DIG_WTUNE_TXUP_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WANEX_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W0_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W1_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W2_DEFAUWT            0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W3_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W4_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W5_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W6_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W7_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W12_DEFAUWT           0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W14_DEFAUWT           0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W15_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W16_DEFAUWT           0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W18_DEFAUWT           0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W19_DEFAUWT           0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W20_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W21_DEFAUWT           0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W22_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W23_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W24_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W25_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W26_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W28_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W29_DEFAUWT           0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B0_W31_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W0_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W1_DEFAUWT            0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W2_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W3_DEFAUWT            0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W4_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W5_DEFAUWT            0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W6_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W8_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W10_DEFAUWT           0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W14_DEFAUWT           0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W15_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W16_DEFAUWT           0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W17_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W18_DEFAUWT           0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W19_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W20_DEFAUWT           0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W21_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W22_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W23_DEFAUWT           0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W24_DEFAUWT           0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W25_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W26_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W27_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W28_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W29_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B1_W31_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W0_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W2_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W3_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W4_DEFAUWT            0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W5_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W6_DEFAUWT            0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W7_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W8_DEFAUWT            0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W9_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W10_DEFAUWT           0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W13_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W14_DEFAUWT           0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W15_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W16_DEFAUWT           0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W17_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W18_DEFAUWT           0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W19_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W20_DEFAUWT           0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W21_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W22_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W23_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W24_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W25_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W26_DEFAUWT           0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W27_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W28_DEFAUWT           0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W29_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W30_DEFAUWT           0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B2_W31_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W0_DEFAUWT            0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W1_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W2_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W3_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W4_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W5_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W7_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W8_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W12_DEFAUWT           0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W14_DEFAUWT           0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W15_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W16_DEFAUWT           0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W18_DEFAUWT           0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W20_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W22_DEFAUWT           0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W24_DEFAUWT           0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W25_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W26_DEFAUWT           0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W27_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W28_DEFAUWT           0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W29_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W30_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B3_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W0_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W2_DEFAUWT            0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W3_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W4_DEFAUWT            0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W5_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W6_DEFAUWT            0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W7_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W8_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W9_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W10_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W11_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W12_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W13_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W15_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W17_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W18_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W19_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W20_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W21_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W23_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W26_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W29_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B4_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W0_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W3_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W6_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W12_DEFAUWT           0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W13_DEFAUWT           0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W15_DEFAUWT           0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W16_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W17_DEFAUWT           0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W18_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W19_DEFAUWT           0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W20_DEFAUWT           0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W21_DEFAUWT           0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W22_DEFAUWT           0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W23_DEFAUWT           0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W24_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W25_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W26_DEFAUWT           0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B5_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W0_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W3_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W6_DEFAUWT            0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W9_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W12_DEFAUWT           0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W13_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W15_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W18_DEFAUWT           0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W19_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W20_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W21_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W24_DEFAUWT           0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W25_DEFAUWT           0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W27_DEFAUWT           0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W28_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W29_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W30_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B6_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W0_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W2_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W4_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W5_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W6_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W8_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W10_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W12_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W13_DEFAUWT           0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W14_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W15_DEFAUWT           0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W16_DEFAUWT           0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W17_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W18_DEFAUWT           0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W19_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W21_DEFAUWT           0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W23_DEFAUWT           0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W24_DEFAUWT           0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W27_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W28_DEFAUWT           0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W29_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN2_B7_W31_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W1_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W5_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W6_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W7_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W9_DEFAUWT            0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W10_DEFAUWT           0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W11_DEFAUWT           0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W12_DEFAUWT           0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W13_DEFAUWT           0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W14_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W15_DEFAUWT           0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W16_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W18_DEFAUWT           0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W21_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W22_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W24_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W25_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W26_DEFAUWT           0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W27_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W28_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B0_W31_DEFAUWT           0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W0_DEFAUWT            0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W1_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W2_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W3_DEFAUWT            0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W4_DEFAUWT            0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W5_DEFAUWT            0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W6_DEFAUWT            0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W7_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W8_DEFAUWT            0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W9_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W10_DEFAUWT           0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W11_DEFAUWT           0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W12_DEFAUWT           0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W13_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W14_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W16_DEFAUWT           0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W17_DEFAUWT           0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W18_DEFAUWT           0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W20_DEFAUWT           0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W21_DEFAUWT           0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W23_DEFAUWT           0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W25_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W26_DEFAUWT           0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W27_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W29_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W30_DEFAUWT           0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B1_W31_DEFAUWT           0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W0_DEFAUWT            0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W1_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W4_DEFAUWT            0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W5_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W8_DEFAUWT            0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W9_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W10_DEFAUWT           0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W11_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W12_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W13_DEFAUWT           0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W14_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W15_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W17_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W19_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W21_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W22_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W23_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W24_DEFAUWT           0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W25_DEFAUWT           0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W26_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W27_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W28_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W29_DEFAUWT           0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W30_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B2_W31_DEFAUWT           0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W0_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W1_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W2_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W3_DEFAUWT            0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W4_DEFAUWT            0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W5_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W6_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W7_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W8_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W9_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W10_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W11_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W12_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W13_DEFAUWT           0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W14_DEFAUWT           0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W15_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W17_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W18_DEFAUWT           0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W19_DEFAUWT           0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W20_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W21_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W23_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W24_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W27_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W29_DEFAUWT           0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W30_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B3_W31_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W0_DEFAUWT            0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W2_DEFAUWT            0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W3_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W4_DEFAUWT            0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W5_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W7_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W9_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W10_DEFAUWT           0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W11_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W12_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W13_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W16_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W17_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W18_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W19_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W20_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W21_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W22_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W23_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W24_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W25_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W26_DEFAUWT           0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W27_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W28_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W29_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W30_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B4_W31_DEFAUWT           0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W0_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W2_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W3_DEFAUWT            0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W4_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W5_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W6_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W7_DEFAUWT            0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W8_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W9_DEFAUWT            0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W10_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W12_DEFAUWT           0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W13_DEFAUWT           0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W15_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W16_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W17_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W18_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W19_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W20_DEFAUWT           0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W22_DEFAUWT           0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W23_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W24_DEFAUWT           0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W25_DEFAUWT           0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W26_DEFAUWT           0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W27_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W28_DEFAUWT           0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W29_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W30_DEFAUWT           0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B5_W31_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W0_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W1_DEFAUWT            0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W2_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W3_DEFAUWT            0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W4_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W5_DEFAUWT            0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W6_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W7_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W8_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W9_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W10_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W12_DEFAUWT           0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W13_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W15_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W16_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W17_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W18_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W20_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W23_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W24_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W25_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W26_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W27_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W28_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W29_DEFAUWT           0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W30_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B6_W31_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W0_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W2_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W3_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W4_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W5_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W6_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W7_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W8_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W10_DEFAUWT           0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W11_DEFAUWT           0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W12_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W14_DEFAUWT           0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W15_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W16_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W17_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W18_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W20_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W21_DEFAUWT           0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W22_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W24_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W25_DEFAUWT           0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W26_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W27_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W28_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W29_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W30_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN3_B7_W31_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W1_DEFAUWT            0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W2_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W3_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W4_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W5_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W6_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W7_DEFAUWT            0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W8_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W9_DEFAUWT            0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W10_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W11_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W12_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W13_DEFAUWT           0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W14_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W15_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W16_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W17_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W18_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W19_DEFAUWT           0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W21_DEFAUWT           0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W22_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W23_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W24_DEFAUWT           0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W25_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W27_DEFAUWT           0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W28_DEFAUWT           0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W29_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W30_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B0_W31_DEFAUWT           0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W0_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W2_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W4_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W5_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W8_DEFAUWT            0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W9_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W10_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W11_DEFAUWT           0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W12_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W13_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W14_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W15_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W16_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W17_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W18_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W19_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W20_DEFAUWT           0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W21_DEFAUWT           0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W23_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W24_DEFAUWT           0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W25_DEFAUWT           0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W26_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W27_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B1_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W2_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W3_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W4_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W5_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W7_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W8_DEFAUWT            0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W9_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W10_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W11_DEFAUWT           0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W12_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W14_DEFAUWT           0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W16_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W17_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W20_DEFAUWT           0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W21_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W22_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W23_DEFAUWT           0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W25_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W26_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W27_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W28_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W29_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W30_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B2_W31_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W0_DEFAUWT            0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W1_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W2_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W3_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W4_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W5_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W6_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W12_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W14_DEFAUWT           0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W16_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W17_DEFAUWT           0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W20_DEFAUWT           0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W21_DEFAUWT           0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W22_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W23_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W24_DEFAUWT           0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W25_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W26_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W27_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W28_DEFAUWT           0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W29_DEFAUWT           0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W30_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B3_W31_DEFAUWT           0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W0_DEFAUWT            0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W1_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W2_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W3_DEFAUWT            0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W4_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W5_DEFAUWT            0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W6_DEFAUWT            0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W7_DEFAUWT            0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W9_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W10_DEFAUWT           0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W11_DEFAUWT           0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W12_DEFAUWT           0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W13_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W15_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W16_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W17_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W18_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W19_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W22_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W23_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W24_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W25_DEFAUWT           0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W26_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W27_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W28_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W29_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W30_DEFAUWT           0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B4_W31_DEFAUWT           0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W0_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W1_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W2_DEFAUWT            0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W4_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W5_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W8_DEFAUWT            0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W9_DEFAUWT            0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W10_DEFAUWT           0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W11_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W12_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W13_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W14_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W17_DEFAUWT           0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W18_DEFAUWT           0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W19_DEFAUWT           0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W20_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W21_DEFAUWT           0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W22_DEFAUWT           0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W23_DEFAUWT           0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W24_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W25_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W26_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W27_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W28_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W29_DEFAUWT           0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W30_DEFAUWT           0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B5_W31_DEFAUWT           0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W0_DEFAUWT            0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W1_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W2_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W3_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W4_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W6_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W7_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W9_DEFAUWT            0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W10_DEFAUWT           0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W11_DEFAUWT           0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W12_DEFAUWT           0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W13_DEFAUWT           0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W14_DEFAUWT           0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W15_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W16_DEFAUWT           0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W17_DEFAUWT           0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W18_DEFAUWT           0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W19_DEFAUWT           0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W20_DEFAUWT           0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W21_DEFAUWT           0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W22_DEFAUWT           0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W23_DEFAUWT           0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W24_DEFAUWT           0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W27_DEFAUWT           0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B6_W31_DEFAUWT           0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W1_DEFAUWT            0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W2_DEFAUWT            0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W3_DEFAUWT            0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W4_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W6_DEFAUWT            0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W8_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W9_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W10_DEFAUWT           0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W11_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W12_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W13_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W14_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W15_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W16_DEFAUWT           0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W17_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W18_DEFAUWT           0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W19_DEFAUWT           0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W20_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W21_DEFAUWT           0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W22_DEFAUWT           0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W23_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W24_DEFAUWT           0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W25_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W26_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W27_DEFAUWT           0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W28_DEFAUWT           0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN4_B7_W31_DEFAUWT           0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W0_DEFAUWT            0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W1_DEFAUWT            0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W2_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W3_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W5_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W6_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W8_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W13_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W14_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W15_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W16_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W17_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W18_DEFAUWT           0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W22_DEFAUWT           0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W24_DEFAUWT           0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W25_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W27_DEFAUWT           0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W29_DEFAUWT           0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W30_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B0_W31_DEFAUWT           0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W0_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W1_DEFAUWT            0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W2_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W3_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W4_DEFAUWT            0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W6_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W7_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W8_DEFAUWT            0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W9_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W10_DEFAUWT           0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W11_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W12_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W13_DEFAUWT           0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W15_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W16_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W17_DEFAUWT           0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W18_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W19_DEFAUWT           0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W20_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W21_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W22_DEFAUWT           0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W23_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W28_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B1_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W0_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W1_DEFAUWT            0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W2_DEFAUWT            0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W3_DEFAUWT            0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W4_DEFAUWT            0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W5_DEFAUWT            0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W7_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W8_DEFAUWT            0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W9_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W10_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W11_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W12_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W13_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W14_DEFAUWT           0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W15_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W16_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W17_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W18_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W19_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W21_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W22_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W23_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W24_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W25_DEFAUWT           0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W26_DEFAUWT           0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W27_DEFAUWT           0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W28_DEFAUWT           0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W29_DEFAUWT           0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W30_DEFAUWT           0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B2_W31_DEFAUWT           0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W0_DEFAUWT            0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W1_DEFAUWT            0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W2_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W3_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W4_DEFAUWT            0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W5_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W7_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W10_DEFAUWT           0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W11_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W12_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W15_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W16_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W17_DEFAUWT           0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W18_DEFAUWT           0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W19_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W21_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W22_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W23_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W24_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W25_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W26_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W27_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W28_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W29_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W30_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B3_W31_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W1_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W2_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W3_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W4_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W5_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W6_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W7_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W8_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W9_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W10_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W11_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W12_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W13_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W14_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W15_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W16_DEFAUWT           0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W17_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W18_DEFAUWT           0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W20_DEFAUWT           0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W23_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W24_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W25_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W27_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W28_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W29_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W30_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B4_W31_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W0_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W1_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W2_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W3_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W4_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W5_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W6_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W7_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W8_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W9_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W10_DEFAUWT           0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W11_DEFAUWT           0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W12_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W13_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W14_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W15_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W16_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W17_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W18_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W20_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W21_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W22_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W23_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W24_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W25_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W26_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W28_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W29_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W30_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B5_W31_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W0_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W1_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W2_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W3_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W4_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W5_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W6_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W7_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W8_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W9_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W10_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W11_DEFAUWT           0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W12_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W13_DEFAUWT           0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W14_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W15_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W16_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W17_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W18_DEFAUWT           0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W19_DEFAUWT           0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W20_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W22_DEFAUWT           0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W23_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W24_DEFAUWT           0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W25_DEFAUWT           0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W26_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W30_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B6_W31_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W3_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W9_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W13_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W14_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W15_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W17_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W18_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W19_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W20_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W21_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W23_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W26_DEFAUWT           0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W28_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN5_B7_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W2_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W3_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W4_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W5_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W7_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W8_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W9_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W10_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W11_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W12_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W14_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W17_DEFAUWT           0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W19_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W21_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W24_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W25_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W26_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W28_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W29_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B0_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W0_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W1_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W2_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W3_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W4_DEFAUWT            0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W6_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W15_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W16_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W17_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W18_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W19_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W21_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W22_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W23_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W25_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W28_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W30_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B1_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W1_DEFAUWT            0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W3_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W5_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W9_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W13_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W14_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W19_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W21_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W24_DEFAUWT           0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W25_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W26_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W27_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B2_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W0_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W1_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W6_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W8_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W12_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W13_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W14_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W17_DEFAUWT           0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B3_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B4_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B5_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MEM_CMN6_B6_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_CMN_CTW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWA_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWB_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWCMNX_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_0_WAWWANEX_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000


// addwessBwock: nbio_pipe_pcs_wcu_pcie_pcs_pwime_phyx4_pcs_pwime_diw
#define smnDXIO_HWDID_DEFAUWT                                                     0x00102000
#define smnDXIO_WINKAGE_WANEGWP_DEFAUWT                                           0x00000000
#define smnDXIO_WINKAGE_KPDMX_DEFAUWT                                             0x00000000
#define smnDXIO_WINKAGE_KPMX_DEFAUWT                                              0x00000000
#define smnDXIO_WINKAGE_KPFIFO_DEFAUWT                                            0x00000000
#define smnDXIO_WINKAGE_KPNP_DEFAUWT                                              0x00000000
#define smnPCS_WANEGWP0_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP1_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP2_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP3_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP4_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP5_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP6_MAPPING_DEFAUWT                                           0x00000000
#define smnPCS_WANEGWP7_MAPPING_DEFAUWT                                           0x00000000
#define smnMAC_CAPABIWITIES1_DEFAUWT                                              0x00000000
#define smnMAC_CAPABIWITIES2_DEFAUWT                                              0x00000000
#define smnPCS_CAPABIWITIES_DEFAUWT                                               0x00000000
#define smnPCS_EXTENDED_CAP_DEFAUWT                                               0x000099fc
#define smnPCS_APEWTUWE0_WOC_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE0_IDX_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE1_WOC_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE1_IDX_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE2_WOC_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE2_IDX_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE3_WOC_DEFAUWT                                              0x00000000
#define smnPCS_APEWTUWE3_IDX_DEFAUWT                                              0x00000000
#define smnDXIO_CFG_SOFT_WESET_DEFAUWT                                            0x00000000
#define smnKPX_WANE_DATA_SOFT_WESET1_DEFAUWT                                      0x00000000
#define smnKPX_WANE_DATA_SOFT_WESET_DEFAUWT                                       0x00000000
#define smnKPX_PMA_INFO_SOFT_WESET_DEFAUWT                                        0x00000000
#define smnPCS_PWIME_PHYX4_PCS_PMA_SOFT_WESET_DEFAUWT                             0x00000000
#define smnPCS_SOFT_WESET_DEFAUWT                                                 0x00000000
#define smnPCS_WCU_CNTW_DEFAUWT                                                   0x00000a00
#define smnPCS_PIPE_PEW_WANE_SOFT_WESET_DEFAUWT                                   0x00000000


// addwessBwock: nbio_wcu_kpfifo_kpfifo0_kpfifo_diw
#define smnKPFIFO0_PWI_TX_FIFO_HSCID_DEFAUWT                                      0x00000000
#define smnKPFIFO0_PWI_TX_FIFO_CONTWOW_WANE_0_DEFAUWT                             0x00000000
#define smnKPFIFO0_PWI_TX_FIFO_CONTWOW_WANE_1_DEFAUWT                             0x00000000
#define smnKPFIFO0_PWI_TX_FIFO_CONTWOW_WANE_2_DEFAUWT                             0x00000000
#define smnKPFIFO0_PWI_TX_FIFO_CONTWOW_WANE_3_DEFAUWT                             0x00000000
#define smnKPFIFO0_PCS_PMA_SOFT_WESET_DEFAUWT                                     0x00000000


// addwessBwock: nbio_wcu_kpnp_kpnp0_kpnp_diw
#define smnKPNP_SNPS0_KPNP_HWSCVEW_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS0_KPNP_PHY_INFO_DEFAUWT                                       0x00000000
#define smnKPNP_SNPS0_KPNP_WANE_ID_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS0_KPNP_WANE_WEQ_CONTWOW_DEFAUWT                               0x00000000
#define smnKPNP_SNPS0_KPNP_WANE_WEQ_STATUS_DEFAUWT                                0x00000000
#define smnKPNP_SNPS0_KPNP_PMA_CONTWOW0_DEFAUWT                                   0x00000000
#define smnKPNP_SNPS0_KPNP_PMA_CONTWOW1_DEFAUWT                                   0x000000b1
#define smnKPNP_SNPS0_KPNP_PMA_CONTWOW2_DEFAUWT                                   0x00000004
#define smnKPNP_SNPS0_KPNP_PHY_SOFT_WESET_DEFAUWT                                 0x00000000
#define smnKPNP_SNPS0_KPNP_WANE_SOFT_WESET_DEFAUWT                                0x000000ff
#define smnKPNP_SNPS0_WEG_WST_CTWW_DEFAUWT                                        0x00000001


// addwessBwock: nbio_pipe_pcs_pcs_cowe0_diw
#define smnPCS_PCIEX16_IP_IDENTITY_DEFAUWT                                        0x00000000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW0_DEFAUWT                                    0x03f50001
#define smnPCS_PCIEX16_GWOBAW_CONTWOW1_DEFAUWT                                    0x00000000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW2_DEFAUWT                                    0x00242078
#define smnPCS_PCIEX16_GWOBAW_CONTWOW3_DEFAUWT                                    0x00000010
#define smnPCS_PCIEX16_GWOBAW_CONTWOW4_DEFAUWT                                    0x00000000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW5_DEFAUWT                                    0x00000000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW6_DEFAUWT                                    0x00000000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW7_DEFAUWT                                    0x00000100
#define smnPCS_PCIEX16_GWOBAW_CONTWOW8_DEFAUWT                                    0x00000000
#define smnPCS_PCIEX16_WANE0_CONTWOW_DEFAUWT                                      0x00000000
#define smnPCS_PCIEX16_WANE1_CONTWOW_DEFAUWT                                      0x00000001
#define smnPCS_PCIEX16_WANE2_CONTWOW_DEFAUWT                                      0x00000002
#define smnPCS_PCIEX16_WANE3_CONTWOW_DEFAUWT                                      0x00000003
#define smnPCS_PCIEX16_WANE4_CONTWOW_DEFAUWT                                      0x00000004
#define smnPCS_PCIEX16_WANE5_CONTWOW_DEFAUWT                                      0x00000005
#define smnPCS_PCIEX16_WANE6_CONTWOW_DEFAUWT                                      0x00000006
#define smnPCS_PCIEX16_WANE7_CONTWOW_DEFAUWT                                      0x00000007
#define smnPCS_PCIEX16_WANE8_CONTWOW_DEFAUWT                                      0x00000008
#define smnPCS_PCIEX16_WANE9_CONTWOW_DEFAUWT                                      0x00000009
#define smnPCS_PCIEX16_WANE10_CONTWOW_DEFAUWT                                     0x0000000a
#define smnPCS_PCIEX16_WANE11_CONTWOW_DEFAUWT                                     0x0000000b
#define smnPCS_PCIEX16_WANE12_CONTWOW_DEFAUWT                                     0x0000000c
#define smnPCS_PCIEX16_WANE13_CONTWOW_DEFAUWT                                     0x0000000d
#define smnPCS_PCIEX16_WANE14_CONTWOW_DEFAUWT                                     0x0000000e
#define smnPCS_PCIEX16_WANE15_CONTWOW_DEFAUWT                                     0x0000000f
#define smnPCS_PCIEX16_GWOBAW_CONTWOW9_DEFAUWT                                    0x00001030
#define smnPCS_PCIEX16_GWOBAW_CONTWOW10_DEFAUWT                                   0x00ad0208
#define smnPCS_PCIEX16_GWOBAW_CONTWOW11_DEFAUWT                                   0x00060000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW12_DEFAUWT                                   0xc0500200
#define smnPCS_PCIEX16_GWOBAW_CONTWOW13_DEFAUWT                                   0x20040410
#define smnPCS_PCIEX16_GWOBAW_CONTWOW14_DEFAUWT                                   0x000f0000
#define smnPCS_PCIEX16_GWOBAW_CONTWOW15_DEFAUWT                                   0x02022230
#define smnPCS_PCIEX16_GWOBAW_CONTWOW16_DEFAUWT                                   0x03030310
#define smnPCS_PCIEX16_GWOBAW_CONTWOW17_DEFAUWT                                   0x00000000


// addwessBwock: nbio_pipe_pcs_pcs_pciex16_gaskt_pcs_pciex16_gaskt_diw
#define smnPCS_GWOBAW_CONTWOW17_DEFAUWT                                           0x00000003
#define smnPCS_GWOBAW_CONTWOW18_DEFAUWT                                           0x00000000
#define smnPCS_GWOBAW_CONTWOW19_DEFAUWT                                           0x0017b919
#define smnPCS_GWOBAW_CONTWOW20_DEFAUWT                                           0x000fb919
#define smnPCS_GWOBAW_CONTWOW21_DEFAUWT                                           0x010d3650
#define smnPCS_GWOBAW_CONTWOW22_DEFAUWT                                           0x00000000
#define smnPCS_GWOBAW_CONTWOW23_DEFAUWT                                           0x17dfdfdf
#define smnPCS_GWOBAW_CONTWOW24_DEFAUWT                                           0x00000077
#define smnPCS_GWOBAW_CONTWOW25_DEFAUWT                                           0x00000077
#define smnPCS_GWOBAW_CONTWOW26_DEFAUWT                                           0x30000077
#define smnPCS_GWOBAW_CONTWOW27_DEFAUWT                                           0x111b0546
#define smnPCS_GWOBAW_CONTWOW28_DEFAUWT                                           0x111b0546
#define smnPCS_GWOBAW_CONTWOW29_DEFAUWT                                           0x11220550
#define smnPCS_GWOBAW_CONTWOW30_DEFAUWT                                           0x00001800
#define smnPCS_STATUS1_DEFAUWT                                                    0x00000000
#define smnPCS_WANE0_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE1_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE2_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE3_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE4_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE5_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE6_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE7_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE8_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE9_CNTWW1_DEFAUWT                                               0x00000002
#define smnPCS_WANE10_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE11_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE12_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE13_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE14_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE15_CNTWW1_DEFAUWT                                              0x00000002
#define smnPCS_WANE0_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE1_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE2_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE3_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE4_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE5_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE6_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE7_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE8_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE9_COEFF1_DEFAUWT                                               0xa6121400
#define smnPCS_WANE10_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE11_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE12_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE13_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE14_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE15_COEFF1_DEFAUWT                                              0xa6121400
#define smnPCS_WANE0_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE1_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE2_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE3_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE4_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE5_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE6_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE7_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE8_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE9_COEFF2_DEFAUWT                                               0xa6141700
#define smnPCS_WANE10_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE11_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE12_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE13_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE14_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE15_COEFF2_DEFAUWT                                              0xa6141700
#define smnPCS_WANE0_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE1_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE2_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE3_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE4_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE5_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE6_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE7_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE8_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE9_COEFF3_DEFAUWT                                               0xd02c1d00
#define smnPCS_WANE10_COEFF3_DEFAUWT                                              0xd02c1d00
#define smnPCS_WANE11_COEFF3_DEFAUWT                                              0xd02c1d00
#define smnPCS_WANE12_COEFF3_DEFAUWT                                              0xd02c1d00
#define smnPCS_WANE13_COEFF3_DEFAUWT                                              0xd02c1d00
#define smnPCS_WANE14_COEFF3_DEFAUWT                                              0xd02c1d00
#define smnPCS_WANE15_COEFF3_DEFAUWT                                              0xd02c1d00


// addwessBwock: nbio_pipe_pcs_dwc_e12mp_phy_x4_ns1_dwc_e12mp_phy_x4_ns_UP16_dwc_e12mp_phy_x4_ns_UP16_mem_map
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_IDCODE_WO_DEFAUWT                     0x000074cd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_IDCODE_HI_DEFAUWT                     0x00000733
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WEFCWK_OVWD_IN_DEFAUWT                0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_OVWD_IN_0_DEFAUWT               0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_OVWD_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_OVWD_IN_0_DEFAUWT               0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_OVWD_IN_1_DEFAUWT               0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_SUP_OVWD_IN_DEFAUWT                   0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_SUP_OVWD_OUT_DEFAUWT                  0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WVW_OVWD_IN_DEFAUWT                   0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ASIC_IN_DEFAUWT                       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WVW_ASIC_IN_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_ANA_STAT_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWA_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWA_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWA_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWA_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWA_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWB_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWB_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWB_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWB_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_MPWWB_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_WTUNE_CTWW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_SWITCH_PWW_MEAS_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_SWITCH_MISC_MEAS_DEFAUWT              0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_ANA_BG_DEFAUWT                            0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_CONFIG_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_STAT_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_WX_SET_VAW_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_WX_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_TXDN_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUP_DIG_WTUNE_TXUP_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE0_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE1_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE2_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANE3_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W0_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W1_DEFAUWT             0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W2_DEFAUWT             0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W3_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W4_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W5_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W6_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W7_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W12_DEFAUWT            0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W14_DEFAUWT            0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W15_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W16_DEFAUWT            0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W18_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W19_DEFAUWT            0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W20_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W21_DEFAUWT            0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W22_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W23_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W24_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W25_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W26_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W28_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W29_DEFAUWT            0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B0_W31_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W0_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W1_DEFAUWT             0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W2_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W3_DEFAUWT             0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W4_DEFAUWT             0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W5_DEFAUWT             0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W6_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W8_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W10_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W14_DEFAUWT            0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W15_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W16_DEFAUWT            0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W17_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W18_DEFAUWT            0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W19_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W20_DEFAUWT            0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W21_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W22_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W23_DEFAUWT            0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W24_DEFAUWT            0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W25_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W26_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W27_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W28_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W29_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B1_W31_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W0_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W2_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W3_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W4_DEFAUWT             0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W5_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W6_DEFAUWT             0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W7_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W8_DEFAUWT             0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W9_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W10_DEFAUWT            0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W13_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W14_DEFAUWT            0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W15_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W16_DEFAUWT            0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W17_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W18_DEFAUWT            0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W19_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W20_DEFAUWT            0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W21_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W22_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W23_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W24_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W25_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W26_DEFAUWT            0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W27_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W28_DEFAUWT            0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W29_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W30_DEFAUWT            0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B2_W31_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W0_DEFAUWT             0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W1_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W2_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W3_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W4_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W5_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W7_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W8_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W12_DEFAUWT            0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W14_DEFAUWT            0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W15_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W16_DEFAUWT            0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W18_DEFAUWT            0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W20_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W22_DEFAUWT            0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W24_DEFAUWT            0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W25_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W26_DEFAUWT            0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W27_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W28_DEFAUWT            0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W29_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W30_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B3_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W0_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W2_DEFAUWT             0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W3_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W4_DEFAUWT             0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W5_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W6_DEFAUWT             0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W7_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W8_DEFAUWT             0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W9_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W10_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W11_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W12_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W13_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W15_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W17_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W18_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W19_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W20_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W21_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W23_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W26_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W29_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B4_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W0_DEFAUWT             0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W3_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W6_DEFAUWT             0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W12_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W13_DEFAUWT            0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W15_DEFAUWT            0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W16_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W17_DEFAUWT            0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W18_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W19_DEFAUWT            0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W20_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W21_DEFAUWT            0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W22_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W23_DEFAUWT            0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W24_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W25_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W26_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B5_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W0_DEFAUWT             0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W3_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W6_DEFAUWT             0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W9_DEFAUWT             0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W12_DEFAUWT            0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W13_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W15_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W18_DEFAUWT            0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W19_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W20_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W21_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W24_DEFAUWT            0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W25_DEFAUWT            0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W27_DEFAUWT            0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W28_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W29_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W30_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B6_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W0_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W2_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W4_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W5_DEFAUWT             0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W6_DEFAUWT             0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W8_DEFAUWT             0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W10_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W12_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W13_DEFAUWT            0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W14_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W15_DEFAUWT            0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W16_DEFAUWT            0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W17_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W18_DEFAUWT            0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W19_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W21_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W23_DEFAUWT            0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W24_DEFAUWT            0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W27_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W28_DEFAUWT            0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W29_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN2_B7_W31_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W1_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W5_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W6_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W7_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W9_DEFAUWT             0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W10_DEFAUWT            0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W11_DEFAUWT            0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W12_DEFAUWT            0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W13_DEFAUWT            0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W14_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W15_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W16_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W18_DEFAUWT            0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W21_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W22_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W24_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W25_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W26_DEFAUWT            0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W27_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W28_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B0_W31_DEFAUWT            0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W0_DEFAUWT             0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W1_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W2_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W3_DEFAUWT             0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W4_DEFAUWT             0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W5_DEFAUWT             0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W6_DEFAUWT             0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W7_DEFAUWT             0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W8_DEFAUWT             0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W9_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W10_DEFAUWT            0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W11_DEFAUWT            0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W12_DEFAUWT            0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W13_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W14_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W16_DEFAUWT            0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W17_DEFAUWT            0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W18_DEFAUWT            0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W20_DEFAUWT            0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W21_DEFAUWT            0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W23_DEFAUWT            0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W25_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W26_DEFAUWT            0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W27_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W29_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W30_DEFAUWT            0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B1_W31_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W0_DEFAUWT             0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W1_DEFAUWT             0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W4_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W5_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W8_DEFAUWT             0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W9_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W10_DEFAUWT            0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W11_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W12_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W13_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W14_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W15_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W17_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W19_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W21_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W22_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W23_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W24_DEFAUWT            0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W25_DEFAUWT            0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W26_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W27_DEFAUWT            0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W28_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W29_DEFAUWT            0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W30_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B2_W31_DEFAUWT            0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W0_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W1_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W2_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W3_DEFAUWT             0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W4_DEFAUWT             0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W5_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W6_DEFAUWT             0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W7_DEFAUWT             0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W8_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W9_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W10_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W11_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W12_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W13_DEFAUWT            0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W14_DEFAUWT            0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W15_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W17_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W18_DEFAUWT            0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W19_DEFAUWT            0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W20_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W21_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W23_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W24_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W27_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W29_DEFAUWT            0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W30_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B3_W31_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W0_DEFAUWT             0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W2_DEFAUWT             0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W3_DEFAUWT             0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W4_DEFAUWT             0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W5_DEFAUWT             0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W7_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W9_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W10_DEFAUWT            0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W11_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W12_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W13_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W16_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W17_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W18_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W19_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W20_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W21_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W22_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W23_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W24_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W25_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W26_DEFAUWT            0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W27_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W28_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W29_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W30_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B4_W31_DEFAUWT            0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W0_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W2_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W3_DEFAUWT             0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W4_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W5_DEFAUWT             0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W6_DEFAUWT             0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W7_DEFAUWT             0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W8_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W9_DEFAUWT             0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W10_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W12_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W13_DEFAUWT            0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W15_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W16_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W17_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W18_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W19_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W20_DEFAUWT            0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W22_DEFAUWT            0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W23_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W24_DEFAUWT            0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W25_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W26_DEFAUWT            0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W27_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W28_DEFAUWT            0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W29_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W30_DEFAUWT            0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B5_W31_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W0_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W1_DEFAUWT             0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W2_DEFAUWT             0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W3_DEFAUWT             0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W4_DEFAUWT             0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W5_DEFAUWT             0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W6_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W7_DEFAUWT             0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W8_DEFAUWT             0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W9_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W10_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W12_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W13_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W15_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W16_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W17_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W18_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W20_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W23_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W24_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W25_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W26_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W27_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W28_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W29_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W30_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B6_W31_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W0_DEFAUWT             0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W2_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W3_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W4_DEFAUWT             0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W5_DEFAUWT             0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W6_DEFAUWT             0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W7_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W8_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W10_DEFAUWT            0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W11_DEFAUWT            0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W12_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W14_DEFAUWT            0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W15_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W16_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W17_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W18_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W20_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W21_DEFAUWT            0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W22_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W24_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W25_DEFAUWT            0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W26_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W27_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W28_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W29_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W30_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN3_B7_W31_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W1_DEFAUWT             0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W2_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W3_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W4_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W5_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W6_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W7_DEFAUWT             0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W8_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W9_DEFAUWT             0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W10_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W11_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W12_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W13_DEFAUWT            0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W14_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W15_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W16_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W17_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W18_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W19_DEFAUWT            0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W21_DEFAUWT            0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W22_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W23_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W24_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W25_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W27_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W28_DEFAUWT            0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W29_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W30_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B0_W31_DEFAUWT            0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W0_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W2_DEFAUWT             0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W4_DEFAUWT             0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W5_DEFAUWT             0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W8_DEFAUWT             0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W9_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W10_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W11_DEFAUWT            0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W12_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W13_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W14_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W15_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W16_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W17_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W18_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W19_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W20_DEFAUWT            0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W21_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W23_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W24_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W25_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W26_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W27_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B1_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W2_DEFAUWT             0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W3_DEFAUWT             0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W4_DEFAUWT             0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W5_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W7_DEFAUWT             0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W8_DEFAUWT             0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W9_DEFAUWT             0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W10_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W11_DEFAUWT            0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W12_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W14_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W16_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W17_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W20_DEFAUWT            0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W21_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W22_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W23_DEFAUWT            0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W25_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W26_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W27_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W28_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W29_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W30_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B2_W31_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W0_DEFAUWT             0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W1_DEFAUWT             0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W2_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W3_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W4_DEFAUWT             0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W5_DEFAUWT             0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W6_DEFAUWT             0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W12_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W14_DEFAUWT            0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W16_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W17_DEFAUWT            0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W20_DEFAUWT            0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W21_DEFAUWT            0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W22_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W23_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W24_DEFAUWT            0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W25_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W26_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W27_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W28_DEFAUWT            0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W29_DEFAUWT            0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W30_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B3_W31_DEFAUWT            0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W0_DEFAUWT             0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W1_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W2_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W3_DEFAUWT             0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W4_DEFAUWT             0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W5_DEFAUWT             0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W6_DEFAUWT             0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W7_DEFAUWT             0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W9_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W10_DEFAUWT            0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W11_DEFAUWT            0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W12_DEFAUWT            0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W13_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W15_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W16_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W17_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W18_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W19_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W22_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W23_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W24_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W25_DEFAUWT            0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W26_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W27_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W28_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W29_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W30_DEFAUWT            0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B4_W31_DEFAUWT            0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W0_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W1_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W2_DEFAUWT             0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W4_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W5_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W8_DEFAUWT             0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W9_DEFAUWT             0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W10_DEFAUWT            0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W11_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W12_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W13_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W14_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W17_DEFAUWT            0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W18_DEFAUWT            0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W19_DEFAUWT            0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W20_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W21_DEFAUWT            0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W22_DEFAUWT            0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W23_DEFAUWT            0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W24_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W25_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W26_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W27_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W28_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W29_DEFAUWT            0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W30_DEFAUWT            0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B5_W31_DEFAUWT            0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W0_DEFAUWT             0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W1_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W2_DEFAUWT             0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W3_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W4_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W6_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W7_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W9_DEFAUWT             0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W10_DEFAUWT            0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W11_DEFAUWT            0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W12_DEFAUWT            0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W13_DEFAUWT            0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W14_DEFAUWT            0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W15_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W16_DEFAUWT            0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W17_DEFAUWT            0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W18_DEFAUWT            0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W19_DEFAUWT            0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W20_DEFAUWT            0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W21_DEFAUWT            0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W22_DEFAUWT            0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W23_DEFAUWT            0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W24_DEFAUWT            0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W27_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B6_W31_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W1_DEFAUWT             0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W2_DEFAUWT             0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W3_DEFAUWT             0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W4_DEFAUWT             0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W6_DEFAUWT             0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W8_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W9_DEFAUWT             0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W10_DEFAUWT            0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W11_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W12_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W13_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W14_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W15_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W16_DEFAUWT            0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W17_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W18_DEFAUWT            0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W19_DEFAUWT            0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W20_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W21_DEFAUWT            0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W22_DEFAUWT            0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W23_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W24_DEFAUWT            0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W25_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W26_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W27_DEFAUWT            0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W28_DEFAUWT            0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN4_B7_W31_DEFAUWT            0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W0_DEFAUWT             0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W1_DEFAUWT             0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W2_DEFAUWT             0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W3_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W5_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W6_DEFAUWT             0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W8_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W13_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W14_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W15_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W16_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W17_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W18_DEFAUWT            0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W22_DEFAUWT            0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W24_DEFAUWT            0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W25_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W27_DEFAUWT            0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W29_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W30_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B0_W31_DEFAUWT            0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W0_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W1_DEFAUWT             0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W2_DEFAUWT             0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W3_DEFAUWT             0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W4_DEFAUWT             0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W6_DEFAUWT             0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W7_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W8_DEFAUWT             0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W9_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W10_DEFAUWT            0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W11_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W12_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W13_DEFAUWT            0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W15_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W16_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W17_DEFAUWT            0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W18_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W19_DEFAUWT            0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W20_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W21_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W22_DEFAUWT            0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W23_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W28_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B1_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W0_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W1_DEFAUWT             0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W2_DEFAUWT             0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W3_DEFAUWT             0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W4_DEFAUWT             0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W5_DEFAUWT             0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W7_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W8_DEFAUWT             0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W9_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W10_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W11_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W12_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W13_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W14_DEFAUWT            0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W15_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W16_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W17_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W18_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W19_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W21_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W22_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W23_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W24_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W25_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W26_DEFAUWT            0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W27_DEFAUWT            0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W28_DEFAUWT            0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W29_DEFAUWT            0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W30_DEFAUWT            0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B2_W31_DEFAUWT            0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W0_DEFAUWT             0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W1_DEFAUWT             0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W2_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W3_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W4_DEFAUWT             0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W5_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W7_DEFAUWT             0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W10_DEFAUWT            0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W11_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W12_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W15_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W16_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W17_DEFAUWT            0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W18_DEFAUWT            0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W19_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W21_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W22_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W23_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W24_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W25_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W26_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W27_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W28_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W29_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W30_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B3_W31_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W1_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W2_DEFAUWT             0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W3_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W4_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W5_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W6_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W7_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W8_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W9_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W10_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W11_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W12_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W13_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W14_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W15_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W16_DEFAUWT            0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W17_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W18_DEFAUWT            0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W20_DEFAUWT            0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W23_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W24_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W25_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W27_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W28_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W29_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W30_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B4_W31_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W0_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W1_DEFAUWT             0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W2_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W3_DEFAUWT             0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W4_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W5_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W6_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W7_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W8_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W9_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W10_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W11_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W12_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W13_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W14_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W15_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W16_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W17_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W18_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W20_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W21_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W22_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W23_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W24_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W25_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W26_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W28_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W29_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W30_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B5_W31_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W0_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W1_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W2_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W3_DEFAUWT             0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W4_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W5_DEFAUWT             0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W6_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W7_DEFAUWT             0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W8_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W9_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W10_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W11_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W12_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W13_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W14_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W15_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W16_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W17_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W18_DEFAUWT            0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W19_DEFAUWT            0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W20_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W22_DEFAUWT            0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W23_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W24_DEFAUWT            0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W25_DEFAUWT            0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W26_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W30_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B6_W31_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W3_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W9_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W13_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W14_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W15_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W17_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W18_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W19_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W20_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W21_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W23_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W26_DEFAUWT            0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W28_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN5_B7_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W2_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W3_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W4_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W5_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W7_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W8_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W9_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W10_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W11_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W12_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W14_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W17_DEFAUWT            0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W19_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W21_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W24_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W25_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W26_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W28_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W29_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B0_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W0_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W1_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W2_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W3_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W4_DEFAUWT             0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W6_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W15_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W16_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W17_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W18_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W19_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W21_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W22_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W23_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W25_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W28_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W30_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B1_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W1_DEFAUWT             0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W3_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W5_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W9_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W13_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W14_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W19_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W21_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W24_DEFAUWT            0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W25_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W26_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W27_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B2_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W0_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W1_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W6_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W8_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W12_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W13_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W14_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W17_DEFAUWT            0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B3_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B4_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B5_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MEM_CMN6_B6_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_CMN_CTW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWA_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWB_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMN_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE0_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE1_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE2_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANE3_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_IDCODE_WO_DEFAUWT                    0x000004cd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_IDCODE_HI_DEFAUWT                    0x00003006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WEFCWK_OVWD_IN_DEFAUWT               0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_OVWD_IN_0_DEFAUWT              0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_OVWD_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_OVWD_IN_0_DEFAUWT              0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_OVWD_IN_1_DEFAUWT              0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_SUP_OVWD_IN_DEFAUWT                  0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_SUP_OVWD_OUT_DEFAUWT                 0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WVW_OVWD_IN_DEFAUWT                  0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ASIC_IN_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WVW_ASIC_IN_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_ANA_STAT_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWA_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWA_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWA_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWA_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWA_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWB_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWB_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWB_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWB_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_MPWWB_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_WTUNE_CTWW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_SWITCH_PWW_MEAS_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_SWITCH_MISC_MEAS_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_ANA_BG_DEFAUWT                           0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_CONFIG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_STAT_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_WX_SET_VAW_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_WX_STAT_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_TXDN_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_SUPX_DIG_WTUNE_TXUP_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WANEX_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W0_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W1_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W2_DEFAUWT            0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W3_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W4_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W5_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W6_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W7_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W12_DEFAUWT           0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W14_DEFAUWT           0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W15_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W16_DEFAUWT           0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W18_DEFAUWT           0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W19_DEFAUWT           0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W20_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W21_DEFAUWT           0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W22_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W23_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W24_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W25_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W26_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W28_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W29_DEFAUWT           0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B0_W31_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W0_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W1_DEFAUWT            0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W2_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W3_DEFAUWT            0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W4_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W5_DEFAUWT            0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W6_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W8_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W10_DEFAUWT           0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W14_DEFAUWT           0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W15_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W16_DEFAUWT           0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W17_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W18_DEFAUWT           0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W19_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W20_DEFAUWT           0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W21_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W22_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W23_DEFAUWT           0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W24_DEFAUWT           0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W25_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W26_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W27_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W28_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W29_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B1_W31_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W0_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W2_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W3_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W4_DEFAUWT            0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W5_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W6_DEFAUWT            0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W7_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W8_DEFAUWT            0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W9_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W10_DEFAUWT           0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W13_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W14_DEFAUWT           0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W15_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W16_DEFAUWT           0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W17_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W18_DEFAUWT           0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W19_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W20_DEFAUWT           0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W21_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W22_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W23_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W24_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W25_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W26_DEFAUWT           0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W27_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W28_DEFAUWT           0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W29_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W30_DEFAUWT           0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B2_W31_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W0_DEFAUWT            0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W1_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W2_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W3_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W4_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W5_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W7_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W8_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W12_DEFAUWT           0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W14_DEFAUWT           0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W15_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W16_DEFAUWT           0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W18_DEFAUWT           0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W20_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W22_DEFAUWT           0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W24_DEFAUWT           0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W25_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W26_DEFAUWT           0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W27_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W28_DEFAUWT           0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W29_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W30_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B3_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W0_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W2_DEFAUWT            0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W3_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W4_DEFAUWT            0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W5_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W6_DEFAUWT            0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W7_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W8_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W9_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W10_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W11_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W12_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W13_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W15_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W17_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W18_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W19_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W20_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W21_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W23_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W26_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W29_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B4_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W0_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W3_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W6_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W12_DEFAUWT           0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W13_DEFAUWT           0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W15_DEFAUWT           0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W16_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W17_DEFAUWT           0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W18_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W19_DEFAUWT           0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W20_DEFAUWT           0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W21_DEFAUWT           0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W22_DEFAUWT           0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W23_DEFAUWT           0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W24_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W25_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W26_DEFAUWT           0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B5_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W0_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W3_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W6_DEFAUWT            0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W9_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W12_DEFAUWT           0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W13_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W15_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W18_DEFAUWT           0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W19_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W20_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W21_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W24_DEFAUWT           0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W25_DEFAUWT           0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W27_DEFAUWT           0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W28_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W29_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W30_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B6_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W0_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W2_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W4_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W5_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W6_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W8_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W10_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W12_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W13_DEFAUWT           0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W14_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W15_DEFAUWT           0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W16_DEFAUWT           0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W17_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W18_DEFAUWT           0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W19_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W21_DEFAUWT           0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W23_DEFAUWT           0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W24_DEFAUWT           0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W27_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W28_DEFAUWT           0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W29_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN2_B7_W31_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W1_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W5_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W6_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W7_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W9_DEFAUWT            0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W10_DEFAUWT           0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W11_DEFAUWT           0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W12_DEFAUWT           0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W13_DEFAUWT           0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W14_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W15_DEFAUWT           0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W16_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W18_DEFAUWT           0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W21_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W22_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W24_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W25_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W26_DEFAUWT           0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W27_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W28_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B0_W31_DEFAUWT           0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W0_DEFAUWT            0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W1_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W2_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W3_DEFAUWT            0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W4_DEFAUWT            0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W5_DEFAUWT            0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W6_DEFAUWT            0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W7_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W8_DEFAUWT            0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W9_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W10_DEFAUWT           0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W11_DEFAUWT           0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W12_DEFAUWT           0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W13_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W14_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W16_DEFAUWT           0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W17_DEFAUWT           0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W18_DEFAUWT           0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W20_DEFAUWT           0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W21_DEFAUWT           0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W23_DEFAUWT           0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W25_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W26_DEFAUWT           0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W27_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W29_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W30_DEFAUWT           0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B1_W31_DEFAUWT           0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W0_DEFAUWT            0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W1_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W4_DEFAUWT            0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W5_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W8_DEFAUWT            0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W9_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W10_DEFAUWT           0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W11_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W12_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W13_DEFAUWT           0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W14_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W15_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W17_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W19_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W21_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W22_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W23_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W24_DEFAUWT           0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W25_DEFAUWT           0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W26_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W27_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W28_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W29_DEFAUWT           0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W30_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B2_W31_DEFAUWT           0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W0_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W1_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W2_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W3_DEFAUWT            0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W4_DEFAUWT            0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W5_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W6_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W7_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W8_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W9_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W10_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W11_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W12_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W13_DEFAUWT           0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W14_DEFAUWT           0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W15_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W17_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W18_DEFAUWT           0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W19_DEFAUWT           0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W20_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W21_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W23_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W24_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W27_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W29_DEFAUWT           0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W30_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B3_W31_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W0_DEFAUWT            0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W2_DEFAUWT            0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W3_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W4_DEFAUWT            0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W5_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W7_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W9_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W10_DEFAUWT           0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W11_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W12_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W13_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W16_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W17_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W18_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W19_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W20_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W21_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W22_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W23_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W24_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W25_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W26_DEFAUWT           0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W27_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W28_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W29_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W30_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B4_W31_DEFAUWT           0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W0_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W2_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W3_DEFAUWT            0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W4_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W5_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W6_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W7_DEFAUWT            0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W8_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W9_DEFAUWT            0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W10_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W12_DEFAUWT           0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W13_DEFAUWT           0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W15_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W16_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W17_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W18_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W19_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W20_DEFAUWT           0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W22_DEFAUWT           0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W23_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W24_DEFAUWT           0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W25_DEFAUWT           0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W26_DEFAUWT           0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W27_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W28_DEFAUWT           0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W29_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W30_DEFAUWT           0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B5_W31_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W0_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W1_DEFAUWT            0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W2_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W3_DEFAUWT            0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W4_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W5_DEFAUWT            0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W6_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W7_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W8_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W9_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W10_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W12_DEFAUWT           0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W13_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W15_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W16_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W17_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W18_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W20_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W23_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W24_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W25_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W26_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W27_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W28_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W29_DEFAUWT           0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W30_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B6_W31_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W0_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W2_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W3_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W4_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W5_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W6_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W7_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W8_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W10_DEFAUWT           0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W11_DEFAUWT           0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W12_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W14_DEFAUWT           0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W15_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W16_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W17_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W18_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W20_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W21_DEFAUWT           0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W22_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W24_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W25_DEFAUWT           0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W26_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W27_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W28_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W29_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W30_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN3_B7_W31_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W1_DEFAUWT            0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W2_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W3_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W4_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W5_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W6_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W7_DEFAUWT            0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W8_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W9_DEFAUWT            0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W10_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W11_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W12_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W13_DEFAUWT           0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W14_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W15_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W16_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W17_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W18_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W19_DEFAUWT           0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W21_DEFAUWT           0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W22_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W23_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W24_DEFAUWT           0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W25_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W27_DEFAUWT           0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W28_DEFAUWT           0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W29_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W30_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B0_W31_DEFAUWT           0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W0_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W2_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W4_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W5_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W8_DEFAUWT            0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W9_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W10_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W11_DEFAUWT           0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W12_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W13_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W14_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W15_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W16_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W17_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W18_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W19_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W20_DEFAUWT           0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W21_DEFAUWT           0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W23_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W24_DEFAUWT           0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W25_DEFAUWT           0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W26_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W27_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B1_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W2_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W3_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W4_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W5_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W7_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W8_DEFAUWT            0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W9_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W10_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W11_DEFAUWT           0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W12_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W14_DEFAUWT           0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W16_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W17_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W20_DEFAUWT           0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W21_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W22_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W23_DEFAUWT           0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W25_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W26_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W27_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W28_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W29_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W30_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B2_W31_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W0_DEFAUWT            0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W1_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W2_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W3_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W4_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W5_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W6_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W12_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W14_DEFAUWT           0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W16_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W17_DEFAUWT           0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W20_DEFAUWT           0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W21_DEFAUWT           0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W22_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W23_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W24_DEFAUWT           0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W25_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W26_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W27_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W28_DEFAUWT           0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W29_DEFAUWT           0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W30_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B3_W31_DEFAUWT           0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W0_DEFAUWT            0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W1_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W2_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W3_DEFAUWT            0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W4_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W5_DEFAUWT            0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W6_DEFAUWT            0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W7_DEFAUWT            0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W9_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W10_DEFAUWT           0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W11_DEFAUWT           0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W12_DEFAUWT           0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W13_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W15_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W16_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W17_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W18_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W19_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W22_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W23_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W24_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W25_DEFAUWT           0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W26_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W27_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W28_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W29_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W30_DEFAUWT           0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B4_W31_DEFAUWT           0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W0_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W1_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W2_DEFAUWT            0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W4_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W5_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W8_DEFAUWT            0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W9_DEFAUWT            0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W10_DEFAUWT           0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W11_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W12_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W13_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W14_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W17_DEFAUWT           0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W18_DEFAUWT           0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W19_DEFAUWT           0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W20_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W21_DEFAUWT           0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W22_DEFAUWT           0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W23_DEFAUWT           0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W24_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W25_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W26_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W27_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W28_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W29_DEFAUWT           0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W30_DEFAUWT           0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B5_W31_DEFAUWT           0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W0_DEFAUWT            0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W1_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W2_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W3_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W4_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W6_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W7_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W9_DEFAUWT            0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W10_DEFAUWT           0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W11_DEFAUWT           0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W12_DEFAUWT           0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W13_DEFAUWT           0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W14_DEFAUWT           0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W15_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W16_DEFAUWT           0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W17_DEFAUWT           0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W18_DEFAUWT           0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W19_DEFAUWT           0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W20_DEFAUWT           0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W21_DEFAUWT           0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W22_DEFAUWT           0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W23_DEFAUWT           0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W24_DEFAUWT           0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W27_DEFAUWT           0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B6_W31_DEFAUWT           0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W1_DEFAUWT            0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W2_DEFAUWT            0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W3_DEFAUWT            0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W4_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W6_DEFAUWT            0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W8_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W9_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W10_DEFAUWT           0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W11_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W12_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W13_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W14_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W15_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W16_DEFAUWT           0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W17_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W18_DEFAUWT           0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W19_DEFAUWT           0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W20_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W21_DEFAUWT           0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W22_DEFAUWT           0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W23_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W24_DEFAUWT           0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W25_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W26_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W27_DEFAUWT           0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W28_DEFAUWT           0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN4_B7_W31_DEFAUWT           0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W0_DEFAUWT            0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W1_DEFAUWT            0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W2_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W3_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W5_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W6_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W8_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W13_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W14_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W15_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W16_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W17_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W18_DEFAUWT           0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W22_DEFAUWT           0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W24_DEFAUWT           0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W25_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W27_DEFAUWT           0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W29_DEFAUWT           0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W30_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B0_W31_DEFAUWT           0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W0_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W1_DEFAUWT            0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W2_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W3_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W4_DEFAUWT            0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W6_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W7_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W8_DEFAUWT            0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W9_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W10_DEFAUWT           0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W11_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W12_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W13_DEFAUWT           0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W15_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W16_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W17_DEFAUWT           0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W18_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W19_DEFAUWT           0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W20_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W21_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W22_DEFAUWT           0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W23_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W28_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B1_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W0_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W1_DEFAUWT            0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W2_DEFAUWT            0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W3_DEFAUWT            0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W4_DEFAUWT            0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W5_DEFAUWT            0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W7_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W8_DEFAUWT            0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W9_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W10_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W11_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W12_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W13_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W14_DEFAUWT           0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W15_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W16_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W17_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W18_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W19_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W21_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W22_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W23_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W24_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W25_DEFAUWT           0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W26_DEFAUWT           0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W27_DEFAUWT           0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W28_DEFAUWT           0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W29_DEFAUWT           0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W30_DEFAUWT           0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B2_W31_DEFAUWT           0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W0_DEFAUWT            0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W1_DEFAUWT            0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W2_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W3_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W4_DEFAUWT            0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W5_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W7_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W10_DEFAUWT           0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W11_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W12_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W15_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W16_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W17_DEFAUWT           0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W18_DEFAUWT           0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W19_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W21_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W22_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W23_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W24_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W25_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W26_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W27_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W28_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W29_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W30_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B3_W31_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W1_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W2_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W3_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W4_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W5_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W6_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W7_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W8_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W9_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W10_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W11_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W12_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W13_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W14_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W15_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W16_DEFAUWT           0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W17_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W18_DEFAUWT           0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W20_DEFAUWT           0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W23_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W24_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W25_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W27_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W28_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W29_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W30_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B4_W31_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W0_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W1_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W2_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W3_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W4_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W5_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W6_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W7_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W8_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W9_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W10_DEFAUWT           0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W11_DEFAUWT           0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W12_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W13_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W14_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W15_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W16_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W17_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W18_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W20_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W21_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W22_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W23_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W24_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W25_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W26_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W28_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W29_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W30_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B5_W31_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W0_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W1_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W2_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W3_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W4_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W5_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W6_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W7_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W8_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W9_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W10_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W11_DEFAUWT           0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W12_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W13_DEFAUWT           0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W14_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W15_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W16_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W17_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W18_DEFAUWT           0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W19_DEFAUWT           0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W20_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W22_DEFAUWT           0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W23_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W24_DEFAUWT           0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W25_DEFAUWT           0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W26_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W30_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B6_W31_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W3_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W9_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W13_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W14_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W15_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W17_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W18_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W19_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W20_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W21_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W23_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W26_DEFAUWT           0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W28_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN5_B7_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W2_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W3_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W4_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W5_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W7_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W8_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W9_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W10_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W11_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W12_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W14_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W17_DEFAUWT           0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W19_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W21_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W24_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W25_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W26_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W28_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W29_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B0_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W0_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W1_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W2_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W3_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W4_DEFAUWT            0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W6_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W15_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W16_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W17_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W18_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W19_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W21_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W22_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W23_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W25_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W28_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W30_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B1_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W1_DEFAUWT            0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W3_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W5_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W9_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W13_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W14_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W19_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W21_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W24_DEFAUWT           0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W25_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W26_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W27_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B2_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W0_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W1_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W6_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W8_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W12_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W13_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W14_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W17_DEFAUWT           0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B3_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B4_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B5_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MEM_CMN6_B6_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_CMN_CTW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWA_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWB_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWCMNX_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_1_WAWWANEX_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000


// addwessBwock: nbio_wcu_kpfifo_kpfifo1_kpfifo_diw
#define smnKPFIFO1_PWI_TX_FIFO_HSCID_DEFAUWT                                      0x00000000
#define smnKPFIFO1_PWI_TX_FIFO_CONTWOW_WANE_0_DEFAUWT                             0x00000000
#define smnKPFIFO1_PWI_TX_FIFO_CONTWOW_WANE_1_DEFAUWT                             0x00000000
#define smnKPFIFO1_PWI_TX_FIFO_CONTWOW_WANE_2_DEFAUWT                             0x00000000
#define smnKPFIFO1_PWI_TX_FIFO_CONTWOW_WANE_3_DEFAUWT                             0x00000000
#define smnKPFIFO1_PCS_PMA_SOFT_WESET_DEFAUWT                                     0x00000000


// addwessBwock: nbio_wcu_kpnp_kpnp1_kpnp_diw
#define smnKPNP_SNPS1_KPNP_HWSCVEW_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS1_KPNP_PHY_INFO_DEFAUWT                                       0x00000000
#define smnKPNP_SNPS1_KPNP_WANE_ID_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS1_KPNP_WANE_WEQ_CONTWOW_DEFAUWT                               0x00000000
#define smnKPNP_SNPS1_KPNP_WANE_WEQ_STATUS_DEFAUWT                                0x00000000
#define smnKPNP_SNPS1_KPNP_PMA_CONTWOW0_DEFAUWT                                   0x00000000
#define smnKPNP_SNPS1_KPNP_PMA_CONTWOW1_DEFAUWT                                   0x000000b1
#define smnKPNP_SNPS1_KPNP_PMA_CONTWOW2_DEFAUWT                                   0x00000004
#define smnKPNP_SNPS1_KPNP_PHY_SOFT_WESET_DEFAUWT                                 0x00000000
#define smnKPNP_SNPS1_KPNP_WANE_SOFT_WESET_DEFAUWT                                0x000000ff
#define smnKPNP_SNPS1_WEG_WST_CTWW_DEFAUWT                                        0x00000001


// addwessBwock: nbio_pipe_pcs_dwc_e12mp_phy_x4_ns2_dwc_e12mp_phy_x4_ns_UP16_dwc_e12mp_phy_x4_ns_UP16_mem_map
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_IDCODE_WO_DEFAUWT                     0x000074cd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_IDCODE_HI_DEFAUWT                     0x00000733
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WEFCWK_OVWD_IN_DEFAUWT                0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_OVWD_IN_0_DEFAUWT               0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_OVWD_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_OVWD_IN_0_DEFAUWT               0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_OVWD_IN_1_DEFAUWT               0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_SUP_OVWD_IN_DEFAUWT                   0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_SUP_OVWD_OUT_DEFAUWT                  0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WVW_OVWD_IN_DEFAUWT                   0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ASIC_IN_DEFAUWT                       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WVW_ASIC_IN_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_ANA_STAT_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWA_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWA_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWA_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWA_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWA_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWB_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWB_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWB_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWB_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_MPWWB_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_WTUNE_CTWW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_SWITCH_PWW_MEAS_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_SWITCH_MISC_MEAS_DEFAUWT              0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_ANA_BG_DEFAUWT                            0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_CONFIG_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_STAT_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_WX_SET_VAW_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_WX_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_TXDN_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUP_DIG_WTUNE_TXUP_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE0_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE1_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE2_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANE3_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W0_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W1_DEFAUWT             0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W2_DEFAUWT             0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W3_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W4_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W5_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W6_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W7_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W12_DEFAUWT            0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W14_DEFAUWT            0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W15_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W16_DEFAUWT            0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W18_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W19_DEFAUWT            0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W20_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W21_DEFAUWT            0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W22_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W23_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W24_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W25_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W26_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W28_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W29_DEFAUWT            0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B0_W31_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W0_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W1_DEFAUWT             0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W2_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W3_DEFAUWT             0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W4_DEFAUWT             0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W5_DEFAUWT             0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W6_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W8_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W10_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W14_DEFAUWT            0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W15_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W16_DEFAUWT            0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W17_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W18_DEFAUWT            0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W19_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W20_DEFAUWT            0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W21_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W22_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W23_DEFAUWT            0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W24_DEFAUWT            0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W25_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W26_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W27_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W28_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W29_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B1_W31_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W0_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W2_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W3_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W4_DEFAUWT             0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W5_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W6_DEFAUWT             0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W7_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W8_DEFAUWT             0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W9_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W10_DEFAUWT            0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W13_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W14_DEFAUWT            0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W15_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W16_DEFAUWT            0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W17_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W18_DEFAUWT            0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W19_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W20_DEFAUWT            0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W21_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W22_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W23_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W24_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W25_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W26_DEFAUWT            0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W27_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W28_DEFAUWT            0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W29_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W30_DEFAUWT            0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B2_W31_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W0_DEFAUWT             0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W1_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W2_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W3_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W4_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W5_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W7_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W8_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W12_DEFAUWT            0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W14_DEFAUWT            0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W15_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W16_DEFAUWT            0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W18_DEFAUWT            0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W20_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W22_DEFAUWT            0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W24_DEFAUWT            0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W25_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W26_DEFAUWT            0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W27_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W28_DEFAUWT            0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W29_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W30_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B3_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W0_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W2_DEFAUWT             0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W3_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W4_DEFAUWT             0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W5_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W6_DEFAUWT             0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W7_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W8_DEFAUWT             0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W9_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W10_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W11_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W12_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W13_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W15_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W17_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W18_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W19_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W20_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W21_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W23_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W26_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W29_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B4_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W0_DEFAUWT             0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W3_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W6_DEFAUWT             0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W12_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W13_DEFAUWT            0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W15_DEFAUWT            0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W16_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W17_DEFAUWT            0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W18_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W19_DEFAUWT            0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W20_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W21_DEFAUWT            0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W22_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W23_DEFAUWT            0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W24_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W25_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W26_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B5_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W0_DEFAUWT             0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W3_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W6_DEFAUWT             0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W9_DEFAUWT             0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W12_DEFAUWT            0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W13_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W15_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W18_DEFAUWT            0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W19_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W20_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W21_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W24_DEFAUWT            0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W25_DEFAUWT            0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W27_DEFAUWT            0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W28_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W29_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W30_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B6_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W0_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W2_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W4_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W5_DEFAUWT             0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W6_DEFAUWT             0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W8_DEFAUWT             0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W10_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W12_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W13_DEFAUWT            0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W14_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W15_DEFAUWT            0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W16_DEFAUWT            0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W17_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W18_DEFAUWT            0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W19_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W21_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W23_DEFAUWT            0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W24_DEFAUWT            0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W27_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W28_DEFAUWT            0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W29_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN2_B7_W31_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W1_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W5_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W6_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W7_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W9_DEFAUWT             0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W10_DEFAUWT            0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W11_DEFAUWT            0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W12_DEFAUWT            0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W13_DEFAUWT            0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W14_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W15_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W16_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W18_DEFAUWT            0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W21_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W22_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W24_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W25_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W26_DEFAUWT            0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W27_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W28_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B0_W31_DEFAUWT            0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W0_DEFAUWT             0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W1_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W2_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W3_DEFAUWT             0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W4_DEFAUWT             0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W5_DEFAUWT             0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W6_DEFAUWT             0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W7_DEFAUWT             0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W8_DEFAUWT             0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W9_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W10_DEFAUWT            0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W11_DEFAUWT            0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W12_DEFAUWT            0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W13_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W14_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W16_DEFAUWT            0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W17_DEFAUWT            0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W18_DEFAUWT            0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W20_DEFAUWT            0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W21_DEFAUWT            0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W23_DEFAUWT            0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W25_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W26_DEFAUWT            0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W27_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W29_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W30_DEFAUWT            0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B1_W31_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W0_DEFAUWT             0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W1_DEFAUWT             0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W4_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W5_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W8_DEFAUWT             0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W9_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W10_DEFAUWT            0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W11_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W12_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W13_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W14_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W15_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W17_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W19_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W21_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W22_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W23_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W24_DEFAUWT            0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W25_DEFAUWT            0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W26_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W27_DEFAUWT            0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W28_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W29_DEFAUWT            0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W30_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B2_W31_DEFAUWT            0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W0_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W1_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W2_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W3_DEFAUWT             0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W4_DEFAUWT             0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W5_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W6_DEFAUWT             0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W7_DEFAUWT             0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W8_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W9_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W10_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W11_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W12_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W13_DEFAUWT            0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W14_DEFAUWT            0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W15_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W17_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W18_DEFAUWT            0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W19_DEFAUWT            0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W20_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W21_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W23_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W24_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W27_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W29_DEFAUWT            0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W30_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B3_W31_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W0_DEFAUWT             0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W2_DEFAUWT             0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W3_DEFAUWT             0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W4_DEFAUWT             0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W5_DEFAUWT             0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W7_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W9_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W10_DEFAUWT            0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W11_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W12_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W13_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W16_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W17_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W18_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W19_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W20_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W21_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W22_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W23_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W24_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W25_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W26_DEFAUWT            0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W27_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W28_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W29_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W30_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B4_W31_DEFAUWT            0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W0_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W2_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W3_DEFAUWT             0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W4_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W5_DEFAUWT             0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W6_DEFAUWT             0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W7_DEFAUWT             0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W8_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W9_DEFAUWT             0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W10_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W12_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W13_DEFAUWT            0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W15_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W16_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W17_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W18_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W19_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W20_DEFAUWT            0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W22_DEFAUWT            0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W23_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W24_DEFAUWT            0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W25_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W26_DEFAUWT            0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W27_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W28_DEFAUWT            0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W29_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W30_DEFAUWT            0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B5_W31_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W0_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W1_DEFAUWT             0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W2_DEFAUWT             0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W3_DEFAUWT             0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W4_DEFAUWT             0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W5_DEFAUWT             0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W6_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W7_DEFAUWT             0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W8_DEFAUWT             0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W9_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W10_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W12_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W13_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W15_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W16_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W17_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W18_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W20_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W23_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W24_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W25_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W26_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W27_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W28_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W29_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W30_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B6_W31_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W0_DEFAUWT             0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W2_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W3_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W4_DEFAUWT             0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W5_DEFAUWT             0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W6_DEFAUWT             0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W7_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W8_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W10_DEFAUWT            0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W11_DEFAUWT            0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W12_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W14_DEFAUWT            0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W15_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W16_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W17_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W18_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W20_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W21_DEFAUWT            0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W22_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W24_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W25_DEFAUWT            0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W26_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W27_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W28_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W29_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W30_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN3_B7_W31_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W1_DEFAUWT             0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W2_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W3_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W4_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W5_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W6_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W7_DEFAUWT             0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W8_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W9_DEFAUWT             0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W10_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W11_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W12_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W13_DEFAUWT            0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W14_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W15_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W16_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W17_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W18_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W19_DEFAUWT            0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W21_DEFAUWT            0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W22_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W23_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W24_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W25_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W27_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W28_DEFAUWT            0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W29_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W30_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B0_W31_DEFAUWT            0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W0_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W2_DEFAUWT             0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W4_DEFAUWT             0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W5_DEFAUWT             0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W8_DEFAUWT             0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W9_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W10_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W11_DEFAUWT            0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W12_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W13_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W14_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W15_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W16_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W17_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W18_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W19_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W20_DEFAUWT            0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W21_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W23_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W24_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W25_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W26_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W27_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B1_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W2_DEFAUWT             0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W3_DEFAUWT             0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W4_DEFAUWT             0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W5_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W7_DEFAUWT             0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W8_DEFAUWT             0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W9_DEFAUWT             0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W10_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W11_DEFAUWT            0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W12_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W14_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W16_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W17_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W20_DEFAUWT            0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W21_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W22_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W23_DEFAUWT            0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W25_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W26_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W27_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W28_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W29_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W30_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B2_W31_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W0_DEFAUWT             0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W1_DEFAUWT             0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W2_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W3_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W4_DEFAUWT             0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W5_DEFAUWT             0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W6_DEFAUWT             0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W12_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W14_DEFAUWT            0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W16_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W17_DEFAUWT            0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W20_DEFAUWT            0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W21_DEFAUWT            0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W22_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W23_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W24_DEFAUWT            0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W25_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W26_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W27_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W28_DEFAUWT            0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W29_DEFAUWT            0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W30_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B3_W31_DEFAUWT            0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W0_DEFAUWT             0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W1_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W2_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W3_DEFAUWT             0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W4_DEFAUWT             0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W5_DEFAUWT             0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W6_DEFAUWT             0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W7_DEFAUWT             0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W9_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W10_DEFAUWT            0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W11_DEFAUWT            0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W12_DEFAUWT            0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W13_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W15_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W16_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W17_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W18_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W19_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W22_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W23_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W24_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W25_DEFAUWT            0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W26_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W27_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W28_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W29_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W30_DEFAUWT            0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B4_W31_DEFAUWT            0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W0_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W1_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W2_DEFAUWT             0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W4_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W5_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W8_DEFAUWT             0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W9_DEFAUWT             0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W10_DEFAUWT            0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W11_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W12_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W13_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W14_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W17_DEFAUWT            0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W18_DEFAUWT            0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W19_DEFAUWT            0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W20_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W21_DEFAUWT            0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W22_DEFAUWT            0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W23_DEFAUWT            0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W24_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W25_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W26_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W27_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W28_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W29_DEFAUWT            0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W30_DEFAUWT            0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B5_W31_DEFAUWT            0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W0_DEFAUWT             0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W1_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W2_DEFAUWT             0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W3_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W4_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W6_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W7_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W9_DEFAUWT             0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W10_DEFAUWT            0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W11_DEFAUWT            0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W12_DEFAUWT            0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W13_DEFAUWT            0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W14_DEFAUWT            0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W15_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W16_DEFAUWT            0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W17_DEFAUWT            0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W18_DEFAUWT            0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W19_DEFAUWT            0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W20_DEFAUWT            0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W21_DEFAUWT            0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W22_DEFAUWT            0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W23_DEFAUWT            0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W24_DEFAUWT            0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W27_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B6_W31_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W1_DEFAUWT             0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W2_DEFAUWT             0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W3_DEFAUWT             0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W4_DEFAUWT             0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W6_DEFAUWT             0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W8_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W9_DEFAUWT             0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W10_DEFAUWT            0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W11_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W12_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W13_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W14_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W15_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W16_DEFAUWT            0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W17_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W18_DEFAUWT            0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W19_DEFAUWT            0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W20_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W21_DEFAUWT            0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W22_DEFAUWT            0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W23_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W24_DEFAUWT            0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W25_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W26_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W27_DEFAUWT            0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W28_DEFAUWT            0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN4_B7_W31_DEFAUWT            0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W0_DEFAUWT             0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W1_DEFAUWT             0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W2_DEFAUWT             0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W3_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W5_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W6_DEFAUWT             0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W8_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W13_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W14_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W15_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W16_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W17_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W18_DEFAUWT            0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W22_DEFAUWT            0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W24_DEFAUWT            0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W25_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W27_DEFAUWT            0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W29_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W30_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B0_W31_DEFAUWT            0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W0_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W1_DEFAUWT             0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W2_DEFAUWT             0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W3_DEFAUWT             0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W4_DEFAUWT             0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W6_DEFAUWT             0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W7_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W8_DEFAUWT             0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W9_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W10_DEFAUWT            0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W11_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W12_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W13_DEFAUWT            0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W15_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W16_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W17_DEFAUWT            0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W18_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W19_DEFAUWT            0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W20_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W21_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W22_DEFAUWT            0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W23_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W28_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B1_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W0_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W1_DEFAUWT             0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W2_DEFAUWT             0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W3_DEFAUWT             0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W4_DEFAUWT             0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W5_DEFAUWT             0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W7_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W8_DEFAUWT             0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W9_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W10_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W11_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W12_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W13_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W14_DEFAUWT            0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W15_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W16_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W17_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W18_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W19_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W21_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W22_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W23_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W24_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W25_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W26_DEFAUWT            0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W27_DEFAUWT            0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W28_DEFAUWT            0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W29_DEFAUWT            0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W30_DEFAUWT            0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B2_W31_DEFAUWT            0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W0_DEFAUWT             0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W1_DEFAUWT             0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W2_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W3_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W4_DEFAUWT             0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W5_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W7_DEFAUWT             0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W10_DEFAUWT            0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W11_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W12_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W15_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W16_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W17_DEFAUWT            0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W18_DEFAUWT            0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W19_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W21_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W22_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W23_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W24_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W25_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W26_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W27_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W28_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W29_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W30_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B3_W31_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W1_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W2_DEFAUWT             0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W3_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W4_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W5_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W6_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W7_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W8_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W9_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W10_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W11_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W12_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W13_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W14_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W15_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W16_DEFAUWT            0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W17_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W18_DEFAUWT            0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W20_DEFAUWT            0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W23_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W24_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W25_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W27_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W28_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W29_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W30_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B4_W31_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W0_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W1_DEFAUWT             0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W2_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W3_DEFAUWT             0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W4_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W5_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W6_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W7_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W8_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W9_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W10_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W11_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W12_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W13_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W14_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W15_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W16_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W17_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W18_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W20_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W21_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W22_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W23_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W24_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W25_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W26_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W28_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W29_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W30_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B5_W31_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W0_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W1_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W2_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W3_DEFAUWT             0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W4_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W5_DEFAUWT             0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W6_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W7_DEFAUWT             0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W8_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W9_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W10_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W11_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W12_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W13_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W14_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W15_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W16_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W17_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W18_DEFAUWT            0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W19_DEFAUWT            0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W20_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W22_DEFAUWT            0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W23_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W24_DEFAUWT            0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W25_DEFAUWT            0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W26_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W30_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B6_W31_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W3_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W9_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W13_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W14_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W15_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W17_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W18_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W19_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W20_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W21_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W23_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W26_DEFAUWT            0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W28_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN5_B7_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W2_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W3_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W4_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W5_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W7_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W8_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W9_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W10_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W11_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W12_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W14_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W17_DEFAUWT            0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W19_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W21_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W24_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W25_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W26_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W28_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W29_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B0_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W0_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W1_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W2_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W3_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W4_DEFAUWT             0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W6_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W15_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W16_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W17_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W18_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W19_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W21_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W22_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W23_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W25_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W28_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W30_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B1_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W1_DEFAUWT             0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W3_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W5_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W9_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W13_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W14_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W19_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W21_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W24_DEFAUWT            0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W25_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W26_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W27_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B2_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W0_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W1_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W6_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W8_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W12_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W13_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W14_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W17_DEFAUWT            0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B3_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B4_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B5_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MEM_CMN6_B6_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_CMN_CTW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWA_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWB_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMN_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE0_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE1_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE2_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANE3_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_IDCODE_WO_DEFAUWT                    0x000004cd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_IDCODE_HI_DEFAUWT                    0x00003006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WEFCWK_OVWD_IN_DEFAUWT               0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_OVWD_IN_0_DEFAUWT              0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_OVWD_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_OVWD_IN_0_DEFAUWT              0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_OVWD_IN_1_DEFAUWT              0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_SUP_OVWD_IN_DEFAUWT                  0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_SUP_OVWD_OUT_DEFAUWT                 0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WVW_OVWD_IN_DEFAUWT                  0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ASIC_IN_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WVW_ASIC_IN_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_ANA_STAT_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWA_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWA_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWA_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWA_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWA_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWB_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWB_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWB_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWB_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_MPWWB_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_WTUNE_CTWW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_SWITCH_PWW_MEAS_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_SWITCH_MISC_MEAS_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_ANA_BG_DEFAUWT                           0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_CONFIG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_STAT_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_WX_SET_VAW_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_WX_STAT_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_TXDN_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_SUPX_DIG_WTUNE_TXUP_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WANEX_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W0_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W1_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W2_DEFAUWT            0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W3_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W4_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W5_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W6_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W7_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W12_DEFAUWT           0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W14_DEFAUWT           0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W15_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W16_DEFAUWT           0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W18_DEFAUWT           0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W19_DEFAUWT           0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W20_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W21_DEFAUWT           0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W22_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W23_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W24_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W25_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W26_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W28_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W29_DEFAUWT           0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B0_W31_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W0_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W1_DEFAUWT            0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W2_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W3_DEFAUWT            0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W4_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W5_DEFAUWT            0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W6_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W8_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W10_DEFAUWT           0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W14_DEFAUWT           0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W15_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W16_DEFAUWT           0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W17_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W18_DEFAUWT           0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W19_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W20_DEFAUWT           0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W21_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W22_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W23_DEFAUWT           0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W24_DEFAUWT           0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W25_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W26_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W27_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W28_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W29_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B1_W31_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W0_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W2_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W3_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W4_DEFAUWT            0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W5_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W6_DEFAUWT            0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W7_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W8_DEFAUWT            0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W9_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W10_DEFAUWT           0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W13_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W14_DEFAUWT           0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W15_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W16_DEFAUWT           0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W17_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W18_DEFAUWT           0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W19_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W20_DEFAUWT           0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W21_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W22_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W23_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W24_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W25_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W26_DEFAUWT           0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W27_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W28_DEFAUWT           0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W29_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W30_DEFAUWT           0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B2_W31_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W0_DEFAUWT            0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W1_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W2_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W3_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W4_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W5_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W7_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W8_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W12_DEFAUWT           0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W14_DEFAUWT           0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W15_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W16_DEFAUWT           0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W18_DEFAUWT           0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W20_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W22_DEFAUWT           0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W24_DEFAUWT           0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W25_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W26_DEFAUWT           0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W27_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W28_DEFAUWT           0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W29_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W30_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B3_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W0_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W2_DEFAUWT            0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W3_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W4_DEFAUWT            0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W5_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W6_DEFAUWT            0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W7_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W8_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W9_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W10_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W11_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W12_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W13_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W15_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W17_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W18_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W19_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W20_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W21_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W23_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W26_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W29_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B4_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W0_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W3_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W6_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W12_DEFAUWT           0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W13_DEFAUWT           0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W15_DEFAUWT           0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W16_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W17_DEFAUWT           0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W18_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W19_DEFAUWT           0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W20_DEFAUWT           0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W21_DEFAUWT           0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W22_DEFAUWT           0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W23_DEFAUWT           0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W24_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W25_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W26_DEFAUWT           0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B5_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W0_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W3_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W6_DEFAUWT            0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W9_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W12_DEFAUWT           0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W13_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W15_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W18_DEFAUWT           0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W19_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W20_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W21_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W24_DEFAUWT           0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W25_DEFAUWT           0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W27_DEFAUWT           0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W28_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W29_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W30_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B6_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W0_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W2_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W4_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W5_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W6_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W8_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W10_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W12_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W13_DEFAUWT           0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W14_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W15_DEFAUWT           0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W16_DEFAUWT           0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W17_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W18_DEFAUWT           0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W19_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W21_DEFAUWT           0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W23_DEFAUWT           0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W24_DEFAUWT           0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W27_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W28_DEFAUWT           0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W29_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN2_B7_W31_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W1_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W5_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W6_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W7_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W9_DEFAUWT            0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W10_DEFAUWT           0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W11_DEFAUWT           0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W12_DEFAUWT           0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W13_DEFAUWT           0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W14_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W15_DEFAUWT           0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W16_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W18_DEFAUWT           0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W21_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W22_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W24_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W25_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W26_DEFAUWT           0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W27_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W28_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B0_W31_DEFAUWT           0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W0_DEFAUWT            0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W1_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W2_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W3_DEFAUWT            0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W4_DEFAUWT            0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W5_DEFAUWT            0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W6_DEFAUWT            0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W7_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W8_DEFAUWT            0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W9_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W10_DEFAUWT           0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W11_DEFAUWT           0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W12_DEFAUWT           0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W13_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W14_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W16_DEFAUWT           0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W17_DEFAUWT           0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W18_DEFAUWT           0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W20_DEFAUWT           0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W21_DEFAUWT           0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W23_DEFAUWT           0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W25_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W26_DEFAUWT           0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W27_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W29_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W30_DEFAUWT           0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B1_W31_DEFAUWT           0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W0_DEFAUWT            0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W1_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W4_DEFAUWT            0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W5_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W8_DEFAUWT            0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W9_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W10_DEFAUWT           0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W11_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W12_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W13_DEFAUWT           0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W14_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W15_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W17_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W19_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W21_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W22_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W23_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W24_DEFAUWT           0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W25_DEFAUWT           0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W26_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W27_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W28_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W29_DEFAUWT           0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W30_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B2_W31_DEFAUWT           0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W0_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W1_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W2_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W3_DEFAUWT            0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W4_DEFAUWT            0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W5_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W6_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W7_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W8_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W9_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W10_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W11_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W12_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W13_DEFAUWT           0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W14_DEFAUWT           0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W15_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W17_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W18_DEFAUWT           0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W19_DEFAUWT           0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W20_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W21_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W23_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W24_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W27_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W29_DEFAUWT           0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W30_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B3_W31_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W0_DEFAUWT            0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W2_DEFAUWT            0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W3_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W4_DEFAUWT            0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W5_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W7_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W9_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W10_DEFAUWT           0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W11_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W12_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W13_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W16_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W17_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W18_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W19_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W20_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W21_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W22_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W23_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W24_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W25_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W26_DEFAUWT           0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W27_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W28_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W29_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W30_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B4_W31_DEFAUWT           0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W0_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W2_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W3_DEFAUWT            0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W4_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W5_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W6_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W7_DEFAUWT            0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W8_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W9_DEFAUWT            0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W10_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W12_DEFAUWT           0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W13_DEFAUWT           0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W15_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W16_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W17_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W18_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W19_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W20_DEFAUWT           0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W22_DEFAUWT           0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W23_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W24_DEFAUWT           0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W25_DEFAUWT           0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W26_DEFAUWT           0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W27_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W28_DEFAUWT           0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W29_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W30_DEFAUWT           0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B5_W31_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W0_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W1_DEFAUWT            0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W2_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W3_DEFAUWT            0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W4_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W5_DEFAUWT            0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W6_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W7_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W8_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W9_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W10_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W12_DEFAUWT           0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W13_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W15_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W16_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W17_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W18_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W20_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W23_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W24_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W25_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W26_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W27_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W28_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W29_DEFAUWT           0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W30_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B6_W31_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W0_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W2_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W3_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W4_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W5_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W6_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W7_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W8_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W10_DEFAUWT           0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W11_DEFAUWT           0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W12_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W14_DEFAUWT           0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W15_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W16_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W17_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W18_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W20_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W21_DEFAUWT           0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W22_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W24_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W25_DEFAUWT           0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W26_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W27_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W28_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W29_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W30_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN3_B7_W31_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W1_DEFAUWT            0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W2_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W3_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W4_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W5_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W6_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W7_DEFAUWT            0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W8_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W9_DEFAUWT            0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W10_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W11_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W12_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W13_DEFAUWT           0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W14_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W15_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W16_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W17_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W18_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W19_DEFAUWT           0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W21_DEFAUWT           0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W22_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W23_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W24_DEFAUWT           0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W25_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W27_DEFAUWT           0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W28_DEFAUWT           0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W29_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W30_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B0_W31_DEFAUWT           0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W0_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W2_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W4_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W5_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W8_DEFAUWT            0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W9_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W10_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W11_DEFAUWT           0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W12_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W13_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W14_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W15_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W16_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W17_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W18_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W19_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W20_DEFAUWT           0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W21_DEFAUWT           0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W23_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W24_DEFAUWT           0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W25_DEFAUWT           0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W26_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W27_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B1_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W2_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W3_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W4_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W5_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W7_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W8_DEFAUWT            0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W9_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W10_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W11_DEFAUWT           0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W12_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W14_DEFAUWT           0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W16_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W17_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W20_DEFAUWT           0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W21_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W22_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W23_DEFAUWT           0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W25_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W26_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W27_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W28_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W29_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W30_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B2_W31_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W0_DEFAUWT            0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W1_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W2_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W3_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W4_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W5_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W6_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W12_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W14_DEFAUWT           0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W16_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W17_DEFAUWT           0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W20_DEFAUWT           0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W21_DEFAUWT           0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W22_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W23_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W24_DEFAUWT           0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W25_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W26_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W27_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W28_DEFAUWT           0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W29_DEFAUWT           0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W30_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B3_W31_DEFAUWT           0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W0_DEFAUWT            0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W1_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W2_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W3_DEFAUWT            0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W4_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W5_DEFAUWT            0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W6_DEFAUWT            0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W7_DEFAUWT            0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W9_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W10_DEFAUWT           0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W11_DEFAUWT           0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W12_DEFAUWT           0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W13_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W15_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W16_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W17_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W18_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W19_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W22_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W23_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W24_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W25_DEFAUWT           0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W26_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W27_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W28_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W29_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W30_DEFAUWT           0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B4_W31_DEFAUWT           0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W0_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W1_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W2_DEFAUWT            0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W4_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W5_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W8_DEFAUWT            0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W9_DEFAUWT            0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W10_DEFAUWT           0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W11_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W12_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W13_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W14_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W17_DEFAUWT           0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W18_DEFAUWT           0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W19_DEFAUWT           0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W20_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W21_DEFAUWT           0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W22_DEFAUWT           0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W23_DEFAUWT           0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W24_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W25_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W26_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W27_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W28_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W29_DEFAUWT           0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W30_DEFAUWT           0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B5_W31_DEFAUWT           0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W0_DEFAUWT            0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W1_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W2_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W3_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W4_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W6_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W7_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W9_DEFAUWT            0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W10_DEFAUWT           0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W11_DEFAUWT           0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W12_DEFAUWT           0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W13_DEFAUWT           0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W14_DEFAUWT           0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W15_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W16_DEFAUWT           0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W17_DEFAUWT           0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W18_DEFAUWT           0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W19_DEFAUWT           0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W20_DEFAUWT           0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W21_DEFAUWT           0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W22_DEFAUWT           0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W23_DEFAUWT           0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W24_DEFAUWT           0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W27_DEFAUWT           0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B6_W31_DEFAUWT           0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W1_DEFAUWT            0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W2_DEFAUWT            0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W3_DEFAUWT            0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W4_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W6_DEFAUWT            0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W8_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W9_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W10_DEFAUWT           0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W11_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W12_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W13_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W14_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W15_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W16_DEFAUWT           0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W17_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W18_DEFAUWT           0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W19_DEFAUWT           0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W20_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W21_DEFAUWT           0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W22_DEFAUWT           0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W23_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W24_DEFAUWT           0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W25_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W26_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W27_DEFAUWT           0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W28_DEFAUWT           0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN4_B7_W31_DEFAUWT           0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W0_DEFAUWT            0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W1_DEFAUWT            0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W2_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W3_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W5_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W6_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W8_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W13_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W14_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W15_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W16_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W17_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W18_DEFAUWT           0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W22_DEFAUWT           0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W24_DEFAUWT           0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W25_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W27_DEFAUWT           0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W29_DEFAUWT           0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W30_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B0_W31_DEFAUWT           0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W0_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W1_DEFAUWT            0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W2_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W3_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W4_DEFAUWT            0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W6_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W7_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W8_DEFAUWT            0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W9_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W10_DEFAUWT           0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W11_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W12_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W13_DEFAUWT           0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W15_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W16_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W17_DEFAUWT           0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W18_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W19_DEFAUWT           0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W20_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W21_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W22_DEFAUWT           0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W23_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W28_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B1_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W0_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W1_DEFAUWT            0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W2_DEFAUWT            0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W3_DEFAUWT            0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W4_DEFAUWT            0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W5_DEFAUWT            0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W7_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W8_DEFAUWT            0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W9_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W10_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W11_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W12_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W13_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W14_DEFAUWT           0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W15_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W16_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W17_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W18_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W19_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W21_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W22_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W23_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W24_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W25_DEFAUWT           0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W26_DEFAUWT           0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W27_DEFAUWT           0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W28_DEFAUWT           0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W29_DEFAUWT           0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W30_DEFAUWT           0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B2_W31_DEFAUWT           0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W0_DEFAUWT            0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W1_DEFAUWT            0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W2_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W3_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W4_DEFAUWT            0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W5_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W7_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W10_DEFAUWT           0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W11_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W12_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W15_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W16_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W17_DEFAUWT           0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W18_DEFAUWT           0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W19_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W21_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W22_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W23_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W24_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W25_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W26_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W27_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W28_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W29_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W30_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B3_W31_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W1_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W2_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W3_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W4_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W5_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W6_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W7_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W8_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W9_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W10_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W11_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W12_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W13_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W14_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W15_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W16_DEFAUWT           0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W17_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W18_DEFAUWT           0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W20_DEFAUWT           0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W23_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W24_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W25_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W27_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W28_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W29_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W30_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B4_W31_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W0_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W1_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W2_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W3_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W4_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W5_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W6_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W7_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W8_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W9_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W10_DEFAUWT           0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W11_DEFAUWT           0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W12_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W13_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W14_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W15_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W16_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W17_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W18_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W20_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W21_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W22_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W23_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W24_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W25_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W26_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W28_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W29_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W30_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B5_W31_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W0_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W1_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W2_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W3_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W4_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W5_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W6_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W7_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W8_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W9_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W10_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W11_DEFAUWT           0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W12_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W13_DEFAUWT           0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W14_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W15_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W16_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W17_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W18_DEFAUWT           0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W19_DEFAUWT           0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W20_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W22_DEFAUWT           0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W23_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W24_DEFAUWT           0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W25_DEFAUWT           0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W26_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W30_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B6_W31_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W3_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W9_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W13_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W14_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W15_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W17_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W18_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W19_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W20_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W21_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W23_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W26_DEFAUWT           0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W28_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN5_B7_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W2_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W3_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W4_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W5_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W7_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W8_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W9_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W10_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W11_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W12_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W14_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W17_DEFAUWT           0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W19_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W21_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W24_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W25_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W26_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W28_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W29_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B0_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W0_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W1_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W2_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W3_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W4_DEFAUWT            0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W6_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W15_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W16_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W17_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W18_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W19_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W21_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W22_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W23_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W25_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W28_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W30_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B1_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W1_DEFAUWT            0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W3_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W5_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W9_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W13_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W14_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W19_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W21_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W24_DEFAUWT           0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W25_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W26_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W27_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B2_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W0_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W1_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W6_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W8_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W12_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W13_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W14_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W17_DEFAUWT           0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B3_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B4_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B5_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MEM_CMN6_B6_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_CMN_CTW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWA_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWB_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWCMNX_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_2_WAWWANEX_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000


// addwessBwock: nbio_wcu_kpfifo_kpfifo2_kpfifo_diw
#define smnKPFIFO2_PWI_TX_FIFO_HSCID_DEFAUWT                                      0x00000000
#define smnKPFIFO2_PWI_TX_FIFO_CONTWOW_WANE_0_DEFAUWT                             0x00000000
#define smnKPFIFO2_PWI_TX_FIFO_CONTWOW_WANE_1_DEFAUWT                             0x00000000
#define smnKPFIFO2_PWI_TX_FIFO_CONTWOW_WANE_2_DEFAUWT                             0x00000000
#define smnKPFIFO2_PWI_TX_FIFO_CONTWOW_WANE_3_DEFAUWT                             0x00000000
#define smnKPFIFO2_PCS_PMA_SOFT_WESET_DEFAUWT                                     0x00000000


// addwessBwock: nbio_wcu_kpnp_kpnp2_kpnp_diw
#define smnKPNP_SNPS2_KPNP_HWSCVEW_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS2_KPNP_PHY_INFO_DEFAUWT                                       0x00000000
#define smnKPNP_SNPS2_KPNP_WANE_ID_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS2_KPNP_WANE_WEQ_CONTWOW_DEFAUWT                               0x00000000
#define smnKPNP_SNPS2_KPNP_WANE_WEQ_STATUS_DEFAUWT                                0x00000000
#define smnKPNP_SNPS2_KPNP_PMA_CONTWOW0_DEFAUWT                                   0x00000000
#define smnKPNP_SNPS2_KPNP_PMA_CONTWOW1_DEFAUWT                                   0x000000b1
#define smnKPNP_SNPS2_KPNP_PMA_CONTWOW2_DEFAUWT                                   0x00000004
#define smnKPNP_SNPS2_KPNP_PHY_SOFT_WESET_DEFAUWT                                 0x00000000
#define smnKPNP_SNPS2_KPNP_WANE_SOFT_WESET_DEFAUWT                                0x000000ff
#define smnKPNP_SNPS2_WEG_WST_CTWW_DEFAUWT                                        0x00000001


// addwessBwock: nbio_pipe_pcs_dwc_e12mp_phy_x4_ns3_dwc_e12mp_phy_x4_ns_UP16_dwc_e12mp_phy_x4_ns_UP16_mem_map
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_IDCODE_WO_DEFAUWT                     0x000074cd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_IDCODE_HI_DEFAUWT                     0x00000733
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WEFCWK_OVWD_IN_DEFAUWT                0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_OVWD_IN_0_DEFAUWT               0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_OVWD_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_OVWD_IN_0_DEFAUWT               0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_OVWD_IN_1_DEFAUWT               0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_OVWD_IN_2_DEFAUWT               0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_SUP_OVWD_IN_DEFAUWT                   0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_SUP_OVWD_OUT_DEFAUWT                  0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WVW_OVWD_IN_DEFAUWT                   0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_ASIC_IN_0_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_ASIC_IN_1_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_ASIC_IN_2_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ASIC_IN_DEFAUWT                       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WVW_ASIC_IN_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_ANA_STAT_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT   0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT           0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT           0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWA_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWA_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWA_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWA_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWA_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWB_MISC_DEFAUWT                    0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWB_OVWD_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWB_ATB1_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWB_ATB2_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_MPWWB_ATB3_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_WTUNE_CTWW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_SWITCH_PWW_MEAS_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_SWITCH_MISC_MEAS_DEFAUWT              0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_ANA_BG_DEFAUWT                            0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_CONFIG_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_STAT_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_WX_SET_VAW_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_WX_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_TXDN_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUP_DIG_WTUNE_TXUP_STAT_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE0_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE1_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE2_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANE3_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W0_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W1_DEFAUWT             0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W2_DEFAUWT             0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W3_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W4_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W5_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W6_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W7_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W12_DEFAUWT            0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W14_DEFAUWT            0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W15_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W16_DEFAUWT            0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W18_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W19_DEFAUWT            0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W20_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W21_DEFAUWT            0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W22_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W23_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W24_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W25_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W26_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W28_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W29_DEFAUWT            0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B0_W31_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W0_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W1_DEFAUWT             0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W2_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W3_DEFAUWT             0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W4_DEFAUWT             0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W5_DEFAUWT             0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W6_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W8_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W10_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W14_DEFAUWT            0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W15_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W16_DEFAUWT            0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W17_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W18_DEFAUWT            0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W19_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W20_DEFAUWT            0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W21_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W22_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W23_DEFAUWT            0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W24_DEFAUWT            0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W25_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W26_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W27_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W28_DEFAUWT            0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W29_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B1_W31_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W0_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W2_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W3_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W4_DEFAUWT             0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W5_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W6_DEFAUWT             0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W7_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W8_DEFAUWT             0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W9_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W10_DEFAUWT            0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W13_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W14_DEFAUWT            0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W15_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W16_DEFAUWT            0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W17_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W18_DEFAUWT            0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W19_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W20_DEFAUWT            0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W21_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W22_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W23_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W24_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W25_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W26_DEFAUWT            0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W27_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W28_DEFAUWT            0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W29_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W30_DEFAUWT            0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B2_W31_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W0_DEFAUWT             0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W1_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W2_DEFAUWT             0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W3_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W4_DEFAUWT             0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W5_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W7_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W8_DEFAUWT             0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W9_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W10_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W11_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W12_DEFAUWT            0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W13_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W14_DEFAUWT            0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W15_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W16_DEFAUWT            0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W17_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W18_DEFAUWT            0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W20_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W22_DEFAUWT            0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W24_DEFAUWT            0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W25_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W26_DEFAUWT            0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W27_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W28_DEFAUWT            0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W29_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W30_DEFAUWT            0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B3_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W0_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W2_DEFAUWT             0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W3_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W4_DEFAUWT             0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W5_DEFAUWT             0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W6_DEFAUWT             0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W7_DEFAUWT             0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W8_DEFAUWT             0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W9_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W10_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W11_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W12_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W13_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W15_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W17_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W18_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W19_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W20_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W21_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W23_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W26_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W29_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B4_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W0_DEFAUWT             0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W3_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W6_DEFAUWT             0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W12_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W13_DEFAUWT            0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W14_DEFAUWT            0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W15_DEFAUWT            0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W16_DEFAUWT            0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W17_DEFAUWT            0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W18_DEFAUWT            0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W19_DEFAUWT            0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W20_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W21_DEFAUWT            0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W22_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W23_DEFAUWT            0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W24_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W25_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W26_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W27_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B5_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W0_DEFAUWT             0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W1_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W3_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W4_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W6_DEFAUWT             0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W9_DEFAUWT             0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W12_DEFAUWT            0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W13_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W15_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W18_DEFAUWT            0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W19_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W20_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W21_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W24_DEFAUWT            0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W25_DEFAUWT            0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W27_DEFAUWT            0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W28_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W29_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W30_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B6_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W0_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W2_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W4_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W5_DEFAUWT             0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W6_DEFAUWT             0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W8_DEFAUWT             0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W10_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W12_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W13_DEFAUWT            0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W14_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W15_DEFAUWT            0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W16_DEFAUWT            0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W17_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W18_DEFAUWT            0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W19_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W21_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W23_DEFAUWT            0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W24_DEFAUWT            0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W27_DEFAUWT            0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W28_DEFAUWT            0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W29_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN2_B7_W31_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W1_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W5_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W6_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W7_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W9_DEFAUWT             0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W10_DEFAUWT            0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W11_DEFAUWT            0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W12_DEFAUWT            0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W13_DEFAUWT            0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W14_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W15_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W16_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W18_DEFAUWT            0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W21_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W22_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W24_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W25_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W26_DEFAUWT            0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W27_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W28_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B0_W31_DEFAUWT            0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W0_DEFAUWT             0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W1_DEFAUWT             0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W2_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W3_DEFAUWT             0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W4_DEFAUWT             0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W5_DEFAUWT             0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W6_DEFAUWT             0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W7_DEFAUWT             0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W8_DEFAUWT             0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W9_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W10_DEFAUWT            0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W11_DEFAUWT            0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W12_DEFAUWT            0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W13_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W14_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W16_DEFAUWT            0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W17_DEFAUWT            0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W18_DEFAUWT            0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W19_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W20_DEFAUWT            0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W21_DEFAUWT            0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W23_DEFAUWT            0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W25_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W26_DEFAUWT            0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W27_DEFAUWT            0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W29_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W30_DEFAUWT            0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B1_W31_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W0_DEFAUWT             0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W1_DEFAUWT             0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W4_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W5_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W8_DEFAUWT             0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W9_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W10_DEFAUWT            0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W11_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W12_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W13_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W14_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W15_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W17_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W19_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W21_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W22_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W23_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W24_DEFAUWT            0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W25_DEFAUWT            0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W26_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W27_DEFAUWT            0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W28_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W29_DEFAUWT            0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W30_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B2_W31_DEFAUWT            0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W0_DEFAUWT             0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W1_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W2_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W3_DEFAUWT             0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W4_DEFAUWT             0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W5_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W6_DEFAUWT             0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W7_DEFAUWT             0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W8_DEFAUWT             0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W9_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W10_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W11_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W12_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W13_DEFAUWT            0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W14_DEFAUWT            0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W15_DEFAUWT            0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W17_DEFAUWT            0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W18_DEFAUWT            0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W19_DEFAUWT            0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W20_DEFAUWT            0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W21_DEFAUWT            0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W23_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W24_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W27_DEFAUWT            0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W29_DEFAUWT            0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W30_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B3_W31_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W0_DEFAUWT             0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W2_DEFAUWT             0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W3_DEFAUWT             0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W4_DEFAUWT             0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W5_DEFAUWT             0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W7_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W9_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W10_DEFAUWT            0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W11_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W12_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W13_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W15_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W16_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W17_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W18_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W19_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W20_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W21_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W22_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W23_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W24_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W25_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W26_DEFAUWT            0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W27_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W28_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W29_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W30_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B4_W31_DEFAUWT            0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W0_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W1_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W2_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W3_DEFAUWT             0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W4_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W5_DEFAUWT             0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W6_DEFAUWT             0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W7_DEFAUWT             0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W8_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W9_DEFAUWT             0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W10_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W12_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W13_DEFAUWT            0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W15_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W16_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W17_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W18_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W19_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W20_DEFAUWT            0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W22_DEFAUWT            0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W23_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W24_DEFAUWT            0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W25_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W26_DEFAUWT            0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W27_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W28_DEFAUWT            0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W29_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W30_DEFAUWT            0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B5_W31_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W0_DEFAUWT             0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W1_DEFAUWT             0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W2_DEFAUWT             0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W3_DEFAUWT             0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W4_DEFAUWT             0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W5_DEFAUWT             0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W6_DEFAUWT             0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W7_DEFAUWT             0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W8_DEFAUWT             0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W9_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W10_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W11_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W12_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W13_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W14_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W15_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W16_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W17_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W18_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W20_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W23_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W24_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W25_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W26_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W27_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W28_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W29_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W30_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B6_W31_DEFAUWT            0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W0_DEFAUWT             0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W1_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W2_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W3_DEFAUWT             0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W4_DEFAUWT             0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W5_DEFAUWT             0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W6_DEFAUWT             0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W7_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W8_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W10_DEFAUWT            0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W11_DEFAUWT            0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W12_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W14_DEFAUWT            0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W15_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W16_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W17_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W18_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W20_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W21_DEFAUWT            0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W22_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W24_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W25_DEFAUWT            0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W26_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W27_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W28_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W29_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W30_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN3_B7_W31_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W1_DEFAUWT             0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W2_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W3_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W4_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W5_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W6_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W7_DEFAUWT             0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W8_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W9_DEFAUWT             0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W10_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W11_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W12_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W13_DEFAUWT            0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W14_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W15_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W16_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W17_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W18_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W19_DEFAUWT            0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W21_DEFAUWT            0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W22_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W23_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W24_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W25_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W27_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W28_DEFAUWT            0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W29_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W30_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B0_W31_DEFAUWT            0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W0_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W2_DEFAUWT             0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W4_DEFAUWT             0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W5_DEFAUWT             0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W8_DEFAUWT             0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W9_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W10_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W11_DEFAUWT            0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W12_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W13_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W14_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W15_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W16_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W17_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W18_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W19_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W20_DEFAUWT            0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W21_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W22_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W23_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W24_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W25_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W26_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W27_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B1_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W2_DEFAUWT             0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W3_DEFAUWT             0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W4_DEFAUWT             0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W5_DEFAUWT             0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W7_DEFAUWT             0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W8_DEFAUWT             0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W9_DEFAUWT             0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W10_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W11_DEFAUWT            0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W12_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W14_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W16_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W17_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W20_DEFAUWT            0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W21_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W22_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W23_DEFAUWT            0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W24_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W25_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W26_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W27_DEFAUWT            0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W28_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W29_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W30_DEFAUWT            0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B2_W31_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W0_DEFAUWT             0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W1_DEFAUWT             0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W2_DEFAUWT             0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W3_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W4_DEFAUWT             0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W5_DEFAUWT             0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W6_DEFAUWT             0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W7_DEFAUWT             0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W9_DEFAUWT             0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W12_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W14_DEFAUWT            0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W16_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W17_DEFAUWT            0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W18_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W19_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W20_DEFAUWT            0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W21_DEFAUWT            0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W22_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W23_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W24_DEFAUWT            0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W25_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W26_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W27_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W28_DEFAUWT            0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W29_DEFAUWT            0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W30_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B3_W31_DEFAUWT            0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W0_DEFAUWT             0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W1_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W2_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W3_DEFAUWT             0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W4_DEFAUWT             0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W5_DEFAUWT             0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W6_DEFAUWT             0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W7_DEFAUWT             0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W9_DEFAUWT             0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W10_DEFAUWT            0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W11_DEFAUWT            0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W12_DEFAUWT            0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W13_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W15_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W16_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W17_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W18_DEFAUWT            0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W19_DEFAUWT            0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W22_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W23_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W24_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W25_DEFAUWT            0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W26_DEFAUWT            0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W27_DEFAUWT            0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W28_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W29_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W30_DEFAUWT            0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B4_W31_DEFAUWT            0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W0_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W1_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W2_DEFAUWT             0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W3_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W4_DEFAUWT             0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W5_DEFAUWT             0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W6_DEFAUWT             0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W7_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W8_DEFAUWT             0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W9_DEFAUWT             0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W10_DEFAUWT            0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W11_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W12_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W13_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W14_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W15_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W16_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W17_DEFAUWT            0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W18_DEFAUWT            0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W19_DEFAUWT            0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W20_DEFAUWT            0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W21_DEFAUWT            0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W22_DEFAUWT            0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W23_DEFAUWT            0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W24_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W25_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W26_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W27_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W28_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W29_DEFAUWT            0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W30_DEFAUWT            0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B5_W31_DEFAUWT            0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W0_DEFAUWT             0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W1_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W2_DEFAUWT             0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W3_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W4_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W5_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W6_DEFAUWT             0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W7_DEFAUWT             0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W9_DEFAUWT             0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W10_DEFAUWT            0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W11_DEFAUWT            0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W12_DEFAUWT            0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W13_DEFAUWT            0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W14_DEFAUWT            0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W15_DEFAUWT            0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W16_DEFAUWT            0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W17_DEFAUWT            0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W18_DEFAUWT            0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W19_DEFAUWT            0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W20_DEFAUWT            0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W21_DEFAUWT            0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W22_DEFAUWT            0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W23_DEFAUWT            0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W24_DEFAUWT            0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W25_DEFAUWT            0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W27_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W28_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B6_W31_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W1_DEFAUWT             0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W2_DEFAUWT             0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W3_DEFAUWT             0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W4_DEFAUWT             0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W6_DEFAUWT             0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W8_DEFAUWT             0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W9_DEFAUWT             0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W10_DEFAUWT            0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W11_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W12_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W13_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W14_DEFAUWT            0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W15_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W16_DEFAUWT            0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W17_DEFAUWT            0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W18_DEFAUWT            0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W19_DEFAUWT            0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W20_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W21_DEFAUWT            0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W22_DEFAUWT            0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W23_DEFAUWT            0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W24_DEFAUWT            0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W25_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W26_DEFAUWT            0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W27_DEFAUWT            0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W28_DEFAUWT            0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W29_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN4_B7_W31_DEFAUWT            0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W0_DEFAUWT             0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W1_DEFAUWT             0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W2_DEFAUWT             0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W3_DEFAUWT             0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W5_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W6_DEFAUWT             0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W7_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W8_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W9_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W11_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W13_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W14_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W15_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W16_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W17_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W18_DEFAUWT            0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W19_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W20_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W21_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W22_DEFAUWT            0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W23_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W24_DEFAUWT            0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W25_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W26_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W27_DEFAUWT            0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W29_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W30_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B0_W31_DEFAUWT            0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W0_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W1_DEFAUWT             0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W2_DEFAUWT             0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W3_DEFAUWT             0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W4_DEFAUWT             0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W6_DEFAUWT             0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W7_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W8_DEFAUWT             0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W9_DEFAUWT             0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W10_DEFAUWT            0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W11_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W12_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W13_DEFAUWT            0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W14_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W15_DEFAUWT            0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W16_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W17_DEFAUWT            0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W18_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W19_DEFAUWT            0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W20_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W21_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W22_DEFAUWT            0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W23_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W25_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W28_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W29_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W30_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B1_W31_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W0_DEFAUWT             0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W1_DEFAUWT             0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W2_DEFAUWT             0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W3_DEFAUWT             0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W4_DEFAUWT             0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W5_DEFAUWT             0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W7_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W8_DEFAUWT             0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W9_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W10_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W11_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W12_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W13_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W14_DEFAUWT            0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W15_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W16_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W17_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W18_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W19_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W20_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W21_DEFAUWT            0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W22_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W23_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W24_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W25_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W26_DEFAUWT            0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W27_DEFAUWT            0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W28_DEFAUWT            0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W29_DEFAUWT            0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W30_DEFAUWT            0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B2_W31_DEFAUWT            0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W0_DEFAUWT             0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W1_DEFAUWT             0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W2_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W3_DEFAUWT             0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W4_DEFAUWT             0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W5_DEFAUWT             0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W6_DEFAUWT             0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W7_DEFAUWT             0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W8_DEFAUWT             0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W9_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W10_DEFAUWT            0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W11_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W12_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W15_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W16_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W17_DEFAUWT            0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W18_DEFAUWT            0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W19_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W20_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W21_DEFAUWT            0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W22_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W23_DEFAUWT            0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W24_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W25_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W26_DEFAUWT            0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W27_DEFAUWT            0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W28_DEFAUWT            0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W29_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W30_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B3_W31_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W0_DEFAUWT             0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W1_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W2_DEFAUWT             0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W3_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W4_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W5_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W6_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W7_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W8_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W9_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W10_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W11_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W12_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W13_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W14_DEFAUWT            0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W15_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W16_DEFAUWT            0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W17_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W18_DEFAUWT            0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W19_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W20_DEFAUWT            0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W21_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W22_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W23_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W24_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W25_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W27_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W28_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W29_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W30_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B4_W31_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W0_DEFAUWT             0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W1_DEFAUWT             0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W2_DEFAUWT             0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W3_DEFAUWT             0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W4_DEFAUWT             0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W5_DEFAUWT             0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W6_DEFAUWT             0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W7_DEFAUWT             0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W8_DEFAUWT             0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W9_DEFAUWT             0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W10_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W11_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W12_DEFAUWT            0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W13_DEFAUWT            0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W14_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W15_DEFAUWT            0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W16_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W17_DEFAUWT            0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W18_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W20_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W21_DEFAUWT            0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W22_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W23_DEFAUWT            0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W24_DEFAUWT            0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W25_DEFAUWT            0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W26_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W28_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W29_DEFAUWT            0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W30_DEFAUWT            0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B5_W31_DEFAUWT            0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W0_DEFAUWT             0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W1_DEFAUWT             0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W2_DEFAUWT             0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W3_DEFAUWT             0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W4_DEFAUWT             0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W5_DEFAUWT             0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W6_DEFAUWT             0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W7_DEFAUWT             0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W8_DEFAUWT             0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W9_DEFAUWT             0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W10_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W11_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W12_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W13_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W14_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W15_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W16_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W17_DEFAUWT            0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W18_DEFAUWT            0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W19_DEFAUWT            0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W20_DEFAUWT            0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W22_DEFAUWT            0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W23_DEFAUWT            0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W24_DEFAUWT            0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W25_DEFAUWT            0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W26_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W27_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W28_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W29_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W30_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B6_W31_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W0_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W1_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W3_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W9_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W13_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W14_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W15_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W16_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W17_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W18_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W19_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W20_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W21_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W22_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W23_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W24_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W25_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W26_DEFAUWT            0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W28_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN5_B7_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W1_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W2_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W3_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W4_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W5_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W6_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W7_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W8_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W9_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W10_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W11_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W12_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W13_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W14_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W17_DEFAUWT            0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W19_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W21_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W24_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W25_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W26_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W28_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W29_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W30_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B0_W31_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W0_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W1_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W2_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W3_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W4_DEFAUWT             0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W6_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W12_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W13_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W14_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W15_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W16_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W17_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W18_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W19_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W20_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W21_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W22_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W23_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W25_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W26_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W27_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W28_DEFAUWT            0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W29_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W30_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B1_W31_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W0_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W1_DEFAUWT             0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W2_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W3_DEFAUWT             0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W4_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W5_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W6_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W7_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W8_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W9_DEFAUWT             0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W10_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W11_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W12_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W13_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W14_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W16_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W17_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W18_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W19_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W20_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W21_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W22_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W23_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W24_DEFAUWT            0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W25_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W26_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W27_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W29_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W30_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B2_W31_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W0_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W1_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W3_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W4_DEFAUWT             0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W5_DEFAUWT             0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W6_DEFAUWT             0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W7_DEFAUWT             0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W8_DEFAUWT             0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W9_DEFAUWT             0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W10_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W11_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W12_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W13_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W14_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W15_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W16_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W17_DEFAUWT            0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B3_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B4_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B5_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W0_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W1_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W2_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W3_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W4_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W5_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W6_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W7_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W8_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W9_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W10_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W11_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W12_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W13_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W14_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W15_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W16_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W17_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W18_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W19_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W20_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W21_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W22_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W23_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W24_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W25_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W26_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W27_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W28_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W29_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W30_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MEM_CMN6_B6_W31_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_CMN_CTW_DEFAUWT                    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWA_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWB_BW_OVWD_IN_DEFAUWT           0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT      0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMN_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE0_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE1_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE2_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANE3_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_IDCODE_WO_DEFAUWT                    0x000004cd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_IDCODE_HI_DEFAUWT                    0x00003006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WEFCWK_OVWD_IN_DEFAUWT               0x00000070
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_B_DIV_CWK_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_OVWD_IN_0_DEFAUWT              0x00000328
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_OVWD_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_OVWD_IN_0_DEFAUWT              0x00000194
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_OVWD_IN_1_DEFAUWT              0x0000a000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_OVWD_IN_2_DEFAUWT              0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_SUP_OVWD_IN_DEFAUWT                  0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_SUP_OVWD_OUT_DEFAUWT                 0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WVW_OVWD_IN_DEFAUWT                  0x000001d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_ASIC_IN_0_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_ASIC_IN_1_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_ASIC_IN_2_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_B_DIV_CWK_ASIC_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ASIC_IN_DEFAUWT                      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WVW_ASIC_IN_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ANA_MPWWA_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ANA_MPWWB_OVWD_OUT_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ANA_WTUNE_OVWD_OUT_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ANA_WX_TEWM_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_ANA_STAT_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWA_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_CAW_CTWW_DEFAUWT  0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_OVWD_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_STAT_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_MISC_TIME_THWESHOWD_DEFAUWT 0x00000d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_EN_AND_VCO_CWK_STABIWIZATION_TIME_THWESHOWD_DEFAUWT 0x00005200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_PCWK_DIS_AND_MPWW_VCO_PWWDN_AND_MPWW_ANA_PWWUP_TIME_THWESHOWD_DEFAUWT 0x0000894a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_FBCWK_EN_AND_MPWW_FBDIGCWK_DIS_TIME_THWESHOWD_DEFAUWT 0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_COAWSE_TUNE_VAW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_MPWW_PWW_CTW_MPWW_SKIPCAW_COAWSE_TUNE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_SSC_SS_PHASE_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_SSC_SS_FWEQ_0_DEFAUWT          0x00000025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_MPWWB_SSC_SS_FWEQ_1_DEFAUWT          0x00000066
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWA_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWA_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWA_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWA_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWA_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWB_MISC_DEFAUWT                   0x00000028
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWB_OVWD_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWB_ATB1_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWB_ATB2_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_MPWWB_ATB3_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_WTUNE_CTWW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_SWITCH_PWW_MEAS_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_SWITCH_MISC_MEAS_DEFAUWT             0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_ANA_BG_DEFAUWT                           0x0000000e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_CONFIG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_STAT_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_WX_SET_VAW_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_TXDN_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_TXUP_SET_VAW_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_WX_STAT_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_TXDN_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_SUPX_DIG_WTUNE_TXUP_STAT_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WANE_OVWD_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_OVWD_IN_1_DEFAUWT           0x00005078
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_OVWD_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_OVWD_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_IN_1_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_IN_2_DEFAUWT           0x000003e8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_IN_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_0_DEFAUWT        0x000037f8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_1_DEFAUWT        0x00000400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WANE_ASIC_IN_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_ASIC_IN_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_TX_ASIC_OUT_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_ASIC_IN_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_ASIC_IN_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_EQ_ASIC_IN_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_0_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_CDW_VCO_ASIC_IN_1_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_ASIC_OUT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_2_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ASIC_WX_OVWD_EQ_IN_3_DEFAUWT        0x00002040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0_DEFAUWT      0x000000e7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P0S_DEFAUWT     0x00000046
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P1_DEFAUWT      0x00000112
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PSTATE_P2_DEFAUWT      0x00000110
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_0_DEFAUWT   0x00001a0c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_1_DEFAUWT   0x0000e6cc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_2_DEFAUWT   0x00000d5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_PWWCTW_TX_PWWUP_TIME_3_DEFAUWT   0x00002907
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_TX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0_DEFAUWT      0x00000cff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P0S_DEFAUWT     0x00000407
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P1_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PSTATE_P2_DEFAUWT      0x00000301
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_0_DEFAUWT   0x00000307
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_1_DEFAUWT   0x00001434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PWWUP_TIME_2_DEFAUWT   0x00000006
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_PWWCTW_WX_PWWUP_CTW_0_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_0_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_1_DEFAUWT 0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_CTWW_2_DEFAUWT 0x00002600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_0_DEFAUWT 0x00003521
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_CAW_TIME_1_DEFAUWT 0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_0_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_VCOCAW_WX_VCO_STAT_2_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_WX_AWIGN_XAUI_COMM_MASK_DEFAUWT  0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_WBEWT_CTW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_WBEWT_EWW_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_CDW_CTW_0_DEFAUWT            0x0000000f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_CDW_CTW_1_DEFAUWT            0x00004c39
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_CDW_CTW_2_DEFAUWT            0x00004abb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_CDW_CTW_3_DEFAUWT            0x000000d6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_CDW_CTW_4_DEFAUWT            0x00002cdb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_CDW_STAT_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_DPWW_FWEQ_DEFAUWT                0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_DPWW_FWEQ_BOUND_0_DEFAUWT        0x000004c8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_DPWW_FWEQ_BOUND_1_DEFAUWT        0x0000019c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_0_DEFAUWT       0x00000c10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_1_DEFAUWT       0x00000009
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_2_DEFAUWT       0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_5_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_6_DEFAUWT       0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_7_DEFAUWT       0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_8_DEFAUWT       0x00004925
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ADPT_CFG_9_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_WST_ADPT_CFG_DEFAUWT     0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_ATT_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_VGA_STATUS_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_CTWE_STATUS_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_TAP1_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_TAP2_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_TAP3_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_TAP4_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_TAP5_STATUS_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_EVEN_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_WX_SWICEW_CTWW_ODD_DEFAUWT 0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_EWWOW_SWICEW_WEVEW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_ADPTCTW_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_WD_VAW_1_DEFAUWT            0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_DATA_MSK_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW0_DEFAUWT          0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW1_DEFAUWT          0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CTW0_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CTW1_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_SMPW_CNT1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_0_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_1_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CNT_6_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_CAW_COMP_CWK_CTW_DEFAUWT    0x00000019
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW2_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW3_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW4_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_MATCH_CTW5_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_WX_STAT_STAT_CTW2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_OVWD_OUT_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_TEWM_UP_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_TEWM_DN_CODE_OVWD_OUT_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_0_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_1_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_2_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_3_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_TX_EQ_OVWD_OUT_4_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_CTW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_PWW_OVWD_OUT_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_0_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_VCO_OVWD_OUT_1_DEFAUWT       0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_CAW_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_DAC_CTWW_DEFAUWT             0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_DAC_CTWW_OVWD_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_DAC_CTWW_SEW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_AFE_ATT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_AFE_CTWE_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_SCOPE_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_SWICEW_CTWW_DEFAUWT          0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_ANA_IQ_PHASE_ADJUST_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_ANA_IQ_SENSE_EN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_ANA_CAW_DAC_CTWW_EN_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_ANA_SIGNAWS_CHANGES_ENABWE_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_WX_ANA_PHASE_ADJUST_CWK_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_STATUS_0_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_DIG_ANA_STATUS_1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_OVWD_MEAS_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_PWW_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_AWT_BUS_DEFAUWT                  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_ATB1_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_ATB2_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_VBOOST_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_TEWM_CODE_DN_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_TEWM_CODE_UP_DEFAUWT             0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_IBOOST_CODE_DEFAUWT              0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_OVWD_CWK_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_TX_MISC_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_ATB_IQSKEW_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_DCC_OVWD_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_PWW_CTWW1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_ATB_WEGWEF_DEFAUWT               0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_CDW_AFE_DEFAUWT                  0x000000f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_PWW_CTWW2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_MISC_OVWD_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_CAW_MUXA_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_ATB_MEAS1_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_ATB_MEAS2_DEFAUWT                0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_CAW_MUXB_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_TEWM_DEFAUWT                     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_SWC_CTWW_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WANEX_ANA_WX_ATB_VWEG_DEFAUWT                 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W0_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W1_DEFAUWT            0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W2_DEFAUWT            0x0000297c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W3_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W4_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W5_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W6_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W7_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W12_DEFAUWT           0x00000750
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W14_DEFAUWT           0x00000212
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W15_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W16_DEFAUWT           0x00004214
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W18_DEFAUWT           0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W19_DEFAUWT           0x0000297d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W20_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W21_DEFAUWT           0x00000140
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W22_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W23_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W24_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W25_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W26_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W28_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W29_DEFAUWT           0x00006800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B0_W31_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W0_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W1_DEFAUWT            0x00000745
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W2_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W3_DEFAUWT            0x00000227
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W4_DEFAUWT            0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W5_DEFAUWT            0x00004227
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W6_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W8_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W10_DEFAUWT           0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W14_DEFAUWT           0x00000015
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W15_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W16_DEFAUWT           0x00000746
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W17_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W18_DEFAUWT           0x00000236
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W19_DEFAUWT           0x00001f27
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W20_DEFAUWT           0x00004236
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W21_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W22_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W23_DEFAUWT           0x00000177
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W24_DEFAUWT           0x000055dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W25_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W26_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W27_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W28_DEFAUWT           0x00002800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W29_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B1_W31_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W0_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W2_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W3_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W4_DEFAUWT            0x00000173
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W5_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W6_DEFAUWT            0x0000024a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W7_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W8_DEFAUWT            0x0000424a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W9_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W10_DEFAUWT           0x000055fb
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W13_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W14_DEFAUWT           0x00000174
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W15_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W16_DEFAUWT           0x00000254
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W17_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W18_DEFAUWT           0x00004254
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W19_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W20_DEFAUWT           0x00005612
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W21_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W22_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W23_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W24_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W25_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W26_DEFAUWT           0x00000179
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W27_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W28_DEFAUWT           0x00000260
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W29_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W30_DEFAUWT           0x00004260
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B2_W31_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W0_DEFAUWT            0x00005625
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W1_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W2_DEFAUWT            0x00005555
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W3_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W4_DEFAUWT            0x00001400
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W5_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W7_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W8_DEFAUWT            0x00007000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W9_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W10_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W11_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W12_DEFAUWT           0x00000175
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W13_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W14_DEFAUWT           0x00000272
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W15_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W16_DEFAUWT           0x00004272
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W17_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W18_DEFAUWT           0x00005642
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W20_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W22_DEFAUWT           0x00000176
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W24_DEFAUWT           0x0000027c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W25_DEFAUWT           0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W26_DEFAUWT           0x0000427c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W27_DEFAUWT           0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W28_DEFAUWT           0x00005659
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W29_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W30_DEFAUWT           0x00006c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B3_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W0_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W2_DEFAUWT            0x0000017a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W3_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W4_DEFAUWT            0x00000288
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W5_DEFAUWT            0x00001f26
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W6_DEFAUWT            0x00004288
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W7_DEFAUWT            0x00005306
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W8_DEFAUWT            0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W9_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W10_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W11_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W12_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W13_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W15_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W17_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W18_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W19_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W20_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W21_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W23_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W26_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W29_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B4_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W0_DEFAUWT            0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W3_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W6_DEFAUWT            0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W12_DEFAUWT           0x00001973
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W13_DEFAUWT           0x00002f4b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W14_DEFAUWT           0x00001974
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W15_DEFAUWT           0x00002f4c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W16_DEFAUWT           0x00001979
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W17_DEFAUWT           0x00002f51
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W18_DEFAUWT           0x00001975
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W19_DEFAUWT           0x00002f4d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W20_DEFAUWT           0x00001976
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W21_DEFAUWT           0x00002f4e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W22_DEFAUWT           0x0000197a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W23_DEFAUWT           0x00002f52
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W24_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W25_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W26_DEFAUWT           0x00001f4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W27_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B5_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W0_DEFAUWT            0x00001f50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W1_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W3_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W4_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W6_DEFAUWT            0x00001f42
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W9_DEFAUWT            0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W12_DEFAUWT           0x00001f43
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W13_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W15_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W18_DEFAUWT           0x00001f44
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W19_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W20_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W21_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W24_DEFAUWT           0x00001f29
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W25_DEFAUWT           0x000042f1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W27_DEFAUWT           0x0000a3a0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W28_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W29_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W30_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B6_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W0_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W2_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W4_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W5_DEFAUWT            0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W6_DEFAUWT            0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W8_DEFAUWT            0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W10_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W12_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W13_DEFAUWT           0x00000749
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W14_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W15_DEFAUWT           0x000002f5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W16_DEFAUWT           0x00005329
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W17_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W18_DEFAUWT           0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W19_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W21_DEFAUWT           0x000001b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W23_DEFAUWT           0x000019b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W24_DEFAUWT           0x00002f53
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W27_DEFAUWT           0x000001b3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W28_DEFAUWT           0x00000077
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W29_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN2_B7_W31_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W1_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W5_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W6_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W7_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W9_DEFAUWT            0x00008660
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W10_DEFAUWT           0x00004b15
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W11_DEFAUWT           0x00008270
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W12_DEFAUWT           0x00004b0e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W13_DEFAUWT           0x0000530f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W14_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W15_DEFAUWT           0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W16_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W18_DEFAUWT           0x00004b1c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W21_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W22_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W24_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W25_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W26_DEFAUWT           0x00004313
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W27_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W28_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B0_W31_DEFAUWT           0x0000301d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W0_DEFAUWT            0x00004325
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W1_DEFAUWT            0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W2_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W3_DEFAUWT            0x00003054
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W4_DEFAUWT            0x00005327
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W5_DEFAUWT            0x00007445
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W6_DEFAUWT            0x0000430e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W7_DEFAUWT            0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W8_DEFAUWT            0x00005309
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W9_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W10_DEFAUWT           0x00008670
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W11_DEFAUWT           0x00004b2d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W12_DEFAUWT           0x0000532e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W13_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W14_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W16_DEFAUWT           0x0000ffe8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W17_DEFAUWT           0x0000701d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W18_DEFAUWT           0x00004b35
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W19_DEFAUWT           0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W20_DEFAUWT           0x0000532d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W21_DEFAUWT           0x0000741d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W23_DEFAUWT           0x0000074a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W25_DEFAUWT           0x000001b4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W26_DEFAUWT           0x00003323
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W27_DEFAUWT           0x000001b8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W29_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W30_DEFAUWT           0x0000532a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B1_W31_DEFAUWT           0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W0_DEFAUWT            0x00004377
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W1_DEFAUWT            0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W4_DEFAUWT            0x000000fe
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W5_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W8_DEFAUWT            0x0000080c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W9_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W10_DEFAUWT           0x000070cd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W11_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W12_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W13_DEFAUWT           0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W14_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W15_DEFAUWT           0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W17_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W19_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W21_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W22_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W23_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W24_DEFAUWT           0x0000435a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W25_DEFAUWT           0x00005357
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W26_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W27_DEFAUWT           0x00000008
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W28_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W29_DEFAUWT           0x0000435c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W30_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B2_W31_DEFAUWT           0x00000600
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W0_DEFAUWT            0x00001f09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W1_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W2_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W3_DEFAUWT            0x0000608d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W4_DEFAUWT            0x0000700d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W5_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W6_DEFAUWT            0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W7_DEFAUWT            0x00002f05
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W8_DEFAUWT            0x0000080f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W9_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W10_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W11_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W12_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W13_DEFAUWT           0x0000436f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W14_DEFAUWT           0x0000536c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W15_DEFAUWT           0x00000706
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W17_DEFAUWT           0x00001f0f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W18_DEFAUWT           0x00004371
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W19_DEFAUWT           0x00000705
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W20_DEFAUWT           0x0000000c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W21_DEFAUWT           0x0000070e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W23_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W24_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W27_DEFAUWT           0x000001a8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W29_DEFAUWT           0x00001f6b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W30_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B3_W31_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W0_DEFAUWT            0x00000200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W2_DEFAUWT            0x00000042
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W3_DEFAUWT            0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W4_DEFAUWT            0x0000007e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W5_DEFAUWT            0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W7_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W9_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W10_DEFAUWT           0x0000792b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W11_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W12_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W13_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W15_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W16_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W17_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W18_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W19_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W20_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W21_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W22_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W23_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W24_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W25_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W26_DEFAUWT           0x00001f67
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W27_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W28_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W29_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W30_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B4_W31_DEFAUWT           0x00003c02
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W0_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W1_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W2_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W3_DEFAUWT            0x00007060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W4_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W5_DEFAUWT            0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W6_DEFAUWT            0x00001f2a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W7_DEFAUWT            0x000043a9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W8_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W9_DEFAUWT            0x00001f68
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W10_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W12_DEFAUWT           0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W13_DEFAUWT           0x00001f6c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W15_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W16_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W17_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W18_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W19_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W20_DEFAUWT           0x00004fa0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W22_DEFAUWT           0x00007828
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W23_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W24_DEFAUWT           0x000036dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W25_DEFAUWT           0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W26_DEFAUWT           0x000043bc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W27_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W28_DEFAUWT           0x00001f69
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W29_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W30_DEFAUWT           0x00001f6d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B5_W31_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W0_DEFAUWT            0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W1_DEFAUWT            0x00007818
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W2_DEFAUWT            0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W3_DEFAUWT            0x0000124a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W4_DEFAUWT            0x00001f2b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W5_DEFAUWT            0x000043c7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W6_DEFAUWT            0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W7_DEFAUWT            0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W8_DEFAUWT            0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W9_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W10_DEFAUWT           0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W11_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W12_DEFAUWT           0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W13_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W14_DEFAUWT           0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W15_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W16_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W17_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W18_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W20_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W23_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W24_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W25_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W26_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W27_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W28_DEFAUWT           0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W29_DEFAUWT           0x00001f6a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W30_DEFAUWT           0x00002980
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B6_W31_DEFAUWT           0x00001f6e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W0_DEFAUWT            0x00002960
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W1_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W2_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W3_DEFAUWT            0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W4_DEFAUWT            0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W5_DEFAUWT            0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W6_DEFAUWT            0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W7_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W8_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W10_DEFAUWT           0x000074d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W11_DEFAUWT           0x00004bef
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W12_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W14_DEFAUWT           0x000053f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W15_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W16_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W17_DEFAUWT           0x000003ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W18_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W20_DEFAUWT           0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W21_DEFAUWT           0x00003c46
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W22_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W24_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W25_DEFAUWT           0x00007020
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W26_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W27_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W28_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W29_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W30_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN3_B7_W31_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W1_DEFAUWT            0x00004408
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W2_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W3_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W4_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W5_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W6_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W7_DEFAUWT            0x0000540d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W8_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W9_DEFAUWT            0x00000fc0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W10_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W11_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W12_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W13_DEFAUWT           0x000030c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W14_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W15_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W16_DEFAUWT           0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W17_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W18_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W19_DEFAUWT           0x000030c5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W21_DEFAUWT           0x00000036
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W22_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W23_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W24_DEFAUWT           0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W25_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W27_DEFAUWT           0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W28_DEFAUWT           0x00004c23
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W29_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W30_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B0_W31_DEFAUWT           0x00004c38
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W0_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W2_DEFAUWT            0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W4_DEFAUWT            0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W5_DEFAUWT            0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W8_DEFAUWT            0x0000442c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W9_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W10_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W11_DEFAUWT           0x0000542e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W12_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W13_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W14_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W15_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W16_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W17_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W18_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W19_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W20_DEFAUWT           0x00004c36
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W21_DEFAUWT           0x00005438
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W22_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W23_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W24_DEFAUWT           0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W25_DEFAUWT           0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W26_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W27_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B1_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W2_DEFAUWT            0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W3_DEFAUWT            0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W4_DEFAUWT            0x000030dc
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W5_DEFAUWT            0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W7_DEFAUWT            0x00007435
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W8_DEFAUWT            0x00004c4f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W9_DEFAUWT            0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W10_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W11_DEFAUWT           0x00004c64
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W12_DEFAUWT           0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W14_DEFAUWT           0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W16_DEFAUWT           0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W17_DEFAUWT           0x00001963
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W20_DEFAUWT           0x00004458
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W21_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W22_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W23_DEFAUWT           0x0000545a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W24_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W25_DEFAUWT           0x00000040
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W26_DEFAUWT           0x0000744c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W27_DEFAUWT           0x0000703d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W28_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W29_DEFAUWT           0x00000803
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W30_DEFAUWT           0x00000100
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B2_W31_DEFAUWT           0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W0_DEFAUWT            0x00004c62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W1_DEFAUWT            0x00005464
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W2_DEFAUWT            0x00000802
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W3_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W4_DEFAUWT            0x00006082
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W5_DEFAUWT            0x00006182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W6_DEFAUWT            0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W7_DEFAUWT            0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W9_DEFAUWT            0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W12_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W14_DEFAUWT           0x00008647
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W16_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W17_DEFAUWT           0x00001989
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W18_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W19_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W20_DEFAUWT           0x0000601d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W21_DEFAUWT           0x000030d3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W22_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W23_DEFAUWT           0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W24_DEFAUWT           0x00001986
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W25_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W26_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W27_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W28_DEFAUWT           0x000030d4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W29_DEFAUWT           0x0000613d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W30_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B3_W31_DEFAUWT           0x00003025
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W0_DEFAUWT            0x00006115
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W1_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W2_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W3_DEFAUWT            0x00007021
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W4_DEFAUWT            0x0000743d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W5_DEFAUWT            0x00004c87
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W6_DEFAUWT            0x0000548d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W7_DEFAUWT            0x00007414
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W9_DEFAUWT            0x00007052
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W10_DEFAUWT           0x000074d3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W11_DEFAUWT           0x00004c93
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W12_DEFAUWT           0x00005490
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W13_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W15_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W16_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W17_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W18_DEFAUWT           0x00005495
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W19_DEFAUWT           0x00000712
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W22_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W23_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W24_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W25_DEFAUWT           0x00000804
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W26_DEFAUWT           0x00000014
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W27_DEFAUWT           0x00000805
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W28_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W29_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W30_DEFAUWT           0x000003e0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B4_W31_DEFAUWT           0x0000116d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W0_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W1_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W2_DEFAUWT            0x000030c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W3_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W4_DEFAUWT            0x00000fe0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W5_DEFAUWT            0x0000116e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W6_DEFAUWT            0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W7_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W8_DEFAUWT            0x000030c3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W9_DEFAUWT            0x00007420
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W10_DEFAUWT           0x00004cac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W11_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W12_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W13_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W14_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W15_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W16_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W17_DEFAUWT           0x000044b5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W18_DEFAUWT           0x00007434
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W19_DEFAUWT           0x00004cb5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W20_DEFAUWT           0x000054c4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W21_DEFAUWT           0x00007412
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W22_DEFAUWT           0x00004cb8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W23_DEFAUWT           0x000054c1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W24_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W25_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W26_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W27_DEFAUWT           0x0000080e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W28_DEFAUWT           0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W29_DEFAUWT           0x000044c1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W30_DEFAUWT           0x000054bf
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B5_W31_DEFAUWT           0x00007453
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W0_DEFAUWT            0x00004cc7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W1_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W2_DEFAUWT            0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W3_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W4_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W5_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W6_DEFAUWT            0x000054c9
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W7_DEFAUWT            0x00000714
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W9_DEFAUWT            0x0000196b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W10_DEFAUWT           0x00002f5a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W11_DEFAUWT           0x0000196d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W12_DEFAUWT           0x00002f5c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W13_DEFAUWT           0x0000196c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W14_DEFAUWT           0x00002f5b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W15_DEFAUWT           0x0000196e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W16_DEFAUWT           0x00002f5d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W17_DEFAUWT           0x0000196f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W18_DEFAUWT           0x00002f60
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W19_DEFAUWT           0x00001970
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W20_DEFAUWT           0x00002f61
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W21_DEFAUWT           0x00001971
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W22_DEFAUWT           0x00002f62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W23_DEFAUWT           0x00001972
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W24_DEFAUWT           0x00002f63
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W25_DEFAUWT           0x00000147
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W27_DEFAUWT           0x0000075e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W28_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B6_W31_DEFAUWT           0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W1_DEFAUWT            0x00001f86
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W2_DEFAUWT            0x000044e4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W3_DEFAUWT            0x000054e1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W4_DEFAUWT            0x00000710
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W6_DEFAUWT            0x0000078c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W8_DEFAUWT            0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W9_DEFAUWT            0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W10_DEFAUWT           0x00000029
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W11_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W12_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W13_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W14_DEFAUWT           0x000044f0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W15_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W16_DEFAUWT           0x00009fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W17_DEFAUWT           0x00001fe3
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W18_DEFAUWT           0x000044f4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W19_DEFAUWT           0x000054f7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W20_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W21_DEFAUWT           0x000004f7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W22_DEFAUWT           0x00005500
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W23_DEFAUWT           0x00001fe4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W24_DEFAUWT           0x000044fa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W25_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W26_DEFAUWT           0x00000806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W27_DEFAUWT           0x000004fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W28_DEFAUWT           0x00005571
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W29_DEFAUWT           0x0000078d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN4_B7_W31_DEFAUWT           0x00005027
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W0_DEFAUWT            0x00001f59
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W1_DEFAUWT            0x00004503
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W2_DEFAUWT            0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W3_DEFAUWT            0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W5_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W6_DEFAUWT            0x00007fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W7_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W8_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W9_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W11_DEFAUWT           0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W13_DEFAUWT           0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W14_DEFAUWT           0x00004000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W15_DEFAUWT           0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W16_DEFAUWT           0x0000247e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W17_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W18_DEFAUWT           0x0000a080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W19_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W20_DEFAUWT           0x00000002
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W21_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W22_DEFAUWT           0x00000741
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W23_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W24_DEFAUWT           0x0000051a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W25_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W26_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W27_DEFAUWT           0x0000a0c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W29_DEFAUWT           0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W30_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B0_W31_DEFAUWT           0x00000742
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W0_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W1_DEFAUWT            0x00000523
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W2_DEFAUWT            0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W3_DEFAUWT            0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W4_DEFAUWT            0x0000a200
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W6_DEFAUWT            0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W7_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W8_DEFAUWT            0x00000743
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W9_DEFAUWT            0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W10_DEFAUWT           0x0000052c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W11_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W12_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W13_DEFAUWT           0x0000a220
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W14_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W15_DEFAUWT           0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W16_DEFAUWT           0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W17_DEFAUWT           0x00000744
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W18_DEFAUWT           0x00000807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W19_DEFAUWT           0x00000535
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W20_DEFAUWT           0x0000553c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W21_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W22_DEFAUWT           0x00002000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W23_DEFAUWT           0x000001ae
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W25_DEFAUWT           0x000001ac
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W28_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W29_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W30_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B1_W31_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W0_DEFAUWT            0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W1_DEFAUWT            0x0000866c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W2_DEFAUWT            0x00004d4b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W3_DEFAUWT            0x0000827c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W4_DEFAUWT            0x00004d46
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W5_DEFAUWT            0x00005547
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W7_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W8_DEFAUWT            0x00004d50
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W9_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W10_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W11_DEFAUWT           0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W12_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W13_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W14_DEFAUWT           0x00004549
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W15_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W16_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W17_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W18_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W19_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W20_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W21_DEFAUWT           0x0000320d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W22_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W23_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W24_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W25_DEFAUWT           0x00009080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W26_DEFAUWT           0x000078a5
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W27_DEFAUWT           0x0000744d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W28_DEFAUWT           0x00004d5e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W29_DEFAUWT           0x00005567
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W30_DEFAUWT           0x000078a4
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B2_W31_DEFAUWT           0x0000745d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W0_DEFAUWT            0x00004d62
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W1_DEFAUWT            0x00005563
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W2_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W3_DEFAUWT            0x00007e10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W4_DEFAUWT            0x00004d6c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W5_DEFAUWT            0x000031c0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W6_DEFAUWT            0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W7_DEFAUWT            0x00007a10
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W8_DEFAUWT            0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W9_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W10_DEFAUWT           0x00004565
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W11_DEFAUWT           0x0000302d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W12_DEFAUWT           0x000029ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W15_DEFAUWT           0x0000900d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W16_DEFAUWT           0x00005807
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W17_DEFAUWT           0x00001f5e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W18_DEFAUWT           0x00004574
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W19_DEFAUWT           0x000054fd
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W20_DEFAUWT           0x00000801
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W21_DEFAUWT           0x00003636
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W22_DEFAUWT           0x00001752
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W23_DEFAUWT           0x0000608c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W24_DEFAUWT           0x0000701c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W25_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W26_DEFAUWT           0x00001751
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W27_DEFAUWT           0x0000702c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W28_DEFAUWT           0x00002969
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W29_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W30_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B3_W31_DEFAUWT           0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W0_DEFAUWT            0x0000ffff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W1_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W2_DEFAUWT            0x00003c06
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W3_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W4_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W5_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W6_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W7_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W8_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W9_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W10_DEFAUWT           0x00000004
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W11_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W12_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W13_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W14_DEFAUWT           0x000000c2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W15_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W16_DEFAUWT           0x00000f20
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W17_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W18_DEFAUWT           0x000090a0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W19_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W20_DEFAUWT           0x00000999
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W21_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W22_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W23_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W24_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W25_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W27_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W28_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W29_DEFAUWT           0x00008c00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W30_DEFAUWT           0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B4_W31_DEFAUWT           0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W0_DEFAUWT            0x00000181
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W1_DEFAUWT            0x0000aaaa
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W2_DEFAUWT            0x00000182
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W3_DEFAUWT            0x00002806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W4_DEFAUWT            0x00000183
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W5_DEFAUWT            0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W6_DEFAUWT            0x00000184
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W7_DEFAUWT            0x00003060
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W8_DEFAUWT            0x00000185
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W9_DEFAUWT            0x0000647e
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W10_DEFAUWT           0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W11_DEFAUWT           0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W12_DEFAUWT           0x00000161
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W13_DEFAUWT           0x00000209
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W14_DEFAUWT           0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W15_DEFAUWT           0x000000c6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W16_DEFAUWT           0x00000163
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W17_DEFAUWT           0x00001000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W18_DEFAUWT           0x00000164
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W20_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W21_DEFAUWT           0x00003000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W22_DEFAUWT           0x00000166
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W23_DEFAUWT           0x00007800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W24_DEFAUWT           0x00000167
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W25_DEFAUWT           0x00004342
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W26_DEFAUWT           0x00000168
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W28_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W29_DEFAUWT           0x0000b6b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W30_DEFAUWT           0x0000016a
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B5_W31_DEFAUWT           0x0000001f
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W0_DEFAUWT            0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W1_DEFAUWT            0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W2_DEFAUWT            0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W3_DEFAUWT            0x000030d0
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W4_DEFAUWT            0x00000180
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W5_DEFAUWT            0x00007d00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W6_DEFAUWT            0x00000160
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W7_DEFAUWT            0x00003fff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W8_DEFAUWT            0x00000162
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W9_DEFAUWT            0x00000084
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W10_DEFAUWT           0x00000165
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W11_DEFAUWT           0x0000b000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W12_DEFAUWT           0x00000169
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W13_DEFAUWT           0x00008080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W14_DEFAUWT           0x00008e00
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W15_DEFAUWT           0x0000197b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W16_DEFAUWT           0x0000618d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W17_DEFAUWT           0x000030d1
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W18_DEFAUWT           0x00007410
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W19_DEFAUWT           0x00004dd7
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W20_DEFAUWT           0x00000711
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W22_DEFAUWT           0x000055d8
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W23_DEFAUWT           0x00002f11
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W24_DEFAUWT           0x00007010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W25_DEFAUWT           0x0000611d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W26_DEFAUWT           0x000030d2
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W27_DEFAUWT           0x00005806
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W28_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W29_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W30_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B6_W31_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W0_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W1_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W3_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W9_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W13_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W14_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W15_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W16_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W17_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W18_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W19_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W20_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W21_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W22_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W23_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W24_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W25_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W26_DEFAUWT           0x00005239
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W28_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN5_B7_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W1_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W2_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W3_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W4_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W5_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W6_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W7_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W8_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W9_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W10_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W11_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W12_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W13_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W14_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W17_DEFAUWT           0x0000524b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W19_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W21_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W24_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W25_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W26_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W28_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W29_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W30_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B0_W31_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W0_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W1_DEFAUWT            0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W2_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W3_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W4_DEFAUWT            0x00005255
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W6_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W12_DEFAUWT           0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W13_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W14_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W15_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W16_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W17_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W18_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W19_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W20_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W21_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W22_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W23_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W25_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W26_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W27_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W28_DEFAUWT           0x00000016
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W29_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W30_DEFAUWT           0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B1_W31_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W0_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W1_DEFAUWT            0x00005261
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W2_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W3_DEFAUWT            0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W4_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W5_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W6_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W7_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W8_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W9_DEFAUWT            0x00000011
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W10_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W11_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W12_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W13_DEFAUWT           0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W14_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W16_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W17_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W18_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W19_DEFAUWT           0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W20_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W21_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W22_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W23_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W24_DEFAUWT           0x00005273
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W25_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W26_DEFAUWT           0x00000010
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W27_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W29_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W30_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B2_W31_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W0_DEFAUWT            0x00000012
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W1_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W3_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W4_DEFAUWT            0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W5_DEFAUWT            0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W6_DEFAUWT            0x00000013
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W7_DEFAUWT            0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W8_DEFAUWT            0x000000ff
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W9_DEFAUWT            0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W10_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W11_DEFAUWT           0x000001af
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W12_DEFAUWT           0x00000018
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W13_DEFAUWT           0x000001ad
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W14_DEFAUWT           0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W15_DEFAUWT           0x000001b6
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W16_DEFAUWT           0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W17_DEFAUWT           0x0000527d
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B3_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B4_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B5_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W0_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W1_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W2_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W3_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W4_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W5_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W6_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W7_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W8_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W9_DEFAUWT            0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W10_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W11_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W12_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W13_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W14_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W15_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W16_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W17_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W18_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W19_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W20_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W21_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W22_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W23_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W24_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W25_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W26_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W27_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W28_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W29_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W30_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MEM_CMN6_B6_W31_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_CMN_CTW_DEFAUWT                   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWA_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWA_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWA_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWB_BW_OVWD_IN_DEFAUWT          0x00000043
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWB_SSC_CTW_OVWD_IN_DEFAUWT     0x00005000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWCMNX_DIG_MPWWB_SSC_EN_OVWD_IN_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_DEFAUWT        0x0000005b
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_TX_OVWD_IN_1_DEFAUWT      0x00000f07
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_TX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_TX_OVWD_OUT_DEFAUWT       0x00000005
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_TX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_DEFAUWT        0x0000008c
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_1_DEFAUWT      0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_2_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_OVWD_IN_3_DEFAUWT      0x00008000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_1_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_2_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_3_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_IN_4_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_OVWD_OUT_DEFAUWT       0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_PCS_OUT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_ADAPT_ACK_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_ADAPT_FOM_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_TXPWE_DIW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_TXMAIN_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WX_TXPOST_DIW_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PCS_XF_WANE_NUMBEW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FSM_OVWD_CTW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_MEM_ADDW_MON_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_STATUS_MON_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_STAWTUP_CAW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_ADAPT_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_AFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_DFE_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_BYPASS_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_WEFWVW_CAW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_IQ_CAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_AFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_DFE_ADAPT_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_SUP_DEFAUWT             0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_TX_CMN_MODE_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_TX_WXDET_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_PWWUP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_VCO_WAIT_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_FAST_WX_VCO_CAW_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_FSM_CMNCAW_STATUS_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_AFE_ATT_IDAC_OFST_DEFAUWT    0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_AFE_CTWE_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_AFE_VGA1_IDAC_OFST_DEFAUWT   0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_SUMMEW_EVEN_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_SUMMEW_ODD_IDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_PHASE_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_PHASE_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_PHASE_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_PHSADJ_WIN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_PHSADJ_MAP_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_DATA_EVEN_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_DATA_EVEN_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_DATA_ODD_HIGH_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_DATA_ODD_WOW_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_BYPASS_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_BYPASS_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_EWWOW_EVEN_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_DFE_EWWOW_ODD_VDAC_OFST_DEFAUWT 0x00000080
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_IQ_PHASE_ADJUST_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_MPWWA_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_MPWWB_COAWSE_TUNE_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WTUNE_WX_VAW_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WTUNE_TXDN_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WTUNE_TXUP_VAW_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_INIT_PWWUP_DONE_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_ATT_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_VGA_DEFAUWT          0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_CTWE_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP1_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADAPT_DONE_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_FAST_FWAGS_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP2_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP3_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP4_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_ADPT_DFE_TAP5_DEFAUWT     0x00000800
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_EVEN_DEFAUWT  0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WX_SWICEW_CTWW_ODD_DEFAUWT   0x00000007
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_WANE_CMNCAW_STATUS_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_0_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_1_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_2_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_3_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_4_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_5_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_6_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_AON_ADPT_CTW_7_DEFAUWT           0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WESET_WTN_WEQ_DEFAUWT    0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_DEFAUWT     0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_DEFAUWT      0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WESET_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WEQ_IWQ_CWW_DEFAUWT   0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_WATE_IWQ_CWW_DEFAUWT  0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_PSTATE_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_WEQ_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_WX_ADAPT_DIS_IWQ_CWW_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_IWQ_CTW_IWQ_MASK_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_WANE_OVWD_IN_DEFAUWT      0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_WANE_OVWD_OUT_DEFAUWT     0x00000003
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_SUP_OVWD_IN_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_SUP_PMA_IN_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_TX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_TX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_WX_OVWD_OUT_DEFAUWT       0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_WX_PMA_IN_DEFAUWT         0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_PMA_XF_WANE_WTUNE_CTW_DEFAUWT    0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_TX_CTW_TX_FSM_CTW_DEFAUWT        0x000000de
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_TX_CTW_TX_CWK_CTW_DEFAUWT        0x00000001
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_WX_CTW_WX_FSM_CTW_DEFAUWT        0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_WX_CTW_WX_WOS_MASK_CTW_DEFAUWT   0x00000107
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_WX_CTW_WX_DATA_EN_OVWD_CTW_DEFAUWT 0x00007d09
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_WX_CTW_OFFCAN_CONT_STATUS_DEFAUWT 0x00000000
#define smnDWC_E12MP_PHY_X4_NS_X4_3_WAWWANEX_DIG_WX_CTW_ADAPT_CONT_STATUS_DEFAUWT 0x00000000


// addwessBwock: nbio_wcu_kpfifo_kpfifo3_kpfifo_diw
#define smnKPFIFO3_PWI_TX_FIFO_HSCID_DEFAUWT                                      0x00000000
#define smnKPFIFO3_PWI_TX_FIFO_CONTWOW_WANE_0_DEFAUWT                             0x00000000
#define smnKPFIFO3_PWI_TX_FIFO_CONTWOW_WANE_1_DEFAUWT                             0x00000000
#define smnKPFIFO3_PWI_TX_FIFO_CONTWOW_WANE_2_DEFAUWT                             0x00000000
#define smnKPFIFO3_PWI_TX_FIFO_CONTWOW_WANE_3_DEFAUWT                             0x00000000
#define smnKPFIFO3_PCS_PMA_SOFT_WESET_DEFAUWT                                     0x00000000


// addwessBwock: nbio_wcu_kpnp_kpnp3_kpnp_diw
#define smnKPNP_SNPS3_KPNP_HWSCVEW_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS3_KPNP_PHY_INFO_DEFAUWT                                       0x00000000
#define smnKPNP_SNPS3_KPNP_WANE_ID_DEFAUWT                                        0x00000000
#define smnKPNP_SNPS3_KPNP_WANE_WEQ_CONTWOW_DEFAUWT                               0x00000000
#define smnKPNP_SNPS3_KPNP_WANE_WEQ_STATUS_DEFAUWT                                0x00000000
#define smnKPNP_SNPS3_KPNP_PMA_CONTWOW0_DEFAUWT                                   0x00000000
#define smnKPNP_SNPS3_KPNP_PMA_CONTWOW1_DEFAUWT                                   0x000000b1
#define smnKPNP_SNPS3_KPNP_PMA_CONTWOW2_DEFAUWT                                   0x00000004
#define smnKPNP_SNPS3_KPNP_PHY_SOFT_WESET_DEFAUWT                                 0x00000000
#define smnKPNP_SNPS3_KPNP_WANE_SOFT_WESET_DEFAUWT                                0x000000ff
#define smnKPNP_SNPS3_WEG_WST_CTWW_DEFAUWT                                        0x00000001


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf0_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf0_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf1_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf1_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf2_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf2_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf3_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf3_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf4_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf4_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf5_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf5_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf6_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf6_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf7_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf7_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf8_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf8_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf9_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MM_DATA_DEFAUWT                                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI_DEFAUWT                               0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf9_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS_DEFAUWT                            0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_EWW_WOG_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT           0x00000100
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT              0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_WEQ_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_DONE_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_TWANS_PENDING_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                    0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_CONTWOW_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_INT_CNTW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAIWBOX_DEFAUWT                          0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf10_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf10_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf11_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf11_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf12_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf12_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf13_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf13_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf14_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf14_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf15_SYSPFVFDEC
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_DEFAUWT                                 0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MM_DATA_DEFAUWT                                  0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI_DEFAUWT                              0x00000000


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf15_BIFPFVFDEC1
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS_DEFAUWT                           0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_EWW_WOG_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_DEFAUWT     0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_DEFAUWT      0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_DEFAUWT          0x00000100
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_WEG_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHEWENCY_FWUSH_CNTW_DEFAUWT             0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_WEQ_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_DONE_DEFAUWT                       0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_TWANS_PENDING_DEFAUWT                        0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW0_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW1_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW2_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW3_DEFAUWT                   0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_CONTWOW_DEFAUWT                          0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_INT_CNTW_DEFAUWT                         0x00000000
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAIWBOX_DEFAUWT                         0x00000000


// addwessBwock: syshub_mmweg_ind_syshubind
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW_SOCCWK_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW2_SOCCWK_DEFAUWT                        0x00000100
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCWK_DEFAUWT      0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCWK_DEFAUWT         0x00000000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_SYSHUB_QOS_CNTW_DEFAUWT                  0x0000001e
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW1_SYSHUB_QOS_CNTW_DEFAUWT                  0x0000001e
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW0_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW1_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW2_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW3_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW4_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW5_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW1_CW0_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW2_CW0_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW0_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW1_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW2_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW0_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW1_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW2_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW3_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW4_CNTW_DEFAUWT                         0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_CG_CNTW_DEFAUWT                                0x00082000
#define ixSYSHUB_MMWEG_IND_SYSHUB_TWANS_IDWE_DEFAUWT                             0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_HP_TIMEW_DEFAUWT                               0x00000100
#define ixSYSHUB_MMWEG_IND_SYSHUB_MGCG_CTWW_SOCCWK_DEFAUWT                       0x00000080
#define ixSYSHUB_MMWEG_IND_SYSHUB_SCWATCH_DEFAUWT                                0x00000040
#define ixSYSHUB_MMWEG_IND_SYSHUB_CW_MASK_DEFAUWT                                0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW_SHUBCWK_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW2_SHUBCWK_DEFAUWT                       0x00000100
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCWK_DEFAUWT     0x00000000
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCWK_DEFAUWT        0x00000000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_SYSHUB_QOS_CNTW_DEFAUWT                  0x0000001e
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_SYSHUB_QOS_CNTW_DEFAUWT                  0x0000001e
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW0_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW1_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW2_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW3_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW4_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW0_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW1_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW2_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW3_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW4_CNTW_DEFAUWT                         0x20200000
#define ixSYSHUB_MMWEG_IND_SYSHUB_MGCG_CTWW_SHUBCWK_DEFAUWT                      0x00000080
#define ixSYSHUB_MMWEG_IND_NIC400_0_ASIB_0_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS_DEFAUWT                 0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS_DEFAUWT                 0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_2_FN_MOD_BM_ISS_DEFAUWT                 0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_ASIB_0_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_0_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_1_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_2_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_3_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_4_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_0_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_1_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_2_FN_MOD_DEFAUWT                        0x00000000
#define ixSYSHUB_MMWEG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS_DEFAUWT                 0x00000000

#endif
