vendor_name = ModelSim
source_file = 1, E:/FPGA/led/rtl/led.v
source_file = 1, E:/FPGA/test/par/db/top.cbx.xml
design_name = top
instance = comp, \led[0]~output , led[0]~output, top, 1
instance = comp, \led[1]~output , led[1]~output, top, 1
instance = comp, \led[2]~output , led[2]~output, top, 1
instance = comp, \led[3]~output , led[3]~output, top, 1
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top, 1
instance = comp, \rst_n~input , rst_n~input, top, 1
instance = comp, \led~4 , led~4, top, 1
instance = comp, \cnt[0]~26 , cnt[0]~26, top, 1
instance = comp, \cnt[0] , cnt[0], top, 1
instance = comp, \cnt[1]~28 , cnt[1]~28, top, 1
instance = comp, \cnt[1] , cnt[1], top, 1
instance = comp, \cnt[2]~30 , cnt[2]~30, top, 1
instance = comp, \cnt[2] , cnt[2], top, 1
instance = comp, \cnt[3]~32 , cnt[3]~32, top, 1
instance = comp, \cnt[3] , cnt[3], top, 1
instance = comp, \cnt[4]~34 , cnt[4]~34, top, 1
instance = comp, \cnt[4] , cnt[4], top, 1
instance = comp, \cnt[5]~36 , cnt[5]~36, top, 1
instance = comp, \cnt[5] , cnt[5], top, 1
instance = comp, \cnt[6]~38 , cnt[6]~38, top, 1
instance = comp, \cnt[6] , cnt[6], top, 1
instance = comp, \cnt[7]~40 , cnt[7]~40, top, 1
instance = comp, \cnt[7] , cnt[7], top, 1
instance = comp, \cnt[8]~42 , cnt[8]~42, top, 1
instance = comp, \cnt[8] , cnt[8], top, 1
instance = comp, \cnt[9]~44 , cnt[9]~44, top, 1
instance = comp, \cnt[9] , cnt[9], top, 1
instance = comp, \cnt[10]~46 , cnt[10]~46, top, 1
instance = comp, \cnt[10] , cnt[10], top, 1
instance = comp, \cnt[11]~48 , cnt[11]~48, top, 1
instance = comp, \cnt[11] , cnt[11], top, 1
instance = comp, \cnt[12]~50 , cnt[12]~50, top, 1
instance = comp, \cnt[12] , cnt[12], top, 1
instance = comp, \cnt[13]~52 , cnt[13]~52, top, 1
instance = comp, \cnt[13] , cnt[13], top, 1
instance = comp, \cnt[14]~54 , cnt[14]~54, top, 1
instance = comp, \cnt[14] , cnt[14], top, 1
instance = comp, \cnt[15]~56 , cnt[15]~56, top, 1
instance = comp, \cnt[15] , cnt[15], top, 1
instance = comp, \cnt[16]~58 , cnt[16]~58, top, 1
instance = comp, \cnt[16] , cnt[16], top, 1
instance = comp, \cnt[17]~60 , cnt[17]~60, top, 1
instance = comp, \cnt[17] , cnt[17], top, 1
instance = comp, \cnt[18]~62 , cnt[18]~62, top, 1
instance = comp, \cnt[18] , cnt[18], top, 1
instance = comp, \cnt[19]~64 , cnt[19]~64, top, 1
instance = comp, \cnt[19] , cnt[19], top, 1
instance = comp, \cnt[20]~66 , cnt[20]~66, top, 1
instance = comp, \cnt[20] , cnt[20], top, 1
instance = comp, \cnt[21]~68 , cnt[21]~68, top, 1
instance = comp, \cnt[21] , cnt[21], top, 1
instance = comp, \cnt[22]~70 , cnt[22]~70, top, 1
instance = comp, \cnt[22] , cnt[22], top, 1
instance = comp, \cnt[23]~72 , cnt[23]~72, top, 1
instance = comp, \cnt[23] , cnt[23], top, 1
instance = comp, \cnt[24]~74 , cnt[24]~74, top, 1
instance = comp, \cnt[24] , cnt[24], top, 1
instance = comp, \cnt[25]~76 , cnt[25]~76, top, 1
instance = comp, \cnt[25] , cnt[25], top, 1
instance = comp, \Equal0~5 , Equal0~5, top, 1
instance = comp, \Equal0~6 , Equal0~6, top, 1
instance = comp, \Equal0~7 , Equal0~7, top, 1
instance = comp, \Equal0~3 , Equal0~3, top, 1
instance = comp, \Equal0~0 , Equal0~0, top, 1
instance = comp, \Equal0~1 , Equal0~1, top, 1
instance = comp, \Equal0~2 , Equal0~2, top, 1
instance = comp, \Equal0~4 , Equal0~4, top, 1
instance = comp, \led[0]~1 , led[0]~1, top, 1
instance = comp, \led[3]~reg0 , led[3]~reg0, top, 1
instance = comp, \led~3 , led~3, top, 1
instance = comp, \led[2]~reg0 , led[2]~reg0, top, 1
instance = comp, \led~2 , led~2, top, 1
instance = comp, \led[1]~reg0 , led[1]~reg0, top, 1
instance = comp, \led~0 , led~0, top, 1
instance = comp, \led[0]~reg0 , led[0]~reg0, top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
