INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
