head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/testcases/core/c_dsp32alu_rlh_rnd/c_dsp32alu_rlh_rnd.dsp
// Spec Reference: dsp32alu dreg_lo(hi) = rnd dregs
# mach: bfin

.include "testutils.inc"
	start




imm32 r0, 0x4537891b;
imm32 r1, 0x6759ab2d;
imm32 r2, 0x44555535;
imm32 r3, 0x66665747;
imm32 r4, 0x88789565;
imm32 r5, 0xaa8abb5b;
imm32 r6, 0xcc9cdd85;
imm32 r7, 0xeeaeff9f;
R0.L = R1 (RND);
R0.H = R2 (RND);
R1.L = R3 (RND);
R1.H = R4 (RND);
R2.L = R5 (RND);
R2.H = R6 (RND);
CHECKREG r0, 0x4455675A;
CHECKREG r1, 0x88796666;
CHECKREG r2, 0xCC9DAA8B;


imm32 r0, 0xe537891b;
imm32 r1, 0xf759ab2d;
imm32 r2, 0x4ef55535;
imm32 r3, 0x666b5747;
imm32 r4, 0xc8789565;
imm32 r5, 0xaa8abb5b;
imm32 r6, 0x8c9cdd85;
imm32 r7, 0x9eaeff9f;
R3.L = R0 (RND);
R3.H = R1 (RND);
R4.L = R2 (RND);
R4.H = R5 (RND);
R5.L = R6 (RND);
R5.H = R7 (RND);
CHECKREG r3, 0xF75AE538;
CHECKREG r4, 0xAA8B4EF5;
CHECKREG r5, 0x9EAF8C9D;

imm32 r0, 0x5537891b;
imm32 r1, 0x6759ab2d;
imm32 r2, 0x8ef55535;
imm32 r3, 0x666b5747;
imm32 r4, 0xc8789565;
imm32 r5, 0xea8abb5b;
imm32 r6, 0xfc9cdd85;
imm32 r7, 0x9eaeff9f;
R6.L = R0 (RND);
R6.H = R1 (RND);
R7.L = R2 (RND);
R7.H = R3 (RND);
R5.L = R4 (RND);
R5.H = R5 (RND);
CHECKREG r5, 0xEA8BC879;
CHECKREG r6, 0x675A5538;
CHECKREG r7, 0x666B8EF5;

pass
@
