seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
seq_align_Pipeline_VITIS_LOOP_100_5
seq_align_Pipeline_VITIS_LOOP_117_6
seq_align_Pipeline_kernel_kernel1
seq_align
seq_align_multiple
