
*** Running vivado
    with args -log top_Add_solo_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Add_solo_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_Add_solo_Test.tcl -notrace
Command: synth_design -top top_Add_solo_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 180217
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2431.363 ; gain = 371.770 ; free physical = 23128 ; free virtual = 35004
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3459.715; parent = 2431.367; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Add_solo_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/my_code/top_Add_solo_Test.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'top_Add_solo_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/my_code/top_Add_solo_Test.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element round_reg was removed.  [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/my_code/top_Add_solo_Test.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element sticky_reg was removed.  [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/my_code/top_Add_solo_Test.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.332 ; gain = 442.738 ; free physical = 23021 ; free virtual = 34898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.684; parent = 2502.336; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.176 ; gain = 457.582 ; free physical = 23021 ; free virtual = 34898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.527; parent = 2517.180; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.176 ; gain = 457.582 ; free physical = 23021 ; free virtual = 34898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.527; parent = 2517.180; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.176 ; gain = 0.000 ; free physical = 23029 ; free virtual = 34905
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/200MHz/temp_200MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/200MHz/temp_200MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/200MHz/temp_200MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Add_solo_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Add_solo_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 23050 ; free virtual = 34926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 23050 ; free virtual = 34926
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23136 ; free virtual = 35012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23136 ; free virtual = 35012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23136 ; free virtual = 35012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23136 ; free virtual = 35013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   41 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 5     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	  34 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	  41 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23159 ; free virtual = 35041
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.632; parent = 1643.021; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23116 ; free virtual = 34998
Synthesis current peak Physical Memory [PSS] (MB): peak = 1957.698; parent = 1753.150; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23093 ; free virtual = 34974
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23097 ; free virtual = 34979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    26|
|5     |LUT3   |    24|
|6     |LUT4   |    14|
|7     |LUT5   |    23|
|8     |LUT6   |    43|
|9     |FDCE   |    76|
|10    |FDRE   |    10|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23106 ; free virtual = 34988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.683; parent = 1756.135; children = 204.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2685.926 ; gain = 457.582 ; free physical = 23155 ; free virtual = 35037
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 23155 ; free virtual = 35037
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 23163 ; free virtual = 35045
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 23203 ; free virtual = 35085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 42e304c1
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2685.926 ; gain = 974.277 ; free physical = 23355 ; free virtual = 35237
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/200MHz/impl_Add_solo_200MHz.runs/synth_1/top_Add_solo_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Add_solo_Test_utilization_synth.rpt -pb top_Add_solo_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 13:36:31 2025...
