<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › asmmacro.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>asmmacro.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Ralf Baechle</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_ASMMACRO_H</span>
<span class="cp">#define _ASM_ASMMACRO_H</span>

<span class="cp">#include &lt;asm/hazards.h&gt;</span>

<span class="cp">#ifdef CONFIG_32BIT</span>
<span class="cp">#include &lt;asm/asmmacro-32.h&gt;</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cp">#include &lt;asm/asmmacro-64.h&gt;</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
<span class="cp">#include &lt;asm/mipsmtregs.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_enable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">mfc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_TCSTATUS</span>
	<span class="n">ori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">TCSTATUS_IXMT</span>
	<span class="n">xori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">TCSTATUS_IXMT</span>
	<span class="n">mtc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_TCSTATUS</span>
	<span class="n">_ehb</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_disable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">mfc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_TCSTATUS</span>
	<span class="n">ori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">TCSTATUS_IXMT</span>
	<span class="n">mtc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_TCSTATUS</span>
	<span class="n">_ehb</span>
	<span class="p">.</span><span class="n">endm</span>
<span class="cp">#elif defined(CONFIG_CPU_MIPSR2)</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_enable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">ei</span>
	<span class="n">irq_enable_hazard</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_disable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">di</span>
	<span class="n">irq_disable_hazard</span>
	<span class="p">.</span><span class="n">endm</span>
<span class="cp">#else</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_enable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">mfc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_STATUS</span>
	<span class="n">ori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">mtc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_STATUS</span>
	<span class="n">irq_enable_hazard</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">local_irq_disable</span> <span class="n">reg</span><span class="o">=</span><span class="n">t0</span>
	<span class="n">mfc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_STATUS</span>
	<span class="n">ori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">xori</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">mtc0</span>	<span class="err">\</span><span class="n">reg</span><span class="p">,</span> <span class="n">CP0_STATUS</span>
	<span class="n">irq_disable_hazard</span>
	<span class="p">.</span><span class="n">endm</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_SMTC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Temporary until all gas have MT ASE support</span>
<span class="cm"> */</span>
	<span class="p">.</span><span class="n">macro</span>	<span class="n">DMT</span>	<span class="n">reg</span><span class="o">=</span><span class="mi">0</span>
	<span class="p">.</span><span class="n">word</span>	<span class="mh">0x41600bc1</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">EMT</span>	<span class="n">reg</span><span class="o">=</span><span class="mi">0</span>
	<span class="p">.</span><span class="n">word</span>	<span class="mh">0x41600be1</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">DVPE</span>	<span class="n">reg</span><span class="o">=</span><span class="mi">0</span>
	<span class="p">.</span><span class="n">word</span>	<span class="mh">0x41600001</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">EVPE</span>	<span class="n">reg</span><span class="o">=</span><span class="mi">0</span>
	<span class="p">.</span><span class="n">word</span>	<span class="mh">0x41600021</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">MFTR</span>	<span class="n">rt</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">rd</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">u</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">sel</span><span class="o">=</span><span class="mi">0</span>
	 <span class="p">.</span><span class="n">word</span>	<span class="mh">0x41000000</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">rt</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">rd</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">u</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">sel</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">MTTR</span>	<span class="n">rt</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">rd</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">u</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">sel</span><span class="o">=</span><span class="mi">0</span>
	 <span class="p">.</span><span class="n">word</span>	<span class="mh">0x41800000</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">rt</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">rd</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">u</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="err">\</span><span class="n">sel</span><span class="p">)</span>
	<span class="p">.</span><span class="n">endm</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_ASMMACRO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
