<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-gserx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-gserx-defs.h</h1><a href="cvmx-gserx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-gserx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon gserx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_GSERX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_GSERX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac31876580fe00d2eed3d457aa9832e15" title="cvmx-gserx-defs.h">CVMX_GSERX_ANA_ATEST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00063"></a>00063         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_ANA_ATEST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00064"></a>00064     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000800ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00065"></a>00065 }
<a name="l00066"></a>00066 <span class="preprocessor">#else</span>
<a name="l00067"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac31876580fe00d2eed3d457aa9832e15">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_ANA_ATEST(offset) (CVMX_ADD_IO_SEG(0x0001180090000800ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5da30b1994ef4c6243cbf577f140acbd">CVMX_GSERX_ANA_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (!(
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00075"></a>00075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00076"></a>00076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00077"></a>00077         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_ANA_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00078"></a>00078     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000808ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 <span class="preprocessor">#else</span>
<a name="l00081"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5da30b1994ef4c6243cbf577f140acbd">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_ANA_SEL(offset) (CVMX_ADD_IO_SEG(0x0001180090000808ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af118c03a988aa0a9faa8af84a78d8cf5">CVMX_GSERX_BR_RXX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (!(
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00090"></a>00090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00091"></a>00091         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_RXX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00092"></a>00092     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000400ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 <span class="preprocessor">#else</span>
<a name="l00095"></a><a class="code" href="cvmx-gserx-defs_8h.html#af118c03a988aa0a9faa8af84a78d8cf5">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_RXX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000400ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ab773b4069bc4706572fca5c507e42637">CVMX_GSERX_BR_RXX_EER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (!(
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_RXX_EER(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000418ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab773b4069bc4706572fca5c507e42637">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_RXX_EER(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000418ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac195215e82ad96d1fe5c329bdcdc1c7a">CVMX_GSERX_BR_TXX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00119"></a>00119         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_TXX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00120"></a>00120     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000420ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#else</span>
<a name="l00123"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac195215e82ad96d1fe5c329bdcdc1c7a">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_TXX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000420ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5bb0afaaeff792b75e64dbaa20cdc128">CVMX_GSERX_BR_TXX_CUR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_TXX_CUR(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000438ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5bb0afaaeff792b75e64dbaa20cdc128">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_TXX_CUR(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000438ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a8556b6b021884091c38511100fe38063">CVMX_GSERX_BR_TXX_INI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13))))))
<a name="l00144"></a>00144         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_TXX_INI(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00145"></a>00145     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000448ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00146"></a>00146 }
<a name="l00147"></a>00147 <span class="preprocessor">#else</span>
<a name="l00148"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8556b6b021884091c38511100fe38063">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_TXX_INI(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000448ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6dfdca1361de9db6d8ee192c2b188371">CVMX_GSERX_BR_TXX_TAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordflow">if</span> (!(
<a name="l00154"></a>00154           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00157"></a>00157         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_BR_TXX_TAP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00158"></a>00158     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000440ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128;
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 <span class="preprocessor">#else</span>
<a name="l00161"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6dfdca1361de9db6d8ee192c2b188371">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_BR_TXX_TAP(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000440ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x20000ull) * 128)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a70524bfb37d9e82855e8aa33ae2ecb6f">CVMX_GSERX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="keywordflow">if</span> (!(
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00170"></a>00170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00171"></a>00171         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00172"></a>00172     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000080ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 <span class="preprocessor">#else</span>
<a name="l00175"></a><a class="code" href="cvmx-gserx-defs_8h.html#a70524bfb37d9e82855e8aa33ae2ecb6f">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180090000080ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a73d66ad7a34ec91c69107986a9e4653e">CVMX_GSERX_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(
<a name="l00181"></a>00181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00182"></a>00182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00183"></a>00183           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00184"></a>00184           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00185"></a>00185         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00186"></a>00186     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000098ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 <span class="preprocessor">#else</span>
<a name="l00189"></a><a class="code" href="cvmx-gserx-defs_8h.html#a73d66ad7a34ec91c69107986a9e4653e">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180090000098ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a198464b8778823b920879780396a0f82">CVMX_GSERX_DLMX_LOOPBK_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!(
<a name="l00195"></a>00195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00196"></a>00196         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_LOOPBK_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00197"></a>00197     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001008ull);
<a name="l00198"></a>00198 }
<a name="l00199"></a>00199 <span class="preprocessor">#else</span>
<a name="l00200"></a><a class="code" href="cvmx-gserx-defs_8h.html#a198464b8778823b920879780396a0f82">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_LOOPBK_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001008ull))</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aae74d3bce8466876a8ecc3a8f28f38bc">CVMX_GSERX_DLMX_LOS_BIAS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (!(
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00207"></a>00207         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_LOS_BIAS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00208"></a>00208     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001010ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00209"></a>00209 }
<a name="l00210"></a>00210 <span class="preprocessor">#else</span>
<a name="l00211"></a><a class="code" href="cvmx-gserx-defs_8h.html#aae74d3bce8466876a8ecc3a8f28f38bc">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_LOS_BIAS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001010ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac9711ee3c9359d34274741af4fe08c6d">CVMX_GSERX_DLMX_LOS_LEVEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00215"></a>00215 {
<a name="l00216"></a>00216     <span class="keywordflow">if</span> (!(
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_LOS_LEVEL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001018ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac9711ee3c9359d34274741af4fe08c6d">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_LOS_LEVEL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001018ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac6ab79f7629f42a282a037cfe41496e2">CVMX_GSERX_DLMX_MISC_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_MISC_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000000ull);
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac6ab79f7629f42a282a037cfe41496e2">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_MISC_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000000ull))</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad659d8275946107c0cebe86ddd41779d">CVMX_GSERX_DLMX_MPLL_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00240"></a>00240         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_MPLL_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00241"></a>00241     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001020ull);
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 <span class="preprocessor">#else</span>
<a name="l00244"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad659d8275946107c0cebe86ddd41779d">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_MPLL_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001020ull))</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aaeffce12005c690ca453f9d4303d534c">CVMX_GSERX_DLMX_MPLL_HALF_RATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00248"></a>00248 {
<a name="l00249"></a>00249     <span class="keywordflow">if</span> (!(
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00251"></a>00251         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_MPLL_HALF_RATE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00252"></a>00252     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001028ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00253"></a>00253 }
<a name="l00254"></a>00254 <span class="preprocessor">#else</span>
<a name="l00255"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaeffce12005c690ca453f9d4303d534c">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_MPLL_HALF_RATE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001028ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a2db7f93c7f6a818ed2225c08276a605e">CVMX_GSERX_DLMX_MPLL_MULTIPLIER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00259"></a>00259 {
<a name="l00260"></a>00260     <span class="keywordflow">if</span> (!(
<a name="l00261"></a>00261           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00262"></a>00262         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_MPLL_MULTIPLIER(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00263"></a>00263     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001030ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00264"></a>00264 }
<a name="l00265"></a>00265 <span class="preprocessor">#else</span>
<a name="l00266"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2db7f93c7f6a818ed2225c08276a605e">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_MPLL_MULTIPLIER(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001030ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac0bf53c7ad07edfcba519bd6b9952767">CVMX_GSERX_DLMX_MPLL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00270"></a>00270 {
<a name="l00271"></a>00271     <span class="keywordflow">if</span> (!(
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00273"></a>00273         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_MPLL_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00274"></a>00274     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="preprocessor">#else</span>
<a name="l00277"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac0bf53c7ad07edfcba519bd6b9952767">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_MPLL_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aad8455a01c9dcff2e18b1c5bfbed16ee">CVMX_GSERX_DLMX_PHY_RESET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">if</span> (!(
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00284"></a>00284         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_PHY_RESET(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00285"></a>00285     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001038ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00286"></a>00286 }
<a name="l00287"></a>00287 <span class="preprocessor">#else</span>
<a name="l00288"></a><a class="code" href="cvmx-gserx-defs_8h.html#aad8455a01c9dcff2e18b1c5bfbed16ee">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_PHY_RESET(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001038ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a40f33935fc3146664092d8c0bf59077d">CVMX_GSERX_DLMX_REFCLK_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <span class="keywordflow">if</span> (!(
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00295"></a>00295         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_REFCLK_SEL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00296"></a>00296     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00297"></a>00297 }
<a name="l00298"></a>00298 <span class="preprocessor">#else</span>
<a name="l00299"></a><a class="code" href="cvmx-gserx-defs_8h.html#a40f33935fc3146664092d8c0bf59077d">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_REFCLK_SEL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac874f2deaec86d507a96f99559cf2111">CVMX_GSERX_DLMX_REF_CLKDIV2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00303"></a>00303 {
<a name="l00304"></a>00304     <span class="keywordflow">if</span> (!(
<a name="l00305"></a>00305           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00306"></a>00306         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_REF_CLKDIV2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00307"></a>00307     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00308"></a>00308 }
<a name="l00309"></a>00309 <span class="preprocessor">#else</span>
<a name="l00310"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac874f2deaec86d507a96f99559cf2111">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_REF_CLKDIV2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a282b3b3954e96ec9896421525bc5116c">CVMX_GSERX_DLMX_REF_SSP_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00314"></a>00314 {
<a name="l00315"></a>00315     <span class="keywordflow">if</span> (!(
<a name="l00316"></a>00316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00317"></a>00317         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_REF_SSP_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00318"></a>00318     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001048ull);
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="cvmx-gserx-defs_8h.html#a282b3b3954e96ec9896421525bc5116c">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_REF_SSP_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001048ull))</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a9e05b1683439ebe50309b80b8b4afbae">CVMX_GSERX_DLMX_REF_USE_PAD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00325"></a>00325 {
<a name="l00326"></a>00326     <span class="keywordflow">if</span> (!(
<a name="l00327"></a>00327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00328"></a>00328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_REF_USE_PAD(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00329"></a>00329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001050ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="preprocessor">#else</span>
<a name="l00332"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9e05b1683439ebe50309b80b8b4afbae">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_REF_USE_PAD(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001050ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7f407b557c00027367b83ccc9bbcc6fb">CVMX_GSERX_DLMX_RX_DATA_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <span class="keywordflow">if</span> (!(
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00339"></a>00339         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_DATA_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00340"></a>00340     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002008ull);
<a name="l00341"></a>00341 }
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7f407b557c00027367b83ccc9bbcc6fb">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_DATA_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002008ull))</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a57f08bd795e88948e2781b1ff8724735">CVMX_GSERX_DLMX_RX_EQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00347"></a>00347 {
<a name="l00348"></a>00348     <span class="keywordflow">if</span> (!(
<a name="l00349"></a>00349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00350"></a>00350         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_EQ(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00351"></a>00351     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002010ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00352"></a>00352 }
<a name="l00353"></a>00353 <span class="preprocessor">#else</span>
<a name="l00354"></a><a class="code" href="cvmx-gserx-defs_8h.html#a57f08bd795e88948e2781b1ff8724735">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_EQ(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002010ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a08e676b32d0ff724ad8691a972a9cab6">CVMX_GSERX_DLMX_RX_LOS_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keywordflow">if</span> (!(
<a name="l00360"></a>00360           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00361"></a>00361         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_LOS_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00362"></a>00362     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002018ull);
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 <span class="preprocessor">#else</span>
<a name="l00365"></a><a class="code" href="cvmx-gserx-defs_8h.html#a08e676b32d0ff724ad8691a972a9cab6">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_LOS_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002018ull))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af0d31261e0187fba9b76d6903d0f3c1d">CVMX_GSERX_DLMX_RX_PLL_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00369"></a>00369 {
<a name="l00370"></a>00370     <span class="keywordflow">if</span> (!(
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_PLL_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002020ull);
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-gserx-defs_8h.html#af0d31261e0187fba9b76d6903d0f3c1d">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_PLL_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002020ull))</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae9e4b8fb0e67d427acff6385fefa4e41">CVMX_GSERX_DLMX_RX_RATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00380"></a>00380 {
<a name="l00381"></a>00381     <span class="keywordflow">if</span> (!(
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00383"></a>00383         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_RATE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00384"></a>00384     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002028ull);
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae9e4b8fb0e67d427acff6385fefa4e41">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_RATE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002028ull))</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a957eca4e2a96317438f5ad12def53a16">CVMX_GSERX_DLMX_RX_RESET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00391"></a>00391 {
<a name="l00392"></a>00392     <span class="keywordflow">if</span> (!(
<a name="l00393"></a>00393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00394"></a>00394         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_RESET(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00395"></a>00395     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002030ull);
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 <span class="preprocessor">#else</span>
<a name="l00398"></a><a class="code" href="cvmx-gserx-defs_8h.html#a957eca4e2a96317438f5ad12def53a16">00398</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_RESET(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002030ull))</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a166489ee41c187a250b08299197ce7da">CVMX_GSERX_DLMX_RX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00402"></a>00402 {
<a name="l00403"></a>00403     <span class="keywordflow">if</span> (!(
<a name="l00404"></a>00404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00405"></a>00405         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00406"></a>00406     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="cvmx-gserx-defs_8h.html#a166489ee41c187a250b08299197ce7da">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a9ce80c311397fdaac6d84d9041186cdc">CVMX_GSERX_DLMX_RX_TERM_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00413"></a>00413 {
<a name="l00414"></a>00414     <span class="keywordflow">if</span> (!(
<a name="l00415"></a>00415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00416"></a>00416         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_RX_TERM_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00417"></a>00417     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090002038ull);
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 <span class="preprocessor">#else</span>
<a name="l00420"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9ce80c311397fdaac6d84d9041186cdc">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_RX_TERM_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090002038ull))</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a006924facb446a4cf67a12ca583dc41d">CVMX_GSERX_DLMX_TEST_BYPASS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00424"></a>00424 {
<a name="l00425"></a>00425     <span class="keywordflow">if</span> (!(
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00427"></a>00427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TEST_BYPASS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00428"></a>00428     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001058ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00429"></a>00429 }
<a name="l00430"></a>00430 <span class="preprocessor">#else</span>
<a name="l00431"></a><a class="code" href="cvmx-gserx-defs_8h.html#a006924facb446a4cf67a12ca583dc41d">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TEST_BYPASS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001058ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4da961df47967857142419a0eaeeb0b4">CVMX_GSERX_DLMX_TEST_POWERDOWN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!(
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00438"></a>00438         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TEST_POWERDOWN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00439"></a>00439     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090001060ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00440"></a>00440 }
<a name="l00441"></a>00441 <span class="preprocessor">#else</span>
<a name="l00442"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4da961df47967857142419a0eaeeb0b4">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TEST_POWERDOWN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090001060ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6343e0c8573cd27e5f20240c3f09b504">CVMX_GSERX_DLMX_TX_AMPLITUDE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00446"></a>00446 {
<a name="l00447"></a>00447     <span class="keywordflow">if</span> (!(
<a name="l00448"></a>00448           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00449"></a>00449         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_AMPLITUDE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00450"></a>00450     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003008ull);
<a name="l00451"></a>00451 }
<a name="l00452"></a>00452 <span class="preprocessor">#else</span>
<a name="l00453"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6343e0c8573cd27e5f20240c3f09b504">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_AMPLITUDE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003008ull))</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a9500dde7cf7a72668d5f88dfd0d143de">CVMX_GSERX_DLMX_TX_CM_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00457"></a>00457 {
<a name="l00458"></a>00458     <span class="keywordflow">if</span> (!(
<a name="l00459"></a>00459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00460"></a>00460         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_CM_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00461"></a>00461     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003010ull);
<a name="l00462"></a>00462 }
<a name="l00463"></a>00463 <span class="preprocessor">#else</span>
<a name="l00464"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9500dde7cf7a72668d5f88dfd0d143de">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_CM_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003010ull))</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a8f9456e14374e08e04b63394cf2b33c6">CVMX_GSERX_DLMX_TX_DATA_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00468"></a>00468 {
<a name="l00469"></a>00469     <span class="keywordflow">if</span> (!(
<a name="l00470"></a>00470           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00471"></a>00471         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_DATA_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00472"></a>00472     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003018ull);
<a name="l00473"></a>00473 }
<a name="l00474"></a>00474 <span class="preprocessor">#else</span>
<a name="l00475"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8f9456e14374e08e04b63394cf2b33c6">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_DATA_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003018ull))</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a93289bdf68dc4dcddd7029a946422b7f">CVMX_GSERX_DLMX_TX_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00479"></a>00479 {
<a name="l00480"></a>00480     <span class="keywordflow">if</span> (!(
<a name="l00481"></a>00481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00482"></a>00482         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_EN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00483"></a>00483     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003020ull);
<a name="l00484"></a>00484 }
<a name="l00485"></a>00485 <span class="preprocessor">#else</span>
<a name="l00486"></a><a class="code" href="cvmx-gserx-defs_8h.html#a93289bdf68dc4dcddd7029a946422b7f">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_EN(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003020ull))</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6c6e20cc2641c846a71aeb9696a3a4f7">CVMX_GSERX_DLMX_TX_PREEMPH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00490"></a>00490 {
<a name="l00491"></a>00491     <span class="keywordflow">if</span> (!(
<a name="l00492"></a>00492           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00493"></a>00493         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_PREEMPH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00494"></a>00494     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003028ull);
<a name="l00495"></a>00495 }
<a name="l00496"></a>00496 <span class="preprocessor">#else</span>
<a name="l00497"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6c6e20cc2641c846a71aeb9696a3a4f7">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_PREEMPH(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003028ull))</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a01fe2a7a0eb051f6fafd7b77a3a6ec7a">CVMX_GSERX_DLMX_TX_RATE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502     <span class="keywordflow">if</span> (!(
<a name="l00503"></a>00503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00504"></a>00504         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_RATE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00505"></a>00505     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003030ull);
<a name="l00506"></a>00506 }
<a name="l00507"></a>00507 <span class="preprocessor">#else</span>
<a name="l00508"></a><a class="code" href="cvmx-gserx-defs_8h.html#a01fe2a7a0eb051f6fafd7b77a3a6ec7a">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_RATE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003030ull))</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa102384912749a2f1d67d4636f59283c">CVMX_GSERX_DLMX_TX_RESET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00512"></a>00512 {
<a name="l00513"></a>00513     <span class="keywordflow">if</span> (!(
<a name="l00514"></a>00514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00515"></a>00515         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_RESET(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00516"></a>00516     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003038ull);
<a name="l00517"></a>00517 }
<a name="l00518"></a>00518 <span class="preprocessor">#else</span>
<a name="l00519"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa102384912749a2f1d67d4636f59283c">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_RESET(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003038ull))</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a8b1cb5046aa26c5d262f33a85c697d34">CVMX_GSERX_DLMX_TX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00523"></a>00523 {
<a name="l00524"></a>00524     <span class="keywordflow">if</span> (!(
<a name="l00525"></a>00525           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00526"></a>00526         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00527"></a>00527     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00528"></a>00528 }
<a name="l00529"></a>00529 <span class="preprocessor">#else</span>
<a name="l00530"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8b1cb5046aa26c5d262f33a85c697d34">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a99bcbe8654cff6eaa0e00b98f01c7c6f">CVMX_GSERX_DLMX_TX_TERM_OFFSET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00534"></a>00534 {
<a name="l00535"></a>00535     <span class="keywordflow">if</span> (!(
<a name="l00536"></a>00536           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00537"></a>00537         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_DLMX_TX_TERM_OFFSET(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00538"></a>00538     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090003040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l00539"></a>00539 }
<a name="l00540"></a>00540 <span class="preprocessor">#else</span>
<a name="l00541"></a><a class="code" href="cvmx-gserx-defs_8h.html#a99bcbe8654cff6eaa0e00b98f01c7c6f">00541</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_DLMX_TX_TERM_OFFSET(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090003040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a390ec28afa3369843c9055eef13977ed">CVMX_GSERX_EQ_WAIT_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00545"></a>00545 {
<a name="l00546"></a>00546     <span class="keywordflow">if</span> (!(
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00548"></a>00548           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00550"></a>00550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00551"></a>00551         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_EQ_WAIT_TIME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00552"></a>00552     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0000ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00553"></a>00553 }
<a name="l00554"></a>00554 <span class="preprocessor">#else</span>
<a name="l00555"></a><a class="code" href="cvmx-gserx-defs_8h.html#a390ec28afa3369843c9055eef13977ed">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_EQ_WAIT_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800904E0000ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4118613d32b45de0f1ebf106ac05dc37">CVMX_GSERX_GLBL_MISC_CONFIG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <span class="keywordflow">if</span> (!(
<a name="l00561"></a>00561           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00562"></a>00562           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00563"></a>00563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00564"></a>00564           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00565"></a>00565         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_MISC_CONFIG_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00566"></a>00566     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460030ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00567"></a>00567 }
<a name="l00568"></a>00568 <span class="preprocessor">#else</span>
<a name="l00569"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4118613d32b45de0f1ebf106ac05dc37">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_MISC_CONFIG_1(offset) (CVMX_ADD_IO_SEG(0x0001180090460030ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ab723a4b18a540b669068afa4eb212c51">CVMX_GSERX_GLBL_PLL_CFG_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00573"></a>00573 {
<a name="l00574"></a>00574     <span class="keywordflow">if</span> (!(
<a name="l00575"></a>00575           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00577"></a>00577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00579"></a>00579         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_PLL_CFG_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00580"></a>00580     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460000ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00581"></a>00581 }
<a name="l00582"></a>00582 <span class="preprocessor">#else</span>
<a name="l00583"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab723a4b18a540b669068afa4eb212c51">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_PLL_CFG_0(offset) (CVMX_ADD_IO_SEG(0x0001180090460000ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#afb0fc2ca60d88acf5064432e50457dbd">CVMX_GSERX_GLBL_PLL_CFG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00587"></a>00587 {
<a name="l00588"></a>00588     <span class="keywordflow">if</span> (!(
<a name="l00589"></a>00589           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00590"></a>00590           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00591"></a>00591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00592"></a>00592           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00593"></a>00593         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_PLL_CFG_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00594"></a>00594     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460008ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00595"></a>00595 }
<a name="l00596"></a>00596 <span class="preprocessor">#else</span>
<a name="l00597"></a><a class="code" href="cvmx-gserx-defs_8h.html#afb0fc2ca60d88acf5064432e50457dbd">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_PLL_CFG_1(offset) (CVMX_ADD_IO_SEG(0x0001180090460008ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa6649bb298d2947d227e8482eccdc6f4">CVMX_GSERX_GLBL_PLL_CFG_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00601"></a>00601 {
<a name="l00602"></a>00602     <span class="keywordflow">if</span> (!(
<a name="l00603"></a>00603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00604"></a>00604           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00605"></a>00605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00607"></a>00607         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_PLL_CFG_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00608"></a>00608     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460010ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00609"></a>00609 }
<a name="l00610"></a>00610 <span class="preprocessor">#else</span>
<a name="l00611"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa6649bb298d2947d227e8482eccdc6f4">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_PLL_CFG_2(offset) (CVMX_ADD_IO_SEG(0x0001180090460010ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aaf646f907ab1231ab686b9513bebae5f">CVMX_GSERX_GLBL_PLL_CFG_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00615"></a>00615 {
<a name="l00616"></a>00616     <span class="keywordflow">if</span> (!(
<a name="l00617"></a>00617           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00618"></a>00618           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00619"></a>00619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_PLL_CFG_3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460018ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaf646f907ab1231ab686b9513bebae5f">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_PLL_CFG_3(offset) (CVMX_ADD_IO_SEG(0x0001180090460018ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a3baef25fb4765c0b728b24afd65fc601">CVMX_GSERX_GLBL_PLL_MONITOR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00632"></a>00632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00634"></a>00634           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00635"></a>00635         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_PLL_MONITOR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00636"></a>00636     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460100ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00637"></a>00637 }
<a name="l00638"></a>00638 <span class="preprocessor">#else</span>
<a name="l00639"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3baef25fb4765c0b728b24afd65fc601">00639</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_PLL_MONITOR(offset) (CVMX_ADD_IO_SEG(0x0001180090460100ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa5463e101af10bae7a0abb8aad974c6c">CVMX_GSERX_GLBL_TAD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00643"></a>00643 {
<a name="l00644"></a>00644     <span class="keywordflow">if</span> (!(
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00648"></a>00648           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00649"></a>00649         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_TAD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00650"></a>00650     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460400ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00651"></a>00651 }
<a name="l00652"></a>00652 <span class="preprocessor">#else</span>
<a name="l00653"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa5463e101af10bae7a0abb8aad974c6c">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_TAD(offset) (CVMX_ADD_IO_SEG(0x0001180090460400ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a747fa9d5231f877fc381cdd5e7f034c6">CVMX_GSERX_GLBL_TM_ADMON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00657"></a>00657 {
<a name="l00658"></a>00658     <span class="keywordflow">if</span> (!(
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00660"></a>00660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00661"></a>00661           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00662"></a>00662           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00663"></a>00663         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_GLBL_TM_ADMON(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00664"></a>00664     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460408ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00665"></a>00665 }
<a name="l00666"></a>00666 <span class="preprocessor">#else</span>
<a name="l00667"></a><a class="code" href="cvmx-gserx-defs_8h.html#a747fa9d5231f877fc381cdd5e7f034c6">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_GLBL_TM_ADMON(offset) (CVMX_ADD_IO_SEG(0x0001180090460408ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aad4ad65e208f84ccf9d87fb70473b165">CVMX_GSERX_IDDQ_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00671"></a>00671 {
<a name="l00672"></a>00672     <span class="keywordflow">if</span> (!(
<a name="l00673"></a>00673           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l00674"></a>00674           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l00676"></a>00676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00677"></a>00677         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_IDDQ_MODE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00678"></a>00678     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000018ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l00679"></a>00679 }
<a name="l00680"></a>00680 <span class="preprocessor">#else</span>
<a name="l00681"></a><a class="code" href="cvmx-gserx-defs_8h.html#aad4ad65e208f84ccf9d87fb70473b165">00681</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_IDDQ_MODE(offset) (CVMX_ADD_IO_SEG(0x0001180090000018ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0bf76c885d1c50674cb17a07486d1055">CVMX_GSERX_LANEX_LBERT_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00685"></a>00685 {
<a name="l00686"></a>00686     <span class="keywordflow">if</span> (!(
<a name="l00687"></a>00687           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00688"></a>00688           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00689"></a>00689           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00690"></a>00690           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00691"></a>00691         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_LBERT_CFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00692"></a>00692     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0020ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00693"></a>00693 }
<a name="l00694"></a>00694 <span class="preprocessor">#else</span>
<a name="l00695"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0bf76c885d1c50674cb17a07486d1055">00695</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_LBERT_CFG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0020ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a66305e08915ba86651ac670b75edae0c">CVMX_GSERX_LANEX_LBERT_ECNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00699"></a>00699 {
<a name="l00700"></a>00700     <span class="keywordflow">if</span> (!(
<a name="l00701"></a>00701           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00702"></a>00702           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00703"></a>00703           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00704"></a>00704           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00705"></a>00705         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_LBERT_ECNT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00706"></a>00706     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0028ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00707"></a>00707 }
<a name="l00708"></a>00708 <span class="preprocessor">#else</span>
<a name="l00709"></a><a class="code" href="cvmx-gserx-defs_8h.html#a66305e08915ba86651ac670b75edae0c">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_LBERT_ECNT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0028ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#afaafdd91f01ed159ac196bc563df0571">CVMX_GSERX_LANEX_LBERT_PAT_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714     <span class="keywordflow">if</span> (!(
<a name="l00715"></a>00715           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00716"></a>00716           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00717"></a>00717           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00718"></a>00718           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00719"></a>00719         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_LBERT_PAT_CFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00720"></a>00720     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0018ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00721"></a>00721 }
<a name="l00722"></a>00722 <span class="preprocessor">#else</span>
<a name="l00723"></a><a class="code" href="cvmx-gserx-defs_8h.html#afaafdd91f01ed159ac196bc563df0571">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_LBERT_PAT_CFG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0018ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0360a87ff6d076357ccc110172e97d74">CVMX_GSERX_LANEX_MISC_CFG_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00727"></a>00727 {
<a name="l00728"></a>00728     <span class="keywordflow">if</span> (!(
<a name="l00729"></a>00729           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00731"></a>00731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00732"></a>00732           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00733"></a>00733         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_MISC_CFG_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00734"></a>00734     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0000ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00735"></a>00735 }
<a name="l00736"></a>00736 <span class="preprocessor">#else</span>
<a name="l00737"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0360a87ff6d076357ccc110172e97d74">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_MISC_CFG_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0000ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae54cbd0b03c236dc1097a407e3d3c348">CVMX_GSERX_LANEX_MISC_CFG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00741"></a>00741 {
<a name="l00742"></a>00742     <span class="keywordflow">if</span> (!(
<a name="l00743"></a>00743           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00744"></a>00744           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00745"></a>00745           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00747"></a>00747         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_MISC_CFG_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00748"></a>00748     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0008ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00749"></a>00749 }
<a name="l00750"></a>00750 <span class="preprocessor">#else</span>
<a name="l00751"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae54cbd0b03c236dc1097a407e3d3c348">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_MISC_CFG_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0008ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa6889a7a80a9ebd5fcc4406d4f54b79b">CVMX_GSERX_LANEX_PCS_CTLIFC_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00755"></a>00755 {
<a name="l00756"></a>00756     <span class="keywordflow">if</span> (!(
<a name="l00757"></a>00757           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00758"></a>00758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00760"></a>00760           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00761"></a>00761         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PCS_CTLIFC_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00762"></a>00762     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0060ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00763"></a>00763 }
<a name="l00764"></a>00764 <span class="preprocessor">#else</span>
<a name="l00765"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa6889a7a80a9ebd5fcc4406d4f54b79b">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PCS_CTLIFC_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0060ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a03b3dc692370e6a2a1889a3b32e1873e">CVMX_GSERX_LANEX_PCS_CTLIFC_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00769"></a>00769 {
<a name="l00770"></a>00770     <span class="keywordflow">if</span> (!(
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00772"></a>00772           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00773"></a>00773           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PCS_CTLIFC_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0068ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-gserx-defs_8h.html#a03b3dc692370e6a2a1889a3b32e1873e">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PCS_CTLIFC_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0068ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa9d75773a009457888f19fef24fcf642">CVMX_GSERX_LANEX_PCS_CTLIFC_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00786"></a>00786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00787"></a>00787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00788"></a>00788           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00789"></a>00789         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PCS_CTLIFC_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00790"></a>00790     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0070ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00791"></a>00791 }
<a name="l00792"></a>00792 <span class="preprocessor">#else</span>
<a name="l00793"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa9d75773a009457888f19fef24fcf642">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PCS_CTLIFC_2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0070ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a29186ae4d7972580387995fbb71cd5ba">CVMX_GSERX_LANEX_PCS_MACIFC_MON_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00797"></a>00797 {
<a name="l00798"></a>00798     <span class="keywordflow">if</span> (!(
<a name="l00799"></a>00799           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00800"></a>00800           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00801"></a>00801           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00802"></a>00802           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00803"></a>00803         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PCS_MACIFC_MON_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00804"></a>00804     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0108ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00805"></a>00805 }
<a name="l00806"></a>00806 <span class="preprocessor">#else</span>
<a name="l00807"></a><a class="code" href="cvmx-gserx-defs_8h.html#a29186ae4d7972580387995fbb71cd5ba">00807</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PCS_MACIFC_MON_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0108ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a1988962812a9bf2342a9c8862f19e910">CVMX_GSERX_LANEX_PCS_MACIFC_MON_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00811"></a>00811 {
<a name="l00812"></a>00812     <span class="keywordflow">if</span> (!(
<a name="l00813"></a>00813           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00814"></a>00814           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00815"></a>00815           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00816"></a>00816           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00817"></a>00817         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PCS_MACIFC_MON_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00818"></a>00818     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904C0118ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00819"></a>00819 }
<a name="l00820"></a>00820 <span class="preprocessor">#else</span>
<a name="l00821"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1988962812a9bf2342a9c8862f19e910">00821</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PCS_MACIFC_MON_2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904C0118ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a570f3d9f3937dad0d02e89980da81c20">CVMX_GSERX_LANEX_PMA_LOOPBACK_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00825"></a>00825 {
<a name="l00826"></a>00826     <span class="keywordflow">if</span> (!(
<a name="l00827"></a>00827           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00828"></a>00828           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00830"></a>00830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00831"></a>00831         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PMA_LOOPBACK_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00832"></a>00832     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00833"></a>00833 }
<a name="l00834"></a>00834 <span class="preprocessor">#else</span>
<a name="l00835"></a><a class="code" href="cvmx-gserx-defs_8h.html#a570f3d9f3937dad0d02e89980da81c20">00835</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PMA_LOOPBACK_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a00ccc9535e9b375432e386e16259ad6f">CVMX_GSERX_LANEX_PWR_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00839"></a>00839 {
<a name="l00840"></a>00840     <span class="keywordflow">if</span> (!(
<a name="l00841"></a>00841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00842"></a>00842           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00843"></a>00843           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00844"></a>00844           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00845"></a>00845         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_PWR_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00846"></a>00846     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00847"></a>00847 }
<a name="l00848"></a>00848 <span class="preprocessor">#else</span>
<a name="l00849"></a><a class="code" href="cvmx-gserx-defs_8h.html#a00ccc9535e9b375432e386e16259ad6f">00849</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_PWR_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4a50c6ec339538532493f86d660ecc42">CVMX_GSERX_LANEX_RX_AEQ_OUT_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00853"></a>00853 {
<a name="l00854"></a>00854     <span class="keywordflow">if</span> (!(
<a name="l00855"></a>00855           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00856"></a>00856           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00857"></a>00857           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00858"></a>00858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00859"></a>00859         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_AEQ_OUT_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00860"></a>00860     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440280ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00861"></a>00861 }
<a name="l00862"></a>00862 <span class="preprocessor">#else</span>
<a name="l00863"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4a50c6ec339538532493f86d660ecc42">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_AEQ_OUT_0(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440280ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a915a1fd36d09cba550359081a278f805">CVMX_GSERX_LANEX_RX_AEQ_OUT_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00867"></a>00867 {
<a name="l00868"></a>00868     <span class="keywordflow">if</span> (!(
<a name="l00869"></a>00869           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00870"></a>00870           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00871"></a>00871           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00872"></a>00872           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00873"></a>00873         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_AEQ_OUT_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00874"></a>00874     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440288ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00875"></a>00875 }
<a name="l00876"></a>00876 <span class="preprocessor">#else</span>
<a name="l00877"></a><a class="code" href="cvmx-gserx-defs_8h.html#a915a1fd36d09cba550359081a278f805">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_AEQ_OUT_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440288ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a3b52dfc33a40554eb49cad181395553d">CVMX_GSERX_LANEX_RX_AEQ_OUT_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00881"></a>00881 {
<a name="l00882"></a>00882     <span class="keywordflow">if</span> (!(
<a name="l00883"></a>00883           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00885"></a>00885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00886"></a>00886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00887"></a>00887         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_AEQ_OUT_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00888"></a>00888     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440290ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00889"></a>00889 }
<a name="l00890"></a>00890 <span class="preprocessor">#else</span>
<a name="l00891"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3b52dfc33a40554eb49cad181395553d">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_AEQ_OUT_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440290ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7cb6cd6d2c62a985c981b74429dfe76b">CVMX_GSERX_LANEX_RX_CDR_CTRL_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00895"></a>00895 {
<a name="l00896"></a>00896     <span class="keywordflow">if</span> (!(
<a name="l00897"></a>00897           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00898"></a>00898           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00899"></a>00899           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00900"></a>00900           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00901"></a>00901         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CDR_CTRL_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00902"></a>00902     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440038ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00903"></a>00903 }
<a name="l00904"></a>00904 <span class="preprocessor">#else</span>
<a name="l00905"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7cb6cd6d2c62a985c981b74429dfe76b">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CDR_CTRL_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440038ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a942332caaa0954bbcfc657c77bb4bbae">CVMX_GSERX_LANEX_RX_CDR_CTRL_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00909"></a>00909 {
<a name="l00910"></a>00910     <span class="keywordflow">if</span> (!(
<a name="l00911"></a>00911           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00912"></a>00912           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00913"></a>00913           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00914"></a>00914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00915"></a>00915         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CDR_CTRL_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00916"></a>00916     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440040ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00917"></a>00917 }
<a name="l00918"></a>00918 <span class="preprocessor">#else</span>
<a name="l00919"></a><a class="code" href="cvmx-gserx-defs_8h.html#a942332caaa0954bbcfc657c77bb4bbae">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CDR_CTRL_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440040ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a2a2442bbcf16acf52bfb030d894ec9d5">CVMX_GSERX_LANEX_RX_CDR_MISC_CTRL_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00923"></a>00923 {
<a name="l00924"></a>00924     <span class="keywordflow">if</span> (!(
<a name="l00925"></a>00925           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CDR_MISC_CTRL_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440208ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2a2442bbcf16acf52bfb030d894ec9d5">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CDR_MISC_CTRL_0(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440208ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0b26369f6bed4ae646f04c6116d81f68">CVMX_GSERX_LANEX_RX_CDR_STATUS_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00937"></a>00937 {
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (!(
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00940"></a>00940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00941"></a>00941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00942"></a>00942           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00943"></a>00943         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CDR_STATUS_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00944"></a>00944     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00945"></a>00945 }
<a name="l00946"></a>00946 <span class="preprocessor">#else</span>
<a name="l00947"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0b26369f6bed4ae646f04c6116d81f68">00947</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CDR_STATUS_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a77aefae1548147890ca525eebb210df9">CVMX_GSERX_LANEX_RX_CDR_STATUS_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00951"></a>00951 {
<a name="l00952"></a>00952     <span class="keywordflow">if</span> (!(
<a name="l00953"></a>00953           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00954"></a>00954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00955"></a>00955           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00956"></a>00956           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00957"></a>00957         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CDR_STATUS_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00958"></a>00958     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00959"></a>00959 }
<a name="l00960"></a>00960 <span class="preprocessor">#else</span>
<a name="l00961"></a><a class="code" href="cvmx-gserx-defs_8h.html#a77aefae1548147890ca525eebb210df9">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CDR_STATUS_2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a2e05bbb80dc5d1cc2a4066b0d7c0a9eb">CVMX_GSERX_LANEX_RX_CFG_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00965"></a>00965 {
<a name="l00966"></a>00966     <span class="keywordflow">if</span> (!(
<a name="l00967"></a>00967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00968"></a>00968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00971"></a>00971         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00972"></a>00972     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440000ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00973"></a>00973 }
<a name="l00974"></a>00974 <span class="preprocessor">#else</span>
<a name="l00975"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2e05bbb80dc5d1cc2a4066b0d7c0a9eb">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_0(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440000ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac43c7da8c3276dd3e1f2f1f0f00f8374">CVMX_GSERX_LANEX_RX_CFG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00979"></a>00979 {
<a name="l00980"></a>00980     <span class="keywordflow">if</span> (!(
<a name="l00981"></a>00981           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00982"></a>00982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00984"></a>00984           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00985"></a>00985         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00986"></a>00986     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440008ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l00987"></a>00987 }
<a name="l00988"></a>00988 <span class="preprocessor">#else</span>
<a name="l00989"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac43c7da8c3276dd3e1f2f1f0f00f8374">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440008ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aad1a76c997668a6a77e1bf5709e7aec0">CVMX_GSERX_LANEX_RX_CFG_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00993"></a>00993 {
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (!(
<a name="l00995"></a>00995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l00996"></a>00996           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00997"></a>00997           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l00998"></a>00998           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l00999"></a>00999         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01000"></a>01000     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440010ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01001"></a>01001 }
<a name="l01002"></a>01002 <span class="preprocessor">#else</span>
<a name="l01003"></a><a class="code" href="cvmx-gserx-defs_8h.html#aad1a76c997668a6a77e1bf5709e7aec0">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440010ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad3563029bada7c6871525a4f6bbdb2d6">CVMX_GSERX_LANEX_RX_CFG_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01007"></a>01007 {
<a name="l01008"></a>01008     <span class="keywordflow">if</span> (!(
<a name="l01009"></a>01009           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01010"></a>01010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01011"></a>01011           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01012"></a>01012           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01013"></a>01013         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_3(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01014"></a>01014     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440018ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01015"></a>01015 }
<a name="l01016"></a>01016 <span class="preprocessor">#else</span>
<a name="l01017"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad3563029bada7c6871525a4f6bbdb2d6">01017</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_3(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440018ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae3e15e991233b395105e16d5598365a2">CVMX_GSERX_LANEX_RX_CFG_4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01021"></a>01021 {
<a name="l01022"></a>01022     <span class="keywordflow">if</span> (!(
<a name="l01023"></a>01023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01024"></a>01024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01025"></a>01025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01026"></a>01026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01027"></a>01027         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_4(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01028"></a>01028     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440020ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01029"></a>01029 }
<a name="l01030"></a>01030 <span class="preprocessor">#else</span>
<a name="l01031"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae3e15e991233b395105e16d5598365a2">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_4(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440020ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0ba7b817cfce3266b0b06d82bb7de450">CVMX_GSERX_LANEX_RX_CFG_5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01035"></a>01035 {
<a name="l01036"></a>01036     <span class="keywordflow">if</span> (!(
<a name="l01037"></a>01037           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01039"></a>01039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01040"></a>01040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01041"></a>01041         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CFG_5(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01042"></a>01042     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440028ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01043"></a>01043 }
<a name="l01044"></a>01044 <span class="preprocessor">#else</span>
<a name="l01045"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0ba7b817cfce3266b0b06d82bb7de450">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CFG_5(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440028ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad34fecd4192448c617b7345b7db9df8a">CVMX_GSERX_LANEX_RX_CTLE_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01049"></a>01049 {
<a name="l01050"></a>01050     <span class="keywordflow">if</span> (!(
<a name="l01051"></a>01051           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01052"></a>01052           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01053"></a>01053           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01054"></a>01054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01055"></a>01055         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_CTLE_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01056"></a>01056     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440058ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01057"></a>01057 }
<a name="l01058"></a>01058 <span class="preprocessor">#else</span>
<a name="l01059"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad34fecd4192448c617b7345b7db9df8a">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_CTLE_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440058ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6fc82e2d7d4578ac6d25981bd7389459">CVMX_GSERX_LANEX_RX_LOOP_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01063"></a>01063 {
<a name="l01064"></a>01064     <span class="keywordflow">if</span> (!(
<a name="l01065"></a>01065           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01066"></a>01066           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01067"></a>01067           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01068"></a>01068           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01069"></a>01069         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_LOOP_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01070"></a>01070     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440048ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01071"></a>01071 }
<a name="l01072"></a>01072 <span class="preprocessor">#else</span>
<a name="l01073"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6fc82e2d7d4578ac6d25981bd7389459">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_LOOP_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440048ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac6cd2be8cd4b05509ec458909b680f0a">CVMX_GSERX_LANEX_RX_MISC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01077"></a>01077 {
<a name="l01078"></a>01078     <span class="keywordflow">if</span> (!(
<a name="l01079"></a>01079           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01080"></a>01080           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01081"></a>01081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01082"></a>01082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01083"></a>01083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_MISC_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01084"></a>01084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440050ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01085"></a>01085 }
<a name="l01086"></a>01086 <span class="preprocessor">#else</span>
<a name="l01087"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac6cd2be8cd4b05509ec458909b680f0a">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_MISC_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440050ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7e32bdcad0fe4f97324d3fa3bec1d064">CVMX_GSERX_LANEX_RX_MISC_OVRRD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092     <span class="keywordflow">if</span> (!(
<a name="l01093"></a>01093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01094"></a>01094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01095"></a>01095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01096"></a>01096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01097"></a>01097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_MISC_OVRRD(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01098"></a>01098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440258ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01099"></a>01099 }
<a name="l01100"></a>01100 <span class="preprocessor">#else</span>
<a name="l01101"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7e32bdcad0fe4f97324d3fa3bec1d064">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_MISC_OVRRD(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440258ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a325232cff7cb531678e574bba7250bd8">CVMX_GSERX_LANEX_RX_OS_MVALBBD_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01105"></a>01105 {
<a name="l01106"></a>01106     <span class="keywordflow">if</span> (!(
<a name="l01107"></a>01107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01108"></a>01108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01109"></a>01109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01110"></a>01110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01111"></a>01111         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_OS_MVALBBD_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01112"></a>01112     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440230ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01113"></a>01113 }
<a name="l01114"></a>01114 <span class="preprocessor">#else</span>
<a name="l01115"></a><a class="code" href="cvmx-gserx-defs_8h.html#a325232cff7cb531678e574bba7250bd8">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_OS_MVALBBD_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440230ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#add3370515767c6fa6f8f8d43bef8bcc1">CVMX_GSERX_LANEX_RX_OS_MVALBBD_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01119"></a>01119 {
<a name="l01120"></a>01120     <span class="keywordflow">if</span> (!(
<a name="l01121"></a>01121           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01122"></a>01122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01123"></a>01123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01124"></a>01124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01125"></a>01125         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_OS_MVALBBD_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01126"></a>01126     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440238ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01127"></a>01127 }
<a name="l01128"></a>01128 <span class="preprocessor">#else</span>
<a name="l01129"></a><a class="code" href="cvmx-gserx-defs_8h.html#add3370515767c6fa6f8f8d43bef8bcc1">01129</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_OS_MVALBBD_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440238ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a021b39fb66918d1195c531e9268454ec">CVMX_GSERX_LANEX_RX_OS_OUT_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01133"></a>01133 {
<a name="l01134"></a>01134     <span class="keywordflow">if</span> (!(
<a name="l01135"></a>01135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01136"></a>01136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01137"></a>01137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01138"></a>01138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01139"></a>01139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_OS_OUT_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01140"></a>01140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 <span class="preprocessor">#else</span>
<a name="l01143"></a><a class="code" href="cvmx-gserx-defs_8h.html#a021b39fb66918d1195c531e9268454ec">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_OS_OUT_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a855d0067206e94f378b9f352531fe7f7">CVMX_GSERX_LANEX_RX_OS_OUT_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01147"></a>01147 {
<a name="l01148"></a>01148     <span class="keywordflow">if</span> (!(
<a name="l01149"></a>01149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01150"></a>01150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01151"></a>01151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01152"></a>01152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01153"></a>01153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_OS_OUT_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01154"></a>01154     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01155"></a>01155 }
<a name="l01156"></a>01156 <span class="preprocessor">#else</span>
<a name="l01157"></a><a class="code" href="cvmx-gserx-defs_8h.html#a855d0067206e94f378b9f352531fe7f7">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_OS_OUT_2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a45fa96727b5c45d0976c14e34827f1fd">CVMX_GSERX_LANEX_RX_OS_OUT_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01161"></a>01161 {
<a name="l01162"></a>01162     <span class="keywordflow">if</span> (!(
<a name="l01163"></a>01163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01165"></a>01165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01166"></a>01166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01167"></a>01167         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_OS_OUT_3(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01168"></a>01168     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01169"></a>01169 }
<a name="l01170"></a>01170 <span class="preprocessor">#else</span>
<a name="l01171"></a><a class="code" href="cvmx-gserx-defs_8h.html#a45fa96727b5c45d0976c14e34827f1fd">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_OS_OUT_3(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0820df5d41052cb9311ff7ab0dbda71d">CVMX_GSERX_LANEX_RX_PRECORR_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01175"></a>01175 {
<a name="l01176"></a>01176     <span class="keywordflow">if</span> (!(
<a name="l01177"></a>01177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01180"></a>01180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01181"></a>01181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_PRECORR_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01182"></a>01182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440060ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 <span class="preprocessor">#else</span>
<a name="l01185"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0820df5d41052cb9311ff7ab0dbda71d">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_PRECORR_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440060ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a815b21b387836dc44ddec7fc30a78aa8">CVMX_GSERX_LANEX_RX_PRECORR_VAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01189"></a>01189 {
<a name="l01190"></a>01190     <span class="keywordflow">if</span> (!(
<a name="l01191"></a>01191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01193"></a>01193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01194"></a>01194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01195"></a>01195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_PRECORR_VAL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01196"></a>01196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440078ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01197"></a>01197 }
<a name="l01198"></a>01198 <span class="preprocessor">#else</span>
<a name="l01199"></a><a class="code" href="cvmx-gserx-defs_8h.html#a815b21b387836dc44ddec7fc30a78aa8">01199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_PRECORR_VAL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440078ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad93c9dbd4b9a2942a8fc315ea23fd112">CVMX_GSERX_LANEX_RX_VALBBD_CTRL_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01203"></a>01203 {
<a name="l01204"></a>01204     <span class="keywordflow">if</span> (!(
<a name="l01205"></a>01205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01206"></a>01206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01207"></a>01207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01208"></a>01208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01209"></a>01209         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VALBBD_CTRL_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01210"></a>01210     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440240ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01211"></a>01211 }
<a name="l01212"></a>01212 <span class="preprocessor">#else</span>
<a name="l01213"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad93c9dbd4b9a2942a8fc315ea23fd112">01213</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VALBBD_CTRL_0(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440240ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a29bc79b1f6a51e011799620dcf648684">CVMX_GSERX_LANEX_RX_VALBBD_CTRL_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01217"></a>01217 {
<a name="l01218"></a>01218     <span class="keywordflow">if</span> (!(
<a name="l01219"></a>01219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01220"></a>01220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01221"></a>01221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01222"></a>01222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01223"></a>01223         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VALBBD_CTRL_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01224"></a>01224     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440248ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01225"></a>01225 }
<a name="l01226"></a>01226 <span class="preprocessor">#else</span>
<a name="l01227"></a><a class="code" href="cvmx-gserx-defs_8h.html#a29bc79b1f6a51e011799620dcf648684">01227</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VALBBD_CTRL_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440248ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ab0ef4b8e5983bf0fa615fc9fe67cc94b">CVMX_GSERX_LANEX_RX_VALBBD_CTRL_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01231"></a>01231 {
<a name="l01232"></a>01232     <span class="keywordflow">if</span> (!(
<a name="l01233"></a>01233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01234"></a>01234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01235"></a>01235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01236"></a>01236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01237"></a>01237         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VALBBD_CTRL_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01238"></a>01238     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440250ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01239"></a>01239 }
<a name="l01240"></a>01240 <span class="preprocessor">#else</span>
<a name="l01241"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab0ef4b8e5983bf0fa615fc9fe67cc94b">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VALBBD_CTRL_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440250ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7a9f1fad1378a6f67e208cc482e391f5">CVMX_GSERX_LANEX_RX_VMA_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01245"></a>01245 {
<a name="l01246"></a>01246     <span class="keywordflow">if</span> (!(
<a name="l01247"></a>01247           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01248"></a>01248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01249"></a>01249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01250"></a>01250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01251"></a>01251         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VMA_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01252"></a>01252     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440200ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01253"></a>01253 }
<a name="l01254"></a>01254 <span class="preprocessor">#else</span>
<a name="l01255"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7a9f1fad1378a6f67e208cc482e391f5">01255</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VMA_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440200ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abacbad5322c24792a1bbe8855f9fe23e">CVMX_GSERX_LANEX_RX_VMA_STATUS_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01259"></a>01259 {
<a name="l01260"></a>01260     <span class="keywordflow">if</span> (!(
<a name="l01261"></a>01261           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01262"></a>01262           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01263"></a>01263           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01264"></a>01264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01265"></a>01265         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VMA_STATUS_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01266"></a>01266     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01267"></a>01267 }
<a name="l01268"></a>01268 <span class="preprocessor">#else</span>
<a name="l01269"></a><a class="code" href="cvmx-gserx-defs_8h.html#abacbad5322c24792a1bbe8855f9fe23e">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VMA_STATUS_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ab46803555d36e924f18ac481e5604ea6">CVMX_GSERX_LANEX_RX_VMA_STATUS_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01273"></a>01273 {
<a name="l01274"></a>01274     <span class="keywordflow">if</span> (!(
<a name="l01275"></a>01275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01276"></a>01276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01277"></a>01277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01278"></a>01278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01279"></a>01279         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_RX_VMA_STATUS_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01280"></a>01280     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904402C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01281"></a>01281 }
<a name="l01282"></a>01282 <span class="preprocessor">#else</span>
<a name="l01283"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab46803555d36e924f18ac481e5604ea6">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_RX_VMA_STATUS_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904402C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a50600e149c5568d3318ff66ffff31200">CVMX_GSERX_LANEX_SDS_PIN_MON_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01287"></a>01287 {
<a name="l01288"></a>01288     <span class="keywordflow">if</span> (!(
<a name="l01289"></a>01289           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01290"></a>01290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01291"></a>01291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01292"></a>01292         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_SDS_PIN_MON_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01293"></a>01293     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440130ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01294"></a>01294 }
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="cvmx-gserx-defs_8h.html#a50600e149c5568d3318ff66ffff31200">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_SDS_PIN_MON_0(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440130ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a65918fadc6a76e49ad77e82a2290b3fd">CVMX_GSERX_LANEX_SDS_PIN_MON_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01300"></a>01300 {
<a name="l01301"></a>01301     <span class="keywordflow">if</span> (!(
<a name="l01302"></a>01302           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01303"></a>01303           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01304"></a>01304           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01305"></a>01305         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_SDS_PIN_MON_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01306"></a>01306     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440138ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01307"></a>01307 }
<a name="l01308"></a>01308 <span class="preprocessor">#else</span>
<a name="l01309"></a><a class="code" href="cvmx-gserx-defs_8h.html#a65918fadc6a76e49ad77e82a2290b3fd">01309</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_SDS_PIN_MON_1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440138ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a96ce799293e40af268cb5173057dcfb5">CVMX_GSERX_LANEX_SDS_PIN_MON_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01313"></a>01313 {
<a name="l01314"></a>01314     <span class="keywordflow">if</span> (!(
<a name="l01315"></a>01315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01316"></a>01316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01317"></a>01317           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01318"></a>01318         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_SDS_PIN_MON_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01319"></a>01319     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090440140ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01320"></a>01320 }
<a name="l01321"></a>01321 <span class="preprocessor">#else</span>
<a name="l01322"></a><a class="code" href="cvmx-gserx-defs_8h.html#a96ce799293e40af268cb5173057dcfb5">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_SDS_PIN_MON_2(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090440140ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a9e9d66d4d57451e3b23c6d6bb601e74a">CVMX_GSERX_LANEX_TX_CFG_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01326"></a>01326 {
<a name="l01327"></a>01327     <span class="keywordflow">if</span> (!(
<a name="l01328"></a>01328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01329"></a>01329           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01330"></a>01330           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01331"></a>01331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01332"></a>01332         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_TX_CFG_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01333"></a>01333     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01334"></a>01334 }
<a name="l01335"></a>01335 <span class="preprocessor">#else</span>
<a name="l01336"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9e9d66d4d57451e3b23c6d6bb601e74a">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_TX_CFG_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a153e18850fe9b5b5b5c2d8cca1492817">CVMX_GSERX_LANEX_TX_CFG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01340"></a>01340 {
<a name="l01341"></a>01341     <span class="keywordflow">if</span> (!(
<a name="l01342"></a>01342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01343"></a>01343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01344"></a>01344           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01345"></a>01345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01346"></a>01346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_TX_CFG_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01347"></a>01347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01348"></a>01348 }
<a name="l01349"></a>01349 <span class="preprocessor">#else</span>
<a name="l01350"></a><a class="code" href="cvmx-gserx-defs_8h.html#a153e18850fe9b5b5b5c2d8cca1492817">01350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_TX_CFG_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a92ed71bd351696eb9ec1c08dd325abc2">CVMX_GSERX_LANEX_TX_CFG_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01354"></a>01354 {
<a name="l01355"></a>01355     <span class="keywordflow">if</span> (!(
<a name="l01356"></a>01356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01357"></a>01357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01358"></a>01358           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01359"></a>01359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01360"></a>01360         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_TX_CFG_2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01361"></a>01361     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01362"></a>01362 }
<a name="l01363"></a>01363 <span class="preprocessor">#else</span>
<a name="l01364"></a><a class="code" href="cvmx-gserx-defs_8h.html#a92ed71bd351696eb9ec1c08dd325abc2">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_TX_CFG_2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a85ad64d0b6cb77482ec95f768200ddf3">CVMX_GSERX_LANEX_TX_CFG_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01368"></a>01368 {
<a name="l01369"></a>01369     <span class="keywordflow">if</span> (!(
<a name="l01370"></a>01370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01371"></a>01371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01372"></a>01372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01373"></a>01373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01374"></a>01374         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_TX_CFG_3(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01375"></a>01375     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01376"></a>01376 }
<a name="l01377"></a>01377 <span class="preprocessor">#else</span>
<a name="l01378"></a><a class="code" href="cvmx-gserx-defs_8h.html#a85ad64d0b6cb77482ec95f768200ddf3">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_TX_CFG_3(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4823ddd3e948905b1d99171cc6fa4050">CVMX_GSERX_LANEX_TX_PRE_EMPHASIS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01382"></a>01382 {
<a name="l01383"></a>01383     <span class="keywordflow">if</span> (!(
<a name="l01384"></a>01384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01385"></a>01385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01386"></a>01386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01387"></a>01387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01388"></a>01388         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANEX_TX_PRE_EMPHASIS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01389"></a>01389     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904400C8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576;
<a name="l01390"></a>01390 }
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4823ddd3e948905b1d99171cc6fa4050">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANEX_TX_PRE_EMPHASIS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904400C8ull) + (((offset) &amp; 3) + ((block_id) &amp; 15) * 0x10ull) * 1048576)</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aaa68b474e4c8c5b7a36ea41e4116d2d7">CVMX_GSERX_LANE_LPBKEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01396"></a>01396 {
<a name="l01397"></a>01397     <span class="keywordflow">if</span> (!(
<a name="l01398"></a>01398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01399"></a>01399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01400"></a>01400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01401"></a>01401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01402"></a>01402         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_LPBKEN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01403"></a>01403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000110ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01404"></a>01404 }
<a name="l01405"></a>01405 <span class="preprocessor">#else</span>
<a name="l01406"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaa68b474e4c8c5b7a36ea41e4116d2d7">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_LPBKEN(offset) (CVMX_ADD_IO_SEG(0x0001180090000110ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a9c55453615eb0f50f0d72cd8591102a0">CVMX_GSERX_LANE_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01410"></a>01410 {
<a name="l01411"></a>01411     <span class="keywordflow">if</span> (!(
<a name="l01412"></a>01412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01413"></a>01413           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01414"></a>01414           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01415"></a>01415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01416"></a>01416         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_MODE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01417"></a>01417     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000118ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01418"></a>01418 }
<a name="l01419"></a>01419 <span class="preprocessor">#else</span>
<a name="l01420"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9c55453615eb0f50f0d72cd8591102a0">01420</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_MODE(offset) (CVMX_ADD_IO_SEG(0x0001180090000118ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abbc64618bab45f03fd80af7bfd1377d0">CVMX_GSERX_LANE_POFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01424"></a>01424 {
<a name="l01425"></a>01425     <span class="keywordflow">if</span> (!(
<a name="l01426"></a>01426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01427"></a>01427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01428"></a>01428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01429"></a>01429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01430"></a>01430         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_POFF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01431"></a>01431     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000108ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01432"></a>01432 }
<a name="l01433"></a>01433 <span class="preprocessor">#else</span>
<a name="l01434"></a><a class="code" href="cvmx-gserx-defs_8h.html#abbc64618bab45f03fd80af7bfd1377d0">01434</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_POFF(offset) (CVMX_ADD_IO_SEG(0x0001180090000108ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6dc0ee9e232f58236b217d701631354c">CVMX_GSERX_LANE_PX_MODE_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01438"></a>01438 {
<a name="l01439"></a>01439     <span class="keywordflow">if</span> (!(
<a name="l01440"></a>01440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01441"></a>01441           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01442"></a>01442           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01443"></a>01443           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01444"></a>01444         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_PX_MODE_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01445"></a>01445     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0040ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32;
<a name="l01446"></a>01446 }
<a name="l01447"></a>01447 <span class="preprocessor">#else</span>
<a name="l01448"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6dc0ee9e232f58236b217d701631354c">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_PX_MODE_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904E0040ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32)</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af9f1297c7c87cc4aea4149d9512d0177">CVMX_GSERX_LANE_PX_MODE_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01452"></a>01452 {
<a name="l01453"></a>01453     <span class="keywordflow">if</span> (!(
<a name="l01454"></a>01454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01455"></a>01455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01456"></a>01456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01457"></a>01457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01458"></a>01458         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_PX_MODE_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01459"></a>01459     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0048ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32;
<a name="l01460"></a>01460 }
<a name="l01461"></a>01461 <span class="preprocessor">#else</span>
<a name="l01462"></a><a class="code" href="cvmx-gserx-defs_8h.html#af9f1297c7c87cc4aea4149d9512d0177">01462</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_PX_MODE_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904E0048ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32)</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6dba863d665d7314958a2f755730e40e">CVMX_GSERX_LANE_SRST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01466"></a>01466 {
<a name="l01467"></a>01467     <span class="keywordflow">if</span> (!(
<a name="l01468"></a>01468           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01469"></a>01469           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01470"></a>01470           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01471"></a>01471           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01472"></a>01472         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_SRST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01473"></a>01473     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000100ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01474"></a>01474 }
<a name="l01475"></a>01475 <span class="preprocessor">#else</span>
<a name="l01476"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6dba863d665d7314958a2f755730e40e">01476</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_SRST(offset) (CVMX_ADD_IO_SEG(0x0001180090000100ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad141d3154b48f93d05dbeeaafb4a34b1">CVMX_GSERX_LANE_VMA_COARSE_CTRL_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01480"></a>01480 {
<a name="l01481"></a>01481     <span class="keywordflow">if</span> (!(
<a name="l01482"></a>01482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01483"></a>01483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01484"></a>01484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01485"></a>01485           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01486"></a>01486         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_COARSE_CTRL_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01487"></a>01487     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01B0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01488"></a>01488 }
<a name="l01489"></a>01489 <span class="preprocessor">#else</span>
<a name="l01490"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad141d3154b48f93d05dbeeaafb4a34b1">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_COARSE_CTRL_0(offset) (CVMX_ADD_IO_SEG(0x00011800904E01B0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad6f5ded088be115c6763d446f9509f78">CVMX_GSERX_LANE_VMA_COARSE_CTRL_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01494"></a>01494 {
<a name="l01495"></a>01495     <span class="keywordflow">if</span> (!(
<a name="l01496"></a>01496           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01497"></a>01497           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01498"></a>01498           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01499"></a>01499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01500"></a>01500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_COARSE_CTRL_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01501"></a>01501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01B8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01502"></a>01502 }
<a name="l01503"></a>01503 <span class="preprocessor">#else</span>
<a name="l01504"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad6f5ded088be115c6763d446f9509f78">01504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_COARSE_CTRL_1(offset) (CVMX_ADD_IO_SEG(0x00011800904E01B8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01505"></a>01505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a93c448155e0fd7aff3da4b4c6806aa5c">CVMX_GSERX_LANE_VMA_COARSE_CTRL_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01508"></a>01508 {
<a name="l01509"></a>01509     <span class="keywordflow">if</span> (!(
<a name="l01510"></a>01510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01511"></a>01511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01512"></a>01512           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01513"></a>01513           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01514"></a>01514         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_COARSE_CTRL_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01515"></a>01515     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01C0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01516"></a>01516 }
<a name="l01517"></a>01517 <span class="preprocessor">#else</span>
<a name="l01518"></a><a class="code" href="cvmx-gserx-defs_8h.html#a93c448155e0fd7aff3da4b4c6806aa5c">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_COARSE_CTRL_2(offset) (CVMX_ADD_IO_SEG(0x00011800904E01C0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a8ef4319e64c0b658d271eedad50f6789">CVMX_GSERX_LANE_VMA_FINE_CTRL_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01522"></a>01522 {
<a name="l01523"></a>01523     <span class="keywordflow">if</span> (!(
<a name="l01524"></a>01524           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01525"></a>01525           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01526"></a>01526           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01527"></a>01527           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01528"></a>01528         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_FINE_CTRL_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01529"></a>01529     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01C8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01530"></a>01530 }
<a name="l01531"></a>01531 <span class="preprocessor">#else</span>
<a name="l01532"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8ef4319e64c0b658d271eedad50f6789">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_FINE_CTRL_0(offset) (CVMX_ADD_IO_SEG(0x00011800904E01C8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a08c01d16b5c1b1a549ab71586d565c49">CVMX_GSERX_LANE_VMA_FINE_CTRL_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01536"></a>01536 {
<a name="l01537"></a>01537     <span class="keywordflow">if</span> (!(
<a name="l01538"></a>01538           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01539"></a>01539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01540"></a>01540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01541"></a>01541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01542"></a>01542         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_FINE_CTRL_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01543"></a>01543     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01D0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01544"></a>01544 }
<a name="l01545"></a>01545 <span class="preprocessor">#else</span>
<a name="l01546"></a><a class="code" href="cvmx-gserx-defs_8h.html#a08c01d16b5c1b1a549ab71586d565c49">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_FINE_CTRL_1(offset) (CVMX_ADD_IO_SEG(0x00011800904E01D0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a3c06978ba754d0b6c62121435e1ed11f">CVMX_GSERX_LANE_VMA_FINE_CTRL_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01550"></a>01550 {
<a name="l01551"></a>01551     <span class="keywordflow">if</span> (!(
<a name="l01552"></a>01552           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01553"></a>01553           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01554"></a>01554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01555"></a>01555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01556"></a>01556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_LANE_VMA_FINE_CTRL_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01557"></a>01557     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01D8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01558"></a>01558 }
<a name="l01559"></a>01559 <span class="preprocessor">#else</span>
<a name="l01560"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3c06978ba754d0b6c62121435e1ed11f">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_LANE_VMA_FINE_CTRL_2(offset) (CVMX_ADD_IO_SEG(0x00011800904E01D8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ab38dbb146183c78edd00226b157e1355">CVMX_GSERX_PCIE_PCS_CLK_REQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01564"></a>01564 {
<a name="l01565"></a>01565     <span class="keywordflow">if</span> (!(
<a name="l01566"></a>01566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01567"></a>01567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PCS_CLK_REQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01568"></a>01568     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080478ull);
<a name="l01569"></a>01569 }
<a name="l01570"></a>01570 <span class="preprocessor">#else</span>
<a name="l01571"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab38dbb146183c78edd00226b157e1355">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PCS_CLK_REQ(offset) (CVMX_ADD_IO_SEG(0x0001180090080478ull))</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a23be1d65abb828f9b8184b44620d8b08">CVMX_GSERX_PCIE_PIPEX_TXDEEMPH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01575"></a>01575 {
<a name="l01576"></a>01576     <span class="keywordflow">if</span> (!(
<a name="l01577"></a>01577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01578"></a>01578         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPEX_TXDEEMPH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01579"></a>01579     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080480ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l01580"></a>01580 }
<a name="l01581"></a>01581 <span class="preprocessor">#else</span>
<a name="l01582"></a><a class="code" href="cvmx-gserx-defs_8h.html#a23be1d65abb828f9b8184b44620d8b08">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPEX_TXDEEMPH(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090080480ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a55ffc6ac8c76046b2acbd99c8966edc1">CVMX_GSERX_PCIE_PIPE_COM_CLK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01586"></a>01586 {
<a name="l01587"></a>01587     <span class="keywordflow">if</span> (!(
<a name="l01588"></a>01588           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01589"></a>01589         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_COM_CLK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01590"></a>01590     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080470ull);
<a name="l01591"></a>01591 }
<a name="l01592"></a>01592 <span class="preprocessor">#else</span>
<a name="l01593"></a><a class="code" href="cvmx-gserx-defs_8h.html#a55ffc6ac8c76046b2acbd99c8966edc1">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_COM_CLK(offset) (CVMX_ADD_IO_SEG(0x0001180090080470ull))</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a107a1e2e4dc29e0ec9901575d13f0f3d">CVMX_GSERX_PCIE_PIPE_CRST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01597"></a>01597 {
<a name="l01598"></a>01598     <span class="keywordflow">if</span> (!(
<a name="l01599"></a>01599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01600"></a>01600         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_CRST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01601"></a>01601     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080458ull);
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 <span class="preprocessor">#else</span>
<a name="l01604"></a><a class="code" href="cvmx-gserx-defs_8h.html#a107a1e2e4dc29e0ec9901575d13f0f3d">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_CRST(offset) (CVMX_ADD_IO_SEG(0x0001180090080458ull))</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a956c315d9a59d539fa9b023d1c9f3155">CVMX_GSERX_PCIE_PIPE_PORT_LOOPBK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01608"></a>01608 {
<a name="l01609"></a>01609     <span class="keywordflow">if</span> (!(
<a name="l01610"></a>01610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01611"></a>01611         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_PORT_LOOPBK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01612"></a>01612     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080468ull);
<a name="l01613"></a>01613 }
<a name="l01614"></a>01614 <span class="preprocessor">#else</span>
<a name="l01615"></a><a class="code" href="cvmx-gserx-defs_8h.html#a956c315d9a59d539fa9b023d1c9f3155">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_PORT_LOOPBK(offset) (CVMX_ADD_IO_SEG(0x0001180090080468ull))</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a58ba684365d0490900202af35981458f">CVMX_GSERX_PCIE_PIPE_PORT_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01619"></a>01619 {
<a name="l01620"></a>01620     <span class="keywordflow">if</span> (!(
<a name="l01621"></a>01621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01622"></a>01622         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_PORT_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01623"></a>01623     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080460ull);
<a name="l01624"></a>01624 }
<a name="l01625"></a>01625 <span class="preprocessor">#else</span>
<a name="l01626"></a><a class="code" href="cvmx-gserx-defs_8h.html#a58ba684365d0490900202af35981458f">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_PORT_SEL(offset) (CVMX_ADD_IO_SEG(0x0001180090080460ull))</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5201bfd16ddc2f3783e98d74d89720a3">CVMX_GSERX_PCIE_PIPE_RST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01630"></a>01630 {
<a name="l01631"></a>01631     <span class="keywordflow">if</span> (!(
<a name="l01632"></a>01632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01633"></a>01633         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_RST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01634"></a>01634     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080448ull);
<a name="l01635"></a>01635 }
<a name="l01636"></a>01636 <span class="preprocessor">#else</span>
<a name="l01637"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5201bfd16ddc2f3783e98d74d89720a3">01637</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_RST(offset) (CVMX_ADD_IO_SEG(0x0001180090080448ull))</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aeb7b0c2d8e5122dba1f2c79404be6757">CVMX_GSERX_PCIE_PIPE_RST_STS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01641"></a>01641 {
<a name="l01642"></a>01642     <span class="keywordflow">if</span> (!(
<a name="l01643"></a>01643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01644"></a>01644         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_RST_STS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01645"></a>01645     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080450ull);
<a name="l01646"></a>01646 }
<a name="l01647"></a>01647 <span class="preprocessor">#else</span>
<a name="l01648"></a><a class="code" href="cvmx-gserx-defs_8h.html#aeb7b0c2d8e5122dba1f2c79404be6757">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_RST_STS(offset) (CVMX_ADD_IO_SEG(0x0001180090080450ull))</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5c841b2267e067a2bc6605541f6dd11c">CVMX_GSERX_PCIE_PIPE_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01652"></a>01652 {
<a name="l01653"></a>01653     <span class="keywordflow">if</span> (!(
<a name="l01654"></a>01654           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01655"></a>01655         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_PIPE_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01656"></a>01656     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080400ull);
<a name="l01657"></a>01657 }
<a name="l01658"></a>01658 <span class="preprocessor">#else</span>
<a name="l01659"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5c841b2267e067a2bc6605541f6dd11c">01659</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_PIPE_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180090080400ull))</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae926155afb9789d101366edf7177c724">CVMX_GSERX_PCIE_TX_DEEMPH_GEN1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01663"></a>01663 {
<a name="l01664"></a>01664     <span class="keywordflow">if</span> (!(
<a name="l01665"></a>01665           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01666"></a>01666         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_DEEMPH_GEN1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01667"></a>01667     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080408ull);
<a name="l01668"></a>01668 }
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae926155afb9789d101366edf7177c724">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_DEEMPH_GEN1(offset) (CVMX_ADD_IO_SEG(0x0001180090080408ull))</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a537524f7e7fdfffb499afb72e75a1ca4">CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_3P5DB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01674"></a>01674 {
<a name="l01675"></a>01675     <span class="keywordflow">if</span> (!(
<a name="l01676"></a>01676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01677"></a>01677         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_3P5DB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01678"></a>01678     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080410ull);
<a name="l01679"></a>01679 }
<a name="l01680"></a>01680 <span class="preprocessor">#else</span>
<a name="l01681"></a><a class="code" href="cvmx-gserx-defs_8h.html#a537524f7e7fdfffb499afb72e75a1ca4">01681</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_3P5DB(offset) (CVMX_ADD_IO_SEG(0x0001180090080410ull))</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a3a4fcf1d406a2bc94a408ba994aa30fb">CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_6DB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01685"></a>01685 {
<a name="l01686"></a>01686     <span class="keywordflow">if</span> (!(
<a name="l01687"></a>01687           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01688"></a>01688         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_6DB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01689"></a>01689     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080418ull);
<a name="l01690"></a>01690 }
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3a4fcf1d406a2bc94a408ba994aa30fb">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_DEEMPH_GEN2_6DB(offset) (CVMX_ADD_IO_SEG(0x0001180090080418ull))</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af03410d7c52dfe1866371534d7e5d41f">CVMX_GSERX_PCIE_TX_SWING_FULL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01696"></a>01696 {
<a name="l01697"></a>01697     <span class="keywordflow">if</span> (!(
<a name="l01698"></a>01698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01699"></a>01699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_SWING_FULL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01700"></a>01700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080420ull);
<a name="l01701"></a>01701 }
<a name="l01702"></a>01702 <span class="preprocessor">#else</span>
<a name="l01703"></a><a class="code" href="cvmx-gserx-defs_8h.html#af03410d7c52dfe1866371534d7e5d41f">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_SWING_FULL(offset) (CVMX_ADD_IO_SEG(0x0001180090080420ull))</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4852d5c6f33a27f2be5895e8dfa14ade">CVMX_GSERX_PCIE_TX_SWING_LOW</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01707"></a>01707 {
<a name="l01708"></a>01708     <span class="keywordflow">if</span> (!(
<a name="l01709"></a>01709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01710"></a>01710         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_SWING_LOW(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01711"></a>01711     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080428ull);
<a name="l01712"></a>01712 }
<a name="l01713"></a>01713 <span class="preprocessor">#else</span>
<a name="l01714"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4852d5c6f33a27f2be5895e8dfa14ade">01714</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_SWING_LOW(offset) (CVMX_ADD_IO_SEG(0x0001180090080428ull))</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a94c28d8995a9852160e10958b57e879e">CVMX_GSERX_PCIE_TX_VBOOST_LVL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01718"></a>01718 {
<a name="l01719"></a>01719     <span class="keywordflow">if</span> (!(
<a name="l01720"></a>01720           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01721"></a>01721         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCIE_TX_VBOOST_LVL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01722"></a>01722     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090080440ull);
<a name="l01723"></a>01723 }
<a name="l01724"></a>01724 <span class="preprocessor">#else</span>
<a name="l01725"></a><a class="code" href="cvmx-gserx-defs_8h.html#a94c28d8995a9852160e10958b57e879e">01725</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCIE_TX_VBOOST_LVL(offset) (CVMX_ADD_IO_SEG(0x0001180090080440ull))</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae2083e82d149e854110a23c7fcdf2fac">CVMX_GSERX_PCS_LANE_MODE_OVRD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01729"></a>01729 {
<a name="l01730"></a>01730     <span class="keywordflow">if</span> (!(
<a name="l01731"></a>01731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01732"></a>01732         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PCS_LANE_MODE_OVRD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01733"></a>01733     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E01E0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01734"></a>01734 }
<a name="l01735"></a>01735 <span class="preprocessor">#else</span>
<a name="l01736"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae2083e82d149e854110a23c7fcdf2fac">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PCS_LANE_MODE_OVRD(offset) (CVMX_ADD_IO_SEG(0x00011800904E01E0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a53d2817a615fbf64ef93ad21202ceb02">CVMX_GSERX_PHYX_IDCODE_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01740"></a>01740 {
<a name="l01741"></a>01741     <span class="keywordflow">if</span> (!(
<a name="l01742"></a>01742           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01743"></a>01743         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_IDCODE_HI(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01744"></a>01744     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090400008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01745"></a>01745 }
<a name="l01746"></a>01746 <span class="preprocessor">#else</span>
<a name="l01747"></a><a class="code" href="cvmx-gserx-defs_8h.html#a53d2817a615fbf64ef93ad21202ceb02">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_IDCODE_HI(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090400008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a72ff94d870a3fc0035f187fc3456958a">CVMX_GSERX_PHYX_IDCODE_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01751"></a>01751 {
<a name="l01752"></a>01752     <span class="keywordflow">if</span> (!(
<a name="l01753"></a>01753           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01754"></a>01754         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_IDCODE_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01755"></a>01755     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090400000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01756"></a>01756 }
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="cvmx-gserx-defs_8h.html#a72ff94d870a3fc0035f187fc3456958a">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_IDCODE_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090400000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5a4e432680929e17c1a2004152424cd9">CVMX_GSERX_PHYX_LANE0_LOOPBACK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01762"></a>01762 {
<a name="l01763"></a>01763     <span class="keywordflow">if</span> (!(
<a name="l01764"></a>01764           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01765"></a>01765         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_LOOPBACK(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01766"></a>01766     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408170ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01767"></a>01767 }
<a name="l01768"></a>01768 <span class="preprocessor">#else</span>
<a name="l01769"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5a4e432680929e17c1a2004152424cd9">01769</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_LOOPBACK(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408170ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a65943791e1ec5cbdeb30cda24be78be2">CVMX_GSERX_PHYX_LANE0_RX_LBERT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01773"></a>01773 {
<a name="l01774"></a>01774     <span class="keywordflow">if</span> (!(
<a name="l01775"></a>01775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01776"></a>01776         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_RX_LBERT_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01777"></a>01777     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904080B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01778"></a>01778 }
<a name="l01779"></a>01779 <span class="preprocessor">#else</span>
<a name="l01780"></a><a class="code" href="cvmx-gserx-defs_8h.html#a65943791e1ec5cbdeb30cda24be78be2">01780</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_RX_LBERT_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904080B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0bac6a4768e49a1a8afe051e7811d3ae">CVMX_GSERX_PHYX_LANE0_RX_LBERT_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01784"></a>01784 {
<a name="l01785"></a>01785     <span class="keywordflow">if</span> (!(
<a name="l01786"></a>01786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01787"></a>01787         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_RX_LBERT_ERR(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01788"></a>01788     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904080B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01789"></a>01789 }
<a name="l01790"></a>01790 <span class="preprocessor">#else</span>
<a name="l01791"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0bac6a4768e49a1a8afe051e7811d3ae">01791</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_RX_LBERT_ERR(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904080B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac432ebf90a39e64c8f2e826e3228e35c">CVMX_GSERX_PHYX_LANE0_RX_OVRD_IN_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01795"></a>01795 {
<a name="l01796"></a>01796     <span class="keywordflow">if</span> (!(
<a name="l01797"></a>01797           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01798"></a>01798         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_RX_OVRD_IN_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01799"></a>01799     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408028ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01800"></a>01800 }
<a name="l01801"></a>01801 <span class="preprocessor">#else</span>
<a name="l01802"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac432ebf90a39e64c8f2e826e3228e35c">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_RX_OVRD_IN_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408028ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a889c48b02323bf4ed201ff82f841f464">CVMX_GSERX_PHYX_LANE0_TXDEBUG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01806"></a>01806 {
<a name="l01807"></a>01807     <span class="keywordflow">if</span> (!(
<a name="l01808"></a>01808           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01809"></a>01809         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_TXDEBUG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01810"></a>01810     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408080ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01811"></a>01811 }
<a name="l01812"></a>01812 <span class="preprocessor">#else</span>
<a name="l01813"></a><a class="code" href="cvmx-gserx-defs_8h.html#a889c48b02323bf4ed201ff82f841f464">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_TXDEBUG(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408080ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a56c03ab9ada7c3f2cfa6c8d47b18134f">CVMX_GSERX_PHYX_LANE0_TX_LBERT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01817"></a>01817 {
<a name="l01818"></a>01818     <span class="keywordflow">if</span> (!(
<a name="l01819"></a>01819           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01820"></a>01820         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_TX_LBERT_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01821"></a>01821     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904080A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01822"></a>01822 }
<a name="l01823"></a>01823 <span class="preprocessor">#else</span>
<a name="l01824"></a><a class="code" href="cvmx-gserx-defs_8h.html#a56c03ab9ada7c3f2cfa6c8d47b18134f">01824</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_TX_LBERT_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904080A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac41ad92cf1ce7c1313c905e3024ba6b0">CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01828"></a>01828 {
<a name="l01829"></a>01829     <span class="keywordflow">if</span> (!(
<a name="l01830"></a>01830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01831"></a>01831         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_HI(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01832"></a>01832     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01833"></a>01833 }
<a name="l01834"></a>01834 <span class="preprocessor">#else</span>
<a name="l01835"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac41ad92cf1ce7c1313c905e3024ba6b0">01835</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_HI(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408008ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a1274e934d2240a70e6afa9dcf3cfe988">CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01839"></a>01839 {
<a name="l01840"></a>01840     <span class="keywordflow">if</span> (!(
<a name="l01841"></a>01841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01842"></a>01842         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01843"></a>01843     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01844"></a>01844 }
<a name="l01845"></a>01845 <span class="preprocessor">#else</span>
<a name="l01846"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1274e934d2240a70e6afa9dcf3cfe988">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE0_TX_OVRD_IN_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408000ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a34f2b127f607abe12c0267779912ab97">CVMX_GSERX_PHYX_LANE1_LOOPBACK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01850"></a>01850 {
<a name="l01851"></a>01851     <span class="keywordflow">if</span> (!(
<a name="l01852"></a>01852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01853"></a>01853         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_LOOPBACK(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01854"></a>01854     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408970ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01855"></a>01855 }
<a name="l01856"></a>01856 <span class="preprocessor">#else</span>
<a name="l01857"></a><a class="code" href="cvmx-gserx-defs_8h.html#a34f2b127f607abe12c0267779912ab97">01857</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_LOOPBACK(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408970ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#acf9f202f0a9f0db409e420ab28c8573b">CVMX_GSERX_PHYX_LANE1_RX_LBERT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01861"></a>01861 {
<a name="l01862"></a>01862     <span class="keywordflow">if</span> (!(
<a name="l01863"></a>01863           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01864"></a>01864         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_RX_LBERT_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01865"></a>01865     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904088B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01866"></a>01866 }
<a name="l01867"></a>01867 <span class="preprocessor">#else</span>
<a name="l01868"></a><a class="code" href="cvmx-gserx-defs_8h.html#acf9f202f0a9f0db409e420ab28c8573b">01868</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_RX_LBERT_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904088B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7ab1586e59f3a7afe72f62e939379126">CVMX_GSERX_PHYX_LANE1_RX_LBERT_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01872"></a>01872 {
<a name="l01873"></a>01873     <span class="keywordflow">if</span> (!(
<a name="l01874"></a>01874           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01875"></a>01875         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_RX_LBERT_ERR(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01876"></a>01876     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904088B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01877"></a>01877 }
<a name="l01878"></a>01878 <span class="preprocessor">#else</span>
<a name="l01879"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7ab1586e59f3a7afe72f62e939379126">01879</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_RX_LBERT_ERR(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904088B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aef004be12208de10a290ef739f280284">CVMX_GSERX_PHYX_LANE1_RX_OVRD_IN_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01883"></a>01883 {
<a name="l01884"></a>01884     <span class="keywordflow">if</span> (!(
<a name="l01885"></a>01885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01886"></a>01886         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_RX_OVRD_IN_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01887"></a>01887     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408828ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01888"></a>01888 }
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="cvmx-gserx-defs_8h.html#aef004be12208de10a290ef739f280284">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_RX_OVRD_IN_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408828ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7e4e6369dfba0680f8a833740805f9d8">CVMX_GSERX_PHYX_LANE1_TXDEBUG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01894"></a>01894 {
<a name="l01895"></a>01895     <span class="keywordflow">if</span> (!(
<a name="l01896"></a>01896           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01897"></a>01897         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_TXDEBUG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01898"></a>01898     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408880ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01899"></a>01899 }
<a name="l01900"></a>01900 <span class="preprocessor">#else</span>
<a name="l01901"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7e4e6369dfba0680f8a833740805f9d8">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_TXDEBUG(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408880ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aada51151749f1a98536e50df5feb3096">CVMX_GSERX_PHYX_LANE1_TX_LBERT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01905"></a>01905 {
<a name="l01906"></a>01906     <span class="keywordflow">if</span> (!(
<a name="l01907"></a>01907           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01908"></a>01908         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_TX_LBERT_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01909"></a>01909     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904088A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01910"></a>01910 }
<a name="l01911"></a>01911 <span class="preprocessor">#else</span>
<a name="l01912"></a><a class="code" href="cvmx-gserx-defs_8h.html#aada51151749f1a98536e50df5feb3096">01912</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_TX_LBERT_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904088A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aef1e119fcfdec843c28685c541e9636c">CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01916"></a>01916 {
<a name="l01917"></a>01917     <span class="keywordflow">if</span> (!(
<a name="l01918"></a>01918           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01919"></a>01919         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_HI(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01920"></a>01920     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408808ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01921"></a>01921 }
<a name="l01922"></a>01922 <span class="preprocessor">#else</span>
<a name="l01923"></a><a class="code" href="cvmx-gserx-defs_8h.html#aef1e119fcfdec843c28685c541e9636c">01923</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_HI(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408808ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad41bdf7ae8c7ed05d3ab6d80d7037d90">CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01927"></a>01927 {
<a name="l01928"></a>01928     <span class="keywordflow">if</span> (!(
<a name="l01929"></a>01929           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01930"></a>01930         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01931"></a>01931     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090408800ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01932"></a>01932 }
<a name="l01933"></a>01933 <span class="preprocessor">#else</span>
<a name="l01934"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad41bdf7ae8c7ed05d3ab6d80d7037d90">01934</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_LANE1_TX_OVRD_IN_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090408800ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a83d9f654fb9b283a6bf35adc36e748bf">CVMX_GSERX_PHYX_OVRD_IN_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01938"></a>01938 {
<a name="l01939"></a>01939     <span class="keywordflow">if</span> (!(
<a name="l01940"></a>01940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l01941"></a>01941         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHYX_OVRD_IN_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01942"></a>01942     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090400088ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288;
<a name="l01943"></a>01943 }
<a name="l01944"></a>01944 <span class="preprocessor">#else</span>
<a name="l01945"></a><a class="code" href="cvmx-gserx-defs_8h.html#a83d9f654fb9b283a6bf35adc36e748bf">01945</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHYX_OVRD_IN_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090400088ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 524288)</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5f659afac1e5970814350292cca7b1a2">CVMX_GSERX_PHY_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01949"></a>01949 {
<a name="l01950"></a>01950     <span class="keywordflow">if</span> (!(
<a name="l01951"></a>01951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01952"></a>01952           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01953"></a>01953           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01954"></a>01954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01955"></a>01955         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PHY_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01956"></a>01956     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000000ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01957"></a>01957 }
<a name="l01958"></a>01958 <span class="preprocessor">#else</span>
<a name="l01959"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5f659afac1e5970814350292cca7b1a2">01959</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PHY_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000000ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01962"></a>01962 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4c0258140458f154aec344a56824bdae">CVMX_GSERX_PIPE_LPBK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01963"></a>01963 {
<a name="l01964"></a>01964     <span class="keywordflow">if</span> (!(
<a name="l01965"></a>01965           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l01966"></a>01966           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01967"></a>01967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l01968"></a>01968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l01969"></a>01969         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PIPE_LPBK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01970"></a>01970     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000200ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l01971"></a>01971 }
<a name="l01972"></a>01972 <span class="preprocessor">#else</span>
<a name="l01973"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4c0258140458f154aec344a56824bdae">01973</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PIPE_LPBK(offset) (CVMX_ADD_IO_SEG(0x0001180090000200ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01975"></a>01975 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01976"></a>01976 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a88c4c004e5ca8b26b7512ca9f6a9bcdd">CVMX_GSERX_PLL_PX_MODE_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01977"></a>01977 {
<a name="l01978"></a>01978     <span class="keywordflow">if</span> (!(
<a name="l01979"></a>01979           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01980"></a>01980           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01981"></a>01981           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01982"></a>01982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01983"></a>01983         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PLL_PX_MODE_0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01984"></a>01984     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0030ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32;
<a name="l01985"></a>01985 }
<a name="l01986"></a>01986 <span class="preprocessor">#else</span>
<a name="l01987"></a><a class="code" href="cvmx-gserx-defs_8h.html#a88c4c004e5ca8b26b7512ca9f6a9bcdd">01987</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PLL_PX_MODE_0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904E0030ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32)</span>
<a name="l01988"></a>01988 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a676e747d44bb323995693b99131cf5ff">CVMX_GSERX_PLL_PX_MODE_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01991"></a>01991 {
<a name="l01992"></a>01992     <span class="keywordflow">if</span> (!(
<a name="l01993"></a>01993           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l01994"></a>01994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01995"></a>01995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l01996"></a>01996           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 11)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l01997"></a>01997         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PLL_PX_MODE_1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01998"></a>01998     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0038ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32;
<a name="l01999"></a>01999 }
<a name="l02000"></a>02000 <span class="preprocessor">#else</span>
<a name="l02001"></a><a class="code" href="cvmx-gserx-defs_8h.html#a676e747d44bb323995693b99131cf5ff">02001</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PLL_PX_MODE_1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800904E0038ull) + (((offset) &amp; 15) + ((block_id) &amp; 15) * 0x80000ull) * 32)</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a176e591754ddb08be4f83dfed5f9f755">CVMX_GSERX_PLL_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02005"></a>02005 {
<a name="l02006"></a>02006     <span class="keywordflow">if</span> (!(
<a name="l02007"></a>02007           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02008"></a>02008           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02009"></a>02009           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02010"></a>02010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02011"></a>02011         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_PLL_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02012"></a>02012     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000010ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02013"></a>02013 }
<a name="l02014"></a>02014 <span class="preprocessor">#else</span>
<a name="l02015"></a><a class="code" href="cvmx-gserx-defs_8h.html#a176e591754ddb08be4f83dfed5f9f755">02015</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_PLL_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000010ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02016"></a>02016 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02017"></a>02017 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a33bcb3ffd5cba63b0c743f7a60c31dfd">CVMX_GSERX_QLM_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02019"></a>02019 {
<a name="l02020"></a>02020     <span class="keywordflow">if</span> (!(
<a name="l02021"></a>02021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02022"></a>02022           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02023"></a>02023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02024"></a>02024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02025"></a>02025         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_QLM_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02026"></a>02026     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800900000A0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02027"></a>02027 }
<a name="l02028"></a>02028 <span class="preprocessor">#else</span>
<a name="l02029"></a><a class="code" href="cvmx-gserx-defs_8h.html#a33bcb3ffd5cba63b0c743f7a60c31dfd">02029</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_QLM_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800900000A0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a78dde8f48e7b745c38d80956a1ae0d2d">CVMX_GSERX_RDET_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02033"></a>02033 {
<a name="l02034"></a>02034     <span class="keywordflow">if</span> (!(
<a name="l02035"></a>02035           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02036"></a>02036           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02037"></a>02037           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02038"></a>02038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02039"></a>02039         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RDET_TIME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02040"></a>02040     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904E0008ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02041"></a>02041 }
<a name="l02042"></a>02042 <span class="preprocessor">#else</span>
<a name="l02043"></a><a class="code" href="cvmx-gserx-defs_8h.html#a78dde8f48e7b745c38d80956a1ae0d2d">02043</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RDET_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800904E0008ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02044"></a>02044 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#afb8f40445c492bbe14ecfda739ac26a6">CVMX_GSERX_REFCLK_EVT_CNTR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02047"></a>02047 {
<a name="l02048"></a>02048     <span class="keywordflow">if</span> (!(
<a name="l02049"></a>02049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02050"></a>02050           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02051"></a>02051           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02052"></a>02052         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_REFCLK_EVT_CNTR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02053"></a>02053     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000178ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02054"></a>02054 }
<a name="l02055"></a>02055 <span class="preprocessor">#else</span>
<a name="l02056"></a><a class="code" href="cvmx-gserx-defs_8h.html#afb8f40445c492bbe14ecfda739ac26a6">02056</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_REFCLK_EVT_CNTR(offset) (CVMX_ADD_IO_SEG(0x0001180090000178ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ad35c80466e6d8470a0c2eb211e89babb">CVMX_GSERX_REFCLK_EVT_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02060"></a>02060 {
<a name="l02061"></a>02061     <span class="keywordflow">if</span> (!(
<a name="l02062"></a>02062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02063"></a>02063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02064"></a>02064           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02065"></a>02065         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_REFCLK_EVT_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02066"></a>02066     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000170ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02067"></a>02067 }
<a name="l02068"></a>02068 <span class="preprocessor">#else</span>
<a name="l02069"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad35c80466e6d8470a0c2eb211e89babb">02069</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_REFCLK_EVT_CTRL(offset) (CVMX_ADD_IO_SEG(0x0001180090000170ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a297a4bd947ff648bb1bbf5840fa8a7e9">CVMX_GSERX_REFCLK_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02073"></a>02073 {
<a name="l02074"></a>02074     <span class="keywordflow">if</span> (!(
<a name="l02075"></a>02075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02076"></a>02076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02077"></a>02077           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02078"></a>02078           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02079"></a>02079         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_REFCLK_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02080"></a>02080     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000008ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02081"></a>02081 }
<a name="l02082"></a>02082 <span class="preprocessor">#else</span>
<a name="l02083"></a><a class="code" href="cvmx-gserx-defs_8h.html#a297a4bd947ff648bb1bbf5840fa8a7e9">02083</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_REFCLK_SEL(offset) (CVMX_ADD_IO_SEG(0x0001180090000008ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02084"></a>02084 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5709990a985d7018b63b6ae118278379">CVMX_GSERX_RX_COAST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02087"></a>02087 {
<a name="l02088"></a>02088     <span class="keywordflow">if</span> (!(
<a name="l02089"></a>02089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02090"></a>02090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02091"></a>02091           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02092"></a>02092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02093"></a>02093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_COAST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02094"></a>02094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000138ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02095"></a>02095 }
<a name="l02096"></a>02096 <span class="preprocessor">#else</span>
<a name="l02097"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5709990a985d7018b63b6ae118278379">02097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_COAST(offset) (CVMX_ADD_IO_SEG(0x0001180090000138ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02100"></a>02100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4111073233d5e1cfc5277461521161ab">CVMX_GSERX_RX_EIE_DETEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02101"></a>02101 {
<a name="l02102"></a>02102     <span class="keywordflow">if</span> (!(
<a name="l02103"></a>02103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02104"></a>02104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02105"></a>02105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02106"></a>02106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02107"></a>02107         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_EIE_DETEN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02108"></a>02108     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000148ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02109"></a>02109 }
<a name="l02110"></a>02110 <span class="preprocessor">#else</span>
<a name="l02111"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4111073233d5e1cfc5277461521161ab">02111</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_EIE_DETEN(offset) (CVMX_ADD_IO_SEG(0x0001180090000148ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abb24ebcd2c27340181610a58101ba7d2">CVMX_GSERX_RX_EIE_DETSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02115"></a>02115 {
<a name="l02116"></a>02116     <span class="keywordflow">if</span> (!(
<a name="l02117"></a>02117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02118"></a>02118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02119"></a>02119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02120"></a>02120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02121"></a>02121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_EIE_DETSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02122"></a>02122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000150ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02123"></a>02123 }
<a name="l02124"></a>02124 <span class="preprocessor">#else</span>
<a name="l02125"></a><a class="code" href="cvmx-gserx-defs_8h.html#abb24ebcd2c27340181610a58101ba7d2">02125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_EIE_DETSTS(offset) (CVMX_ADD_IO_SEG(0x0001180090000150ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02127"></a>02127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af3c10f1b3f7e8e0515162e3f352cc454">CVMX_GSERX_RX_EIE_FILTER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02129"></a>02129 {
<a name="l02130"></a>02130     <span class="keywordflow">if</span> (!(
<a name="l02131"></a>02131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02132"></a>02132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02133"></a>02133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02134"></a>02134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02135"></a>02135         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_EIE_FILTER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02136"></a>02136     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000158ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02137"></a>02137 }
<a name="l02138"></a>02138 <span class="preprocessor">#else</span>
<a name="l02139"></a><a class="code" href="cvmx-gserx-defs_8h.html#af3c10f1b3f7e8e0515162e3f352cc454">02139</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_EIE_FILTER(offset) (CVMX_ADD_IO_SEG(0x0001180090000158ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a019b34ca5b8bf589492c8f19214d43f0">CVMX_GSERX_RX_POLARITY</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02143"></a>02143 {
<a name="l02144"></a>02144     <span class="keywordflow">if</span> (!(
<a name="l02145"></a>02145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02146"></a>02146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02147"></a>02147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02148"></a>02148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02149"></a>02149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_POLARITY(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02150"></a>02150     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000160ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02151"></a>02151 }
<a name="l02152"></a>02152 <span class="preprocessor">#else</span>
<a name="l02153"></a><a class="code" href="cvmx-gserx-defs_8h.html#a019b34ca5b8bf589492c8f19214d43f0">02153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_POLARITY(offset) (CVMX_ADD_IO_SEG(0x0001180090000160ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a698bda94c7c2d01e5e21cead4b66f24d">CVMX_GSERX_RX_PWR_CTRL_P1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02157"></a>02157 {
<a name="l02158"></a>02158     <span class="keywordflow">if</span> (!(
<a name="l02159"></a>02159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02160"></a>02160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02161"></a>02161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02162"></a>02162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02163"></a>02163         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_PWR_CTRL_P1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02164"></a>02164     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904600B0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02165"></a>02165 }
<a name="l02166"></a>02166 <span class="preprocessor">#else</span>
<a name="l02167"></a><a class="code" href="cvmx-gserx-defs_8h.html#a698bda94c7c2d01e5e21cead4b66f24d">02167</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_PWR_CTRL_P1(offset) (CVMX_ADD_IO_SEG(0x00011800904600B0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02170"></a>02170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a04e9abe2aa833219342fb411c0e35891">CVMX_GSERX_RX_PWR_CTRL_P2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02171"></a>02171 {
<a name="l02172"></a>02172     <span class="keywordflow">if</span> (!(
<a name="l02173"></a>02173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02174"></a>02174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02175"></a>02175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02176"></a>02176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02177"></a>02177         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_PWR_CTRL_P2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02178"></a>02178     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904600B8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02179"></a>02179 }
<a name="l02180"></a>02180 <span class="preprocessor">#else</span>
<a name="l02181"></a><a class="code" href="cvmx-gserx-defs_8h.html#a04e9abe2aa833219342fb411c0e35891">02181</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_PWR_CTRL_P2(offset) (CVMX_ADD_IO_SEG(0x00011800904600B8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a42bbd11cf4f86a298d3dc1fef108f392">CVMX_GSERX_RX_TXDIR_CTRL_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02185"></a>02185 {
<a name="l02186"></a>02186     <span class="keywordflow">if</span> (!(
<a name="l02187"></a>02187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02188"></a>02188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02189"></a>02189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02190"></a>02190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02191"></a>02191         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_TXDIR_CTRL_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02192"></a>02192     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904600E8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02193"></a>02193 }
<a name="l02194"></a>02194 <span class="preprocessor">#else</span>
<a name="l02195"></a><a class="code" href="cvmx-gserx-defs_8h.html#a42bbd11cf4f86a298d3dc1fef108f392">02195</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_TXDIR_CTRL_0(offset) (CVMX_ADD_IO_SEG(0x00011800904600E8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a13ed165c026cbfaa1ab6affb5e6b95c4">CVMX_GSERX_RX_TXDIR_CTRL_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02199"></a>02199 {
<a name="l02200"></a>02200     <span class="keywordflow">if</span> (!(
<a name="l02201"></a>02201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02202"></a>02202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02203"></a>02203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02204"></a>02204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02205"></a>02205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_TXDIR_CTRL_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02206"></a>02206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904600F0ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02207"></a>02207 }
<a name="l02208"></a>02208 <span class="preprocessor">#else</span>
<a name="l02209"></a><a class="code" href="cvmx-gserx-defs_8h.html#a13ed165c026cbfaa1ab6affb5e6b95c4">02209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_TXDIR_CTRL_1(offset) (CVMX_ADD_IO_SEG(0x00011800904600F0ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02212"></a>02212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a10460210d9fe49aee0269d22e8cc7883">CVMX_GSERX_RX_TXDIR_CTRL_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02213"></a>02213 {
<a name="l02214"></a>02214     <span class="keywordflow">if</span> (!(
<a name="l02215"></a>02215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02216"></a>02216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02217"></a>02217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02218"></a>02218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02219"></a>02219         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_RX_TXDIR_CTRL_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02220"></a>02220     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800904600F8ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02221"></a>02221 }
<a name="l02222"></a>02222 <span class="preprocessor">#else</span>
<a name="l02223"></a><a class="code" href="cvmx-gserx-defs_8h.html#a10460210d9fe49aee0269d22e8cc7883">02223</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_RX_TXDIR_CTRL_2(offset) (CVMX_ADD_IO_SEG(0x00011800904600F8ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ace0b2fdd713d01402e102b8a2e4ba5b7">CVMX_GSERX_SATA_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02227"></a>02227 {
<a name="l02228"></a>02228     <span class="keywordflow">if</span> (!(
<a name="l02229"></a>02229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02230"></a>02230         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02231"></a>02231     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100208ull);
<a name="l02232"></a>02232 }
<a name="l02233"></a>02233 <span class="preprocessor">#else</span>
<a name="l02234"></a><a class="code" href="cvmx-gserx-defs_8h.html#ace0b2fdd713d01402e102b8a2e4ba5b7">02234</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180090100208ull))</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae497df3c41dcedce95dae85e127cbd29">CVMX_GSERX_SATA_LANEX_TX_AMPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l02238"></a>02238 {
<a name="l02239"></a>02239     <span class="keywordflow">if</span> (!(
<a name="l02240"></a>02240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((a &lt;= 6)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 2)))) ||
<a name="l02241"></a>02241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 8)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 2))))))
<a name="l02242"></a>02242         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_LANEX_TX_AMPX(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l02243"></a>02243     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000B00ull) + ((a) &lt;&lt; 24) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l02244"></a>02244 }
<a name="l02245"></a>02245 <span class="preprocessor">#else</span>
<a name="l02246"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae497df3c41dcedce95dae85e127cbd29">02246</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_LANEX_TX_AMPX(a, b, c) (CVMX_ADD_IO_SEG(0x0001180090000B00ull) + ((a) &lt;&lt; 24) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l02247"></a>02247 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa68b216cec810baa332e0ce2545bd093">CVMX_GSERX_SATA_LANEX_TX_PREEMPHX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l02250"></a>02250 {
<a name="l02251"></a>02251     <span class="keywordflow">if</span> (!(
<a name="l02252"></a>02252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((a &lt;= 6)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 2)))) ||
<a name="l02253"></a>02253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 8)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 2))))))
<a name="l02254"></a>02254         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_LANEX_TX_PREEMPHX(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l02255"></a>02255     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000A00ull) + ((a) &lt;&lt; 24) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l02256"></a>02256 }
<a name="l02257"></a>02257 <span class="preprocessor">#else</span>
<a name="l02258"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa68b216cec810baa332e0ce2545bd093">02258</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_LANEX_TX_PREEMPHX(a, b, c) (CVMX_ADD_IO_SEG(0x0001180090000A00ull) + ((a) &lt;&lt; 24) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02260"></a>02260 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae0de69871ee7025617b4ac7950b378f3">CVMX_GSERX_SATA_LANE_RST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02262"></a>02262 {
<a name="l02263"></a>02263     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02264"></a>02264         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02265"></a>02265             <span class="keywordflow">if</span> ((offset == 0))
<a name="l02266"></a>02266                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100210ull) + ((offset) &amp; 0) * 0x1000000ull;
<a name="l02267"></a>02267             <span class="keywordflow">break</span>;
<a name="l02268"></a>02268         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02269"></a>02269             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l02270"></a>02270                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02271"></a>02271             <span class="keywordflow">break</span>;
<a name="l02272"></a>02272         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02273"></a>02273             <span class="keywordflow">if</span> ((offset &lt;= 6))
<a name="l02274"></a>02274                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02275"></a>02275             <span class="keywordflow">break</span>;
<a name="l02276"></a>02276     }
<a name="l02277"></a>02277     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_LANE_RST (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02278"></a>02278     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02279"></a>02279 }
<a name="l02280"></a>02280 <span class="preprocessor">#else</span>
<a name="l02281"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae0de69871ee7025617b4ac7950b378f3">02281</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae0de69871ee7025617b4ac7950b378f3">CVMX_GSERX_SATA_LANE_RST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02282"></a>02282 {
<a name="l02283"></a>02283     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02284"></a>02284         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02285"></a>02285             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100210ull) + (offset) * 0x1000000ull;
<a name="l02286"></a>02286         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02287"></a>02287             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + (offset) * 0x1000000ull;
<a name="l02288"></a>02288         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02289"></a>02289             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + (offset) * 0x1000000ull;
<a name="l02290"></a>02290     }
<a name="l02291"></a>02291     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000908ull) + (offset) * 0x1000000ull;
<a name="l02292"></a>02292 }
<a name="l02293"></a>02293 <span class="preprocessor">#endif</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa84189ffa495adf817f701eb7c78010b">CVMX_GSERX_SATA_P0_TX_AMP_GENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02296"></a>02296 {
<a name="l02297"></a>02297     <span class="keywordflow">if</span> (!(
<a name="l02298"></a>02298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 3))) &amp;&amp; ((block_id == 0))))))
<a name="l02299"></a>02299         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_P0_TX_AMP_GENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02300"></a>02300     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100480ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l02301"></a>02301 }
<a name="l02302"></a>02302 <span class="preprocessor">#else</span>
<a name="l02303"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa84189ffa495adf817f701eb7c78010b">02303</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_P0_TX_AMP_GENX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090100480ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l02304"></a>02304 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02305"></a>02305 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a1d1ed59598e245ff9968ec5d7703c9d7">CVMX_GSERX_SATA_P0_TX_PREEMPH_GENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02307"></a>02307 {
<a name="l02308"></a>02308     <span class="keywordflow">if</span> (!(
<a name="l02309"></a>02309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 3))) &amp;&amp; ((block_id == 0))))))
<a name="l02310"></a>02310         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_P0_TX_PREEMPH_GENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02311"></a>02311     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100400ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l02312"></a>02312 }
<a name="l02313"></a>02313 <span class="preprocessor">#else</span>
<a name="l02314"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1d1ed59598e245ff9968ec5d7703c9d7">02314</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_P0_TX_PREEMPH_GENX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090100400ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02317"></a>02317 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a88f08af2f7df321c020da9017cb22a6a">CVMX_GSERX_SATA_P1_TX_AMP_GENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02318"></a>02318 {
<a name="l02319"></a>02319     <span class="keywordflow">if</span> (!(
<a name="l02320"></a>02320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 3))) &amp;&amp; ((block_id == 0))))))
<a name="l02321"></a>02321         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_P1_TX_AMP_GENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02322"></a>02322     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800901004A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l02323"></a>02323 }
<a name="l02324"></a>02324 <span class="preprocessor">#else</span>
<a name="l02325"></a><a class="code" href="cvmx-gserx-defs_8h.html#a88f08af2f7df321c020da9017cb22a6a">02325</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_P1_TX_AMP_GENX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800901004A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l02326"></a>02326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02327"></a>02327 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aaf57147c64dec7c3c3470db43aab6779">CVMX_GSERX_SATA_P1_TX_PREEMPH_GENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02329"></a>02329 {
<a name="l02330"></a>02330     <span class="keywordflow">if</span> (!(
<a name="l02331"></a>02331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 3))) &amp;&amp; ((block_id == 0))))))
<a name="l02332"></a>02332         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_P1_TX_PREEMPH_GENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02333"></a>02333     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100420ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l02334"></a>02334 }
<a name="l02335"></a>02335 <span class="preprocessor">#else</span>
<a name="l02336"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaf57147c64dec7c3c3470db43aab6779">02336</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_P1_TX_PREEMPH_GENX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090100420ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02338"></a>02338 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a2dcfaa63b6b22b896f877746338c3372">CVMX_GSERX_SATA_REF_SSP_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02340"></a>02340 {
<a name="l02341"></a>02341     <span class="keywordflow">if</span> (!(
<a name="l02342"></a>02342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02343"></a>02343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_REF_SSP_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02344"></a>02344     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100600ull);
<a name="l02345"></a>02345 }
<a name="l02346"></a>02346 <span class="preprocessor">#else</span>
<a name="l02347"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2dcfaa63b6b22b896f877746338c3372">02347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_REF_SSP_EN(offset) (CVMX_ADD_IO_SEG(0x0001180090100600ull))</span>
<a name="l02348"></a>02348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02350"></a>02350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a90ba626ad9c163b70cc0e7622b49f15a">CVMX_GSERX_SATA_RX_INVERT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02351"></a>02351 {
<a name="l02352"></a>02352     <span class="keywordflow">if</span> (!(
<a name="l02353"></a>02353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02354"></a>02354         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_RX_INVERT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02355"></a>02355     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100218ull);
<a name="l02356"></a>02356 }
<a name="l02357"></a>02357 <span class="preprocessor">#else</span>
<a name="l02358"></a><a class="code" href="cvmx-gserx-defs_8h.html#a90ba626ad9c163b70cc0e7622b49f15a">02358</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_RX_INVERT(offset) (CVMX_ADD_IO_SEG(0x0001180090100218ull))</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02360"></a>02360 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abe9db4e35a376a3d0fecdb2f2d69b7b7">CVMX_GSERX_SATA_SSC_CLK_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02362"></a>02362 {
<a name="l02363"></a>02363     <span class="keywordflow">if</span> (!(
<a name="l02364"></a>02364           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02365"></a>02365         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_SSC_CLK_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02366"></a>02366     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100238ull);
<a name="l02367"></a>02367 }
<a name="l02368"></a>02368 <span class="preprocessor">#else</span>
<a name="l02369"></a><a class="code" href="cvmx-gserx-defs_8h.html#abe9db4e35a376a3d0fecdb2f2d69b7b7">02369</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_SSC_CLK_SEL(offset) (CVMX_ADD_IO_SEG(0x0001180090100238ull))</span>
<a name="l02370"></a>02370 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02372"></a>02372 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0fcecf628cd174e7c88b05b92930c38a">CVMX_GSERX_SATA_SSC_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02373"></a>02373 {
<a name="l02374"></a>02374     <span class="keywordflow">if</span> (!(
<a name="l02375"></a>02375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02376"></a>02376         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_SSC_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02377"></a>02377     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100228ull);
<a name="l02378"></a>02378 }
<a name="l02379"></a>02379 <span class="preprocessor">#else</span>
<a name="l02380"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0fcecf628cd174e7c88b05b92930c38a">02380</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_SSC_EN(offset) (CVMX_ADD_IO_SEG(0x0001180090100228ull))</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02382"></a>02382 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aff82f5cfae348aa1bc0f2f77e17cbb86">CVMX_GSERX_SATA_SSC_RANGE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02384"></a>02384 {
<a name="l02385"></a>02385     <span class="keywordflow">if</span> (!(
<a name="l02386"></a>02386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02387"></a>02387         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_SSC_RANGE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02388"></a>02388     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100230ull);
<a name="l02389"></a>02389 }
<a name="l02390"></a>02390 <span class="preprocessor">#else</span>
<a name="l02391"></a><a class="code" href="cvmx-gserx-defs_8h.html#aff82f5cfae348aa1bc0f2f77e17cbb86">02391</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SATA_SSC_RANGE(offset) (CVMX_ADD_IO_SEG(0x0001180090100230ull))</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac828afa28cbddd709a1602c042ce07b4">CVMX_GSERX_SATA_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02395"></a>02395 {
<a name="l02396"></a>02396     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02397"></a>02397         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02398"></a>02398             <span class="keywordflow">if</span> ((offset == 0))
<a name="l02399"></a>02399                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100200ull) + ((offset) &amp; 0) * 0x1000000ull;
<a name="l02400"></a>02400             <span class="keywordflow">break</span>;
<a name="l02401"></a>02401         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02402"></a>02402             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l02403"></a>02403                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02404"></a>02404             <span class="keywordflow">break</span>;
<a name="l02405"></a>02405         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02406"></a>02406             <span class="keywordflow">if</span> ((offset &lt;= 6))
<a name="l02407"></a>02407                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02408"></a>02408             <span class="keywordflow">break</span>;
<a name="l02409"></a>02409     }
<a name="l02410"></a>02410     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_STATUS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02411"></a>02411     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02412"></a>02412 }
<a name="l02413"></a>02413 <span class="preprocessor">#else</span>
<a name="l02414"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac828afa28cbddd709a1602c042ce07b4">02414</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac828afa28cbddd709a1602c042ce07b4">CVMX_GSERX_SATA_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02415"></a>02415 {
<a name="l02416"></a>02416     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02417"></a>02417         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02418"></a>02418             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100200ull) + (offset) * 0x1000000ull;
<a name="l02419"></a>02419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02420"></a>02420             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + (offset) * 0x1000000ull;
<a name="l02421"></a>02421         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02422"></a>02422             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + (offset) * 0x1000000ull;
<a name="l02423"></a>02423     }
<a name="l02424"></a>02424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100900ull) + (offset) * 0x1000000ull;
<a name="l02425"></a>02425 }
<a name="l02426"></a>02426 <span class="preprocessor">#endif</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a04978f520ad4285e6c6506eac53b2327">CVMX_GSERX_SATA_TX_INVERT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02429"></a>02429 {
<a name="l02430"></a>02430     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02431"></a>02431         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02432"></a>02432             <span class="keywordflow">if</span> ((offset == 0))
<a name="l02433"></a>02433                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100220ull) + ((offset) &amp; 0) * 0x1000000ull;
<a name="l02434"></a>02434             <span class="keywordflow">break</span>;
<a name="l02435"></a>02435         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02436"></a>02436             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l02437"></a>02437                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02438"></a>02438             <span class="keywordflow">break</span>;
<a name="l02439"></a>02439         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02440"></a>02440             <span class="keywordflow">if</span> ((offset &lt;= 6))
<a name="l02441"></a>02441                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02442"></a>02442             <span class="keywordflow">break</span>;
<a name="l02443"></a>02443     }
<a name="l02444"></a>02444     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SATA_TX_INVERT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02445"></a>02445     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02446"></a>02446 }
<a name="l02447"></a>02447 <span class="preprocessor">#else</span>
<a name="l02448"></a><a class="code" href="cvmx-gserx-defs_8h.html#a04978f520ad4285e6c6506eac53b2327">02448</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a04978f520ad4285e6c6506eac53b2327">CVMX_GSERX_SATA_TX_INVERT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02449"></a>02449 {
<a name="l02450"></a>02450     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02451"></a>02451         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02452"></a>02452             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090100220ull) + (offset) * 0x1000000ull;
<a name="l02453"></a>02453         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02454"></a>02454             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + (offset) * 0x1000000ull;
<a name="l02455"></a>02455         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02456"></a>02456             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + (offset) * 0x1000000ull;
<a name="l02457"></a>02457     }
<a name="l02458"></a>02458     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000910ull) + (offset) * 0x1000000ull;
<a name="l02459"></a>02459 }
<a name="l02460"></a>02460 <span class="preprocessor">#endif</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#add17010b485819de68eaf82a9c400f0d">CVMX_GSERX_SCRATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02463"></a>02463 {
<a name="l02464"></a>02464     <span class="keywordflow">if</span> (!(
<a name="l02465"></a>02465           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02466"></a>02466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02467"></a>02467           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02468"></a>02468           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02469"></a>02469         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SCRATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02470"></a>02470     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000020ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02471"></a>02471 }
<a name="l02472"></a>02472 <span class="preprocessor">#else</span>
<a name="l02473"></a><a class="code" href="cvmx-gserx-defs_8h.html#add17010b485819de68eaf82a9c400f0d">02473</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SCRATCH(offset) (CVMX_ADD_IO_SEG(0x0001180090000020ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02476"></a>02476 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a16749f2d1b307d3146e64cc974fce3fb">CVMX_GSERX_SLICEX_CEI_6G_SR_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02477"></a>02477 {
<a name="l02478"></a>02478     <span class="keywordflow">if</span> (!(
<a name="l02479"></a>02479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02480"></a>02480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_CEI_6G_SR_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02481"></a>02481     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460268ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02482"></a>02482 }
<a name="l02483"></a>02483 <span class="preprocessor">#else</span>
<a name="l02484"></a><a class="code" href="cvmx-gserx-defs_8h.html#a16749f2d1b307d3146e64cc974fce3fb">02484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_CEI_6G_SR_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460268ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02485"></a>02485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02486"></a>02486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02487"></a>02487 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abdd110ca5c0d35f970a88d2c25596060">CVMX_GSERX_SLICEX_KR_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02488"></a>02488 {
<a name="l02489"></a>02489     <span class="keywordflow">if</span> (!(
<a name="l02490"></a>02490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02491"></a>02491         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_KR_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02492"></a>02492     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460250ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02493"></a>02493 }
<a name="l02494"></a>02494 <span class="preprocessor">#else</span>
<a name="l02495"></a><a class="code" href="cvmx-gserx-defs_8h.html#abdd110ca5c0d35f970a88d2c25596060">02495</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_KR_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460250ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02496"></a>02496 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02497"></a>02497 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02498"></a>02498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#af35524736d964cafaee370ffe871dae6">CVMX_GSERX_SLICEX_KX4_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02499"></a>02499 {
<a name="l02500"></a>02500     <span class="keywordflow">if</span> (!(
<a name="l02501"></a>02501           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02502"></a>02502         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_KX4_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02503"></a>02503     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460248ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02504"></a>02504 }
<a name="l02505"></a>02505 <span class="preprocessor">#else</span>
<a name="l02506"></a><a class="code" href="cvmx-gserx-defs_8h.html#af35524736d964cafaee370ffe871dae6">02506</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_KX4_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460248ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02508"></a>02508 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a1f5fcba745907f27e5a825c437dee2ea">CVMX_GSERX_SLICEX_KX_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02510"></a>02510 {
<a name="l02511"></a>02511     <span class="keywordflow">if</span> (!(
<a name="l02512"></a>02512           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02513"></a>02513         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_KX_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02514"></a>02514     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460240ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02515"></a>02515 }
<a name="l02516"></a>02516 <span class="preprocessor">#else</span>
<a name="l02517"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1f5fcba745907f27e5a825c437dee2ea">02517</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_KX_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460240ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02518"></a>02518 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02519"></a>02519 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02520"></a>02520 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae895d819d704f4a2ec47999529405340">CVMX_GSERX_SLICEX_PCIE1_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02521"></a>02521 {
<a name="l02522"></a>02522     <span class="keywordflow">if</span> (!(
<a name="l02523"></a>02523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02524"></a>02524         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_PCIE1_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02525"></a>02525     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460228ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02526"></a>02526 }
<a name="l02527"></a>02527 <span class="preprocessor">#else</span>
<a name="l02528"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae895d819d704f4a2ec47999529405340">02528</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_PCIE1_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460228ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02530"></a>02530 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02531"></a>02531 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a5419d29f231b7bcf9a7174f97383b81f">CVMX_GSERX_SLICEX_PCIE2_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02532"></a>02532 {
<a name="l02533"></a>02533     <span class="keywordflow">if</span> (!(
<a name="l02534"></a>02534           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02535"></a>02535         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_PCIE2_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02536"></a>02536     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460230ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02537"></a>02537 }
<a name="l02538"></a>02538 <span class="preprocessor">#else</span>
<a name="l02539"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5419d29f231b7bcf9a7174f97383b81f">02539</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_PCIE2_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460230ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02540"></a>02540 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02541"></a>02541 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abd2dc030b941577dae1a2d3d32edc597">CVMX_GSERX_SLICEX_PCIE3_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02543"></a>02543 {
<a name="l02544"></a>02544     <span class="keywordflow">if</span> (!(
<a name="l02545"></a>02545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02546"></a>02546         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_PCIE3_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02547"></a>02547     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460238ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02548"></a>02548 }
<a name="l02549"></a>02549 <span class="preprocessor">#else</span>
<a name="l02550"></a><a class="code" href="cvmx-gserx-defs_8h.html#abd2dc030b941577dae1a2d3d32edc597">02550</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_PCIE3_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460238ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02552"></a>02552 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a7020d5ee2334d57ffdb4b4a92f6676ff">CVMX_GSERX_SLICEX_QSGMII_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02554"></a>02554 {
<a name="l02555"></a>02555     <span class="keywordflow">if</span> (!(
<a name="l02556"></a>02556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02557"></a>02557         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_QSGMII_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02558"></a>02558     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460260ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02559"></a>02559 }
<a name="l02560"></a>02560 <span class="preprocessor">#else</span>
<a name="l02561"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7020d5ee2334d57ffdb4b4a92f6676ff">02561</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_QSGMII_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460260ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02562"></a>02562 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02564"></a>02564 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aef3a2a97ae91b9a58052140c28591fa6">CVMX_GSERX_SLICEX_RX_LDLL_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02565"></a>02565 {
<a name="l02566"></a>02566     <span class="keywordflow">if</span> (!(
<a name="l02567"></a>02567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02568"></a>02568         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_RX_LDLL_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02569"></a>02569     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460218ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02570"></a>02570 }
<a name="l02571"></a>02571 <span class="preprocessor">#else</span>
<a name="l02572"></a><a class="code" href="cvmx-gserx-defs_8h.html#aef3a2a97ae91b9a58052140c28591fa6">02572</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_RX_LDLL_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460218ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02573"></a>02573 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02574"></a>02574 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02575"></a>02575 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ac6090d9ee6e5ef5180ae2253cfcaed80">CVMX_GSERX_SLICEX_RX_SDLL_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02576"></a>02576 {
<a name="l02577"></a>02577     <span class="keywordflow">if</span> (!(
<a name="l02578"></a>02578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6)))) ||
<a name="l02579"></a>02579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l02580"></a>02580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 13)))) ||
<a name="l02581"></a>02581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 8))))))
<a name="l02582"></a>02582         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_RX_SDLL_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02583"></a>02583     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460220ull) + (((offset) &amp; 1) + ((block_id) &amp; 15) * 0x8ull) * 2097152;
<a name="l02584"></a>02584 }
<a name="l02585"></a>02585 <span class="preprocessor">#else</span>
<a name="l02586"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac6090d9ee6e5ef5180ae2253cfcaed80">02586</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_RX_SDLL_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460220ull) + (((offset) &amp; 1) + ((block_id) &amp; 15) * 0x8ull) * 2097152)</span>
<a name="l02587"></a>02587 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aba4c831bac4edc2dd2ebf9cace9c87de">CVMX_GSERX_SLICEX_SGMII_MODE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02590"></a>02590 {
<a name="l02591"></a>02591     <span class="keywordflow">if</span> (!(
<a name="l02592"></a>02592           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 6))))))
<a name="l02593"></a>02593         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICEX_SGMII_MODE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02594"></a>02594     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460258ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152;
<a name="l02595"></a>02595 }
<a name="l02596"></a>02596 <span class="preprocessor">#else</span>
<a name="l02597"></a><a class="code" href="cvmx-gserx-defs_8h.html#aba4c831bac4edc2dd2ebf9cace9c87de">02597</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICEX_SGMII_MODE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090460258ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x8ull) * 2097152)</span>
<a name="l02598"></a>02598 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02600"></a>02600 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#ae9865a455aed663ef59fb6ceec14cafe">CVMX_GSERX_SLICE_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02601"></a>02601 {
<a name="l02602"></a>02602     <span class="keywordflow">if</span> (!(
<a name="l02603"></a>02603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02604"></a>02604           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02605"></a>02605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02606"></a>02606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02607"></a>02607         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SLICE_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02608"></a>02608     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090460060ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02609"></a>02609 }
<a name="l02610"></a>02610 <span class="preprocessor">#else</span>
<a name="l02611"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae9865a455aed663ef59fb6ceec14cafe">02611</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SLICE_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180090460060ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a4f18f15adf8889eed1801a146ac05b72">CVMX_GSERX_SPD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02615"></a>02615 {
<a name="l02616"></a>02616     <span class="keywordflow">if</span> (!(
<a name="l02617"></a>02617           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02618"></a>02618           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02619"></a>02619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02620"></a>02620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02621"></a>02621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SPD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02622"></a>02622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000088ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02623"></a>02623 }
<a name="l02624"></a>02624 <span class="preprocessor">#else</span>
<a name="l02625"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4f18f15adf8889eed1801a146ac05b72">02625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SPD(offset) (CVMX_ADD_IO_SEG(0x0001180090000088ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02627"></a>02627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02628"></a>02628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a83e8e00b19634ac3bac96a7fbff515ec">CVMX_GSERX_SRIO_PCS_CFG_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02629"></a>02629 {
<a name="l02630"></a>02630     <span class="keywordflow">if</span> (!(
<a name="l02631"></a>02631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02632"></a>02632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SRIO_PCS_CFG_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02633"></a>02633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000240ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02634"></a>02634 }
<a name="l02635"></a>02635 <span class="preprocessor">#else</span>
<a name="l02636"></a><a class="code" href="cvmx-gserx-defs_8h.html#a83e8e00b19634ac3bac96a7fbff515ec">02636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SRIO_PCS_CFG_0(offset) (CVMX_ADD_IO_SEG(0x0001180090000240ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02637"></a>02637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02638"></a>02638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#abdb4120bb9f69bd4d589bb509b792fbb">CVMX_GSERX_SRIO_PCS_CFG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02640"></a>02640 {
<a name="l02641"></a>02641     <span class="keywordflow">if</span> (!(
<a name="l02642"></a>02642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02643"></a>02643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SRIO_PCS_CFG_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02644"></a>02644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000248ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02645"></a>02645 }
<a name="l02646"></a>02646 <span class="preprocessor">#else</span>
<a name="l02647"></a><a class="code" href="cvmx-gserx-defs_8h.html#abdb4120bb9f69bd4d589bb509b792fbb">02647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SRIO_PCS_CFG_1(offset) (CVMX_ADD_IO_SEG(0x0001180090000248ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02649"></a>02649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02650"></a>02650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a0e72a1220f8f982d18559fc6e7f2bf88">CVMX_GSERX_SRST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02651"></a>02651 {
<a name="l02652"></a>02652     <span class="keywordflow">if</span> (!(
<a name="l02653"></a>02653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02654"></a>02654           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02655"></a>02655           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02656"></a>02656           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02657"></a>02657         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_SRST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02658"></a>02658     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000090ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02659"></a>02659 }
<a name="l02660"></a>02660 <span class="preprocessor">#else</span>
<a name="l02661"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0e72a1220f8f982d18559fc6e7f2bf88">02661</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_SRST(offset) (CVMX_ADD_IO_SEG(0x0001180090000090ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02662"></a>02662 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#afc9600cde928cfed94bf08834a7ca2f1">CVMX_GSERX_TXCLK_EVT_CNTR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02665"></a>02665 {
<a name="l02666"></a>02666     <span class="keywordflow">if</span> (!(
<a name="l02667"></a>02667           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02668"></a>02668           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02669"></a>02669           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02670"></a>02670         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_TXCLK_EVT_CNTR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02671"></a>02671     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000188ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02672"></a>02672 }
<a name="l02673"></a>02673 <span class="preprocessor">#else</span>
<a name="l02674"></a><a class="code" href="cvmx-gserx-defs_8h.html#afc9600cde928cfed94bf08834a7ca2f1">02674</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_TXCLK_EVT_CNTR(offset) (CVMX_ADD_IO_SEG(0x0001180090000188ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02676"></a>02676 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#a6036846e1421e8544e74ab6ee8d6b782">CVMX_GSERX_TXCLK_EVT_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02678"></a>02678 {
<a name="l02679"></a>02679     <span class="keywordflow">if</span> (!(
<a name="l02680"></a>02680           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02681"></a>02681           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02682"></a>02682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02683"></a>02683         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_TXCLK_EVT_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02684"></a>02684     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000180ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02685"></a>02685 }
<a name="l02686"></a>02686 <span class="preprocessor">#else</span>
<a name="l02687"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6036846e1421e8544e74ab6ee8d6b782">02687</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_TXCLK_EVT_CTRL(offset) (CVMX_ADD_IO_SEG(0x0001180090000180ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02689"></a>02689 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gserx-defs_8h.html#aa110bc31ba6ae58315824fb5aa26e5dc">CVMX_GSERX_TX_VBOOST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02691"></a>02691 {
<a name="l02692"></a>02692     <span class="keywordflow">if</span> (!(
<a name="l02693"></a>02693           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 6))) ||
<a name="l02694"></a>02694           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02695"></a>02695           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 13))) ||
<a name="l02696"></a>02696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l02697"></a>02697         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_GSERX_TX_VBOOST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02698"></a>02698     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000130ull) + ((offset) &amp; 15) * 0x1000000ull;
<a name="l02699"></a>02699 }
<a name="l02700"></a>02700 <span class="preprocessor">#else</span>
<a name="l02701"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa110bc31ba6ae58315824fb5aa26e5dc">02701</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_GSERX_TX_VBOOST(offset) (CVMX_ADD_IO_SEG(0x0001180090000130ull) + ((offset) &amp; 15) * 0x1000000ull)</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02704"></a>02704 <span class="comment">/**</span>
<a name="l02705"></a>02705 <span class="comment"> * cvmx_gser#_ana_atest</span>
<a name="l02706"></a>02706 <span class="comment"> */</span>
<a name="l02707"></a><a class="code" href="unioncvmx__gserx__ana__atest.html">02707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__ana__atest.html" title="cvmx_gser::_ana_atest">cvmx_gserx_ana_atest</a> {
<a name="l02708"></a><a class="code" href="unioncvmx__gserx__ana__atest.html#ad3e22191274c6f886d0b4ed225e0f9df">02708</a>     uint64_t <a class="code" href="unioncvmx__gserx__ana__atest.html#ad3e22191274c6f886d0b4ed225e0f9df">u64</a>;
<a name="l02709"></a><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">02709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">cvmx_gserx_ana_atest_s</a> {
<a name="l02710"></a>02710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ab1a9600312282719fc495b1191a37b97">reserved_12_63</a>               : 52;
<a name="l02712"></a>02712     uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#afae24cfe0f7639bd5aec4e82a38b68d7">ana_dac_b</a>                    : 7;  <span class="comment">/**&lt; Used to control the B-side DAC input to the analog test block. Note that only</span>
<a name="l02713"></a>02713 <span class="comment">                                                         the GSER(4)_ANA_ATEST.ANA_DAC_B register is tied to the analog test block.</span>
<a name="l02714"></a>02714 <span class="comment">                                                         The GSER(0..3,5..6)_ANA_ATEST.ANA_DAC_B registers are unused.</span>
<a name="l02715"></a>02715 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02716"></a>02716     uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ae7ab1c56cf5f942f480af5552fcf7f3e">ana_dac_a</a>                    : 5;  <span class="comment">/**&lt; Used to control the A-side DAC input to the analog test block. Note that only</span>
<a name="l02717"></a>02717 <span class="comment">                                                         the GSER(4)_ANA_TEST.ANA_DAC_A register is tied to the analog test block.</span>
<a name="l02718"></a>02718 <span class="comment">                                                         The GSER(0..3,5..6)_ANA_ATEST.ANA_DAC_A registers are unused.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02720"></a>02720 <span class="preprocessor">#else</span>
<a name="l02721"></a><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ae7ab1c56cf5f942f480af5552fcf7f3e">02721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ae7ab1c56cf5f942f480af5552fcf7f3e">ana_dac_a</a>                    : 5;
<a name="l02722"></a><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#afae24cfe0f7639bd5aec4e82a38b68d7">02722</a>     uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#afae24cfe0f7639bd5aec4e82a38b68d7">ana_dac_b</a>                    : 7;
<a name="l02723"></a><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ab1a9600312282719fc495b1191a37b97">02723</a>     uint64_t <a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html#ab1a9600312282719fc495b1191a37b97">reserved_12_63</a>               : 52;
<a name="l02724"></a>02724 <span class="preprocessor">#endif</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__ana__atest.html#a5f4080dc62356a3dd419fee0deeef5cd">s</a>;
<a name="l02726"></a><a class="code" href="unioncvmx__gserx__ana__atest.html#a251fccd422e2350c5133d19a822d41bc">02726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">cvmx_gserx_ana_atest_s</a>         <a class="code" href="unioncvmx__gserx__ana__atest.html#a251fccd422e2350c5133d19a822d41bc">cn73xx</a>;
<a name="l02727"></a><a class="code" href="unioncvmx__gserx__ana__atest.html#a93c28763c7d21121650b77520099ba28">02727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">cvmx_gserx_ana_atest_s</a>         <a class="code" href="unioncvmx__gserx__ana__atest.html#a93c28763c7d21121650b77520099ba28">cn78xx</a>;
<a name="l02728"></a><a class="code" href="unioncvmx__gserx__ana__atest.html#a4d994cf845f9cf8b4b1663153b304e3d">02728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">cvmx_gserx_ana_atest_s</a>         <a class="code" href="unioncvmx__gserx__ana__atest.html#a4d994cf845f9cf8b4b1663153b304e3d">cn78xxp1</a>;
<a name="l02729"></a><a class="code" href="unioncvmx__gserx__ana__atest.html#a7f1754a0cb0764f56f09d5ca4467bd55">02729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__atest_1_1cvmx__gserx__ana__atest__s.html">cvmx_gserx_ana_atest_s</a>         <a class="code" href="unioncvmx__gserx__ana__atest.html#a7f1754a0cb0764f56f09d5ca4467bd55">cnf75xx</a>;
<a name="l02730"></a>02730 };
<a name="l02731"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1fafb518d83d30306a96b915fcfaf748">02731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__ana__atest.html" title="cvmx_gser::_ana_atest">cvmx_gserx_ana_atest</a> <a class="code" href="unioncvmx__gserx__ana__atest.html" title="cvmx_gser::_ana_atest">cvmx_gserx_ana_atest_t</a>;
<a name="l02732"></a>02732 <span class="comment"></span>
<a name="l02733"></a>02733 <span class="comment">/**</span>
<a name="l02734"></a>02734 <span class="comment"> * cvmx_gser#_ana_sel</span>
<a name="l02735"></a>02735 <span class="comment"> */</span>
<a name="l02736"></a><a class="code" href="unioncvmx__gserx__ana__sel.html">02736</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__ana__sel.html" title="cvmx_gser::_ana_sel">cvmx_gserx_ana_sel</a> {
<a name="l02737"></a><a class="code" href="unioncvmx__gserx__ana__sel.html#a077c9b8a6e5b2db6385bc243c74559d7">02737</a>     uint64_t <a class="code" href="unioncvmx__gserx__ana__sel.html#a077c9b8a6e5b2db6385bc243c74559d7">u64</a>;
<a name="l02738"></a><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">02738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">cvmx_gserx_ana_sel_s</a> {
<a name="l02739"></a>02739 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02740"></a>02740 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#aff552c1523c72892bb07b8e78ed05f71">reserved_9_63</a>                : 55;
<a name="l02741"></a>02741     uint64_t <a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#adb9b904169a6d823263923b8d98e48ed">ana_sel</a>                      : 9;  <span class="comment">/**&lt; Used to control the adr_global input to the analog test block. Note that only</span>
<a name="l02742"></a>02742 <span class="comment">                                                         the GSER(4)_ANA_SEL.ANA_SEL register is tied to the analog test block.</span>
<a name="l02743"></a>02743 <span class="comment">                                                         The GSER(0..3,5..6)_ANA_SEL.ANA_SEL registers are unused.</span>
<a name="l02744"></a>02744 <span class="comment">                                                         Used to power down the common clock input receiver to reduce power consumption</span>
<a name="l02745"></a>02745 <span class="comment">                                                         if the common clock input is not used.</span>
<a name="l02746"></a>02746 <span class="comment">                                                         If the common clock QLMC_REFCLK1_P/N input is unused program the</span>
<a name="l02747"></a>02747 <span class="comment">                                                         GSER(4)_ANA_SEL.ANA_SEL field to 0x1fd.</span>
<a name="l02748"></a>02748 <span class="comment">                                                         If the common clock QLMC_REFCLK0_P/N input is unused program the</span>
<a name="l02749"></a>02749 <span class="comment">                                                         GSER(4)_ANA_SEL.ANA_SEL field to 0x1fe.</span>
<a name="l02750"></a>02750 <span class="comment">                                                         If both common clock QLMC_REFCLK0_P/N and QLMC_REFCLK1_P/N inputs are unused program the</span>
<a name="l02751"></a>02751 <span class="comment">                                                         GSER(4)_ANA_SEL.ANA_SEL field to 0x1fc.</span>
<a name="l02752"></a>02752 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02753"></a>02753 <span class="preprocessor">#else</span>
<a name="l02754"></a><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#adb9b904169a6d823263923b8d98e48ed">02754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#adb9b904169a6d823263923b8d98e48ed">ana_sel</a>                      : 9;
<a name="l02755"></a><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#aff552c1523c72892bb07b8e78ed05f71">02755</a>     uint64_t <a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html#aff552c1523c72892bb07b8e78ed05f71">reserved_9_63</a>                : 55;
<a name="l02756"></a>02756 <span class="preprocessor">#endif</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__ana__sel.html#a71d544d99fa6c2a49dde3b1ea468a903">s</a>;
<a name="l02758"></a><a class="code" href="unioncvmx__gserx__ana__sel.html#ac185606ffd9cd114bd5ed3d8d18ef2ed">02758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">cvmx_gserx_ana_sel_s</a>           <a class="code" href="unioncvmx__gserx__ana__sel.html#ac185606ffd9cd114bd5ed3d8d18ef2ed">cn73xx</a>;
<a name="l02759"></a><a class="code" href="unioncvmx__gserx__ana__sel.html#afff7af955c0f3edca572fa528dde5541">02759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">cvmx_gserx_ana_sel_s</a>           <a class="code" href="unioncvmx__gserx__ana__sel.html#afff7af955c0f3edca572fa528dde5541">cn78xx</a>;
<a name="l02760"></a><a class="code" href="unioncvmx__gserx__ana__sel.html#a573dfeb7fb43c17e683427305d97e981">02760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">cvmx_gserx_ana_sel_s</a>           <a class="code" href="unioncvmx__gserx__ana__sel.html#a573dfeb7fb43c17e683427305d97e981">cn78xxp1</a>;
<a name="l02761"></a><a class="code" href="unioncvmx__gserx__ana__sel.html#ab8e624c00a23f0ed6fc9a11a7e27cdcb">02761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__ana__sel_1_1cvmx__gserx__ana__sel__s.html">cvmx_gserx_ana_sel_s</a>           <a class="code" href="unioncvmx__gserx__ana__sel.html#ab8e624c00a23f0ed6fc9a11a7e27cdcb">cnf75xx</a>;
<a name="l02762"></a>02762 };
<a name="l02763"></a><a class="code" href="cvmx-gserx-defs_8h.html#a32f65e83953b270310d30e269e7188da">02763</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__ana__sel.html" title="cvmx_gser::_ana_sel">cvmx_gserx_ana_sel</a> <a class="code" href="unioncvmx__gserx__ana__sel.html" title="cvmx_gser::_ana_sel">cvmx_gserx_ana_sel_t</a>;
<a name="l02764"></a>02764 <span class="comment"></span>
<a name="l02765"></a>02765 <span class="comment">/**</span>
<a name="l02766"></a>02766 <span class="comment"> * cvmx_gser#_br_rx#_ctl</span>
<a name="l02767"></a>02767 <span class="comment"> */</span>
<a name="l02768"></a><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html">02768</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html" title="cvmx_gser::_br_rx::_ctl">cvmx_gserx_br_rxx_ctl</a> {
<a name="l02769"></a><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#abfb5e2baa7348a749e6a78a4fd1b2a16">02769</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#abfb5e2baa7348a749e6a78a4fd1b2a16">u64</a>;
<a name="l02770"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html">02770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html">cvmx_gserx_br_rxx_ctl_s</a> {
<a name="l02771"></a>02771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a894be7ac429a237a5098ca665650687c">reserved_4_63</a>                : 60;
<a name="l02773"></a>02773     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a572561cb980a932b4ba9cfd83a5150a2">rxt_adtmout_disable</a>          : 1;  <span class="comment">/**&lt; For BASE-R links the terminating condition for link training receiver adaptation</span>
<a name="l02774"></a>02774 <span class="comment">                                                         is a 330 milliseconds time-out timer.  When the receiver adaptation time-out timer</span>
<a name="l02775"></a>02775 <span class="comment">                                                         expires the receiver adaptation process is concluded and the link is considered good.</span>
<a name="l02776"></a>02776 <span class="comment">                                                         Note that when BASE-R link training is performed under software control,</span>
<a name="l02777"></a>02777 <span class="comment">                                                         (GSER()_BR_RX()_CTL[RXT_SWM] is set), the receiver adaptation time-out timer is disabled</span>
<a name="l02778"></a>02778 <span class="comment">                                                         and not used.</span>
<a name="l02779"></a>02779 <span class="comment">                                                         Set this bit to a one to disable the link training receiver adaptation time-out</span>
<a name="l02780"></a>02780 <span class="comment">                                                         timer during BASE-R link training under hardware control.  For diagnostic use only. */</span>
<a name="l02781"></a>02781     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a3f3d43804ecd6bc51d7f6321bfb00498">rxt_swm</a>                      : 1;  <span class="comment">/**&lt; Set when RX BASE-R link training is to be performed under software control.</span>
<a name="l02782"></a>02782 <span class="comment">                                                         See GSER()_BR_RX()_EER[EXT_EER]. */</span>
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#ab6f830264905af0e60d214550e545e91">rxt_preset</a>                   : 1;  <span class="comment">/**&lt; For all link training, this bit determines how to configure the preset bit in the</span>
<a name="l02784"></a>02784 <span class="comment">                                                         coefficient update message that is sent to the far end transmitter. When set, a one time</span>
<a name="l02785"></a>02785 <span class="comment">                                                         request is made that the coefficients be set to a state where equalization is turned off.</span>
<a name="l02786"></a>02786 <span class="comment">                                                         To perform a preset, set this bit prior to link training. Link training needs to be</span>
<a name="l02787"></a>02787 <span class="comment">                                                         disabled to complete the request and get the rxtrain state machine back to idle. Note that</span>
<a name="l02788"></a>02788 <span class="comment">                                                         it is illegal to set both the preset and initialize bits at the same time. For diagnostic</span>
<a name="l02789"></a>02789 <span class="comment">                                                         use only. */</span>
<a name="l02790"></a>02790     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a6a05294602baae70446d88efe78e3fda">rxt_initialize</a>               : 1;  <span class="comment">/**&lt; For all link training, this bit determines how to configure the initialize bit in the</span>
<a name="l02791"></a>02791 <span class="comment">                                                         coefficient update message that is sent to the far end transmitter of RX training. When</span>
<a name="l02792"></a>02792 <span class="comment">                                                         set, a request is made that the coefficients be set to its INITIALIZE state. To perform an</span>
<a name="l02793"></a>02793 <span class="comment">                                                         initialize prior to link training, set this bit prior to performing link training. Note</span>
<a name="l02794"></a>02794 <span class="comment">                                                         that it is illegal to set both the preset and initialize bits at the same time. Since the</span>
<a name="l02795"></a>02795 <span class="comment">                                                         far end transmitter is required to be initialized prior to starting link training, it is</span>
<a name="l02796"></a>02796 <span class="comment">                                                         not expected that software will need to set this bit. For diagnostic use only. */</span>
<a name="l02797"></a>02797 <span class="preprocessor">#else</span>
<a name="l02798"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a6a05294602baae70446d88efe78e3fda">02798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a6a05294602baae70446d88efe78e3fda">rxt_initialize</a>               : 1;
<a name="l02799"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#ab6f830264905af0e60d214550e545e91">02799</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#ab6f830264905af0e60d214550e545e91">rxt_preset</a>                   : 1;
<a name="l02800"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a3f3d43804ecd6bc51d7f6321bfb00498">02800</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a3f3d43804ecd6bc51d7f6321bfb00498">rxt_swm</a>                      : 1;
<a name="l02801"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a572561cb980a932b4ba9cfd83a5150a2">02801</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a572561cb980a932b4ba9cfd83a5150a2">rxt_adtmout_disable</a>          : 1;
<a name="l02802"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a894be7ac429a237a5098ca665650687c">02802</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html#a894be7ac429a237a5098ca665650687c">reserved_4_63</a>                : 60;
<a name="l02803"></a>02803 <span class="preprocessor">#endif</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#a50c7b7d5f495442ca25564b3e3178996">s</a>;
<a name="l02805"></a><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#aabac6a1e7fefb1164bb4534c1dd2d6b0">02805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html">cvmx_gserx_br_rxx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#aabac6a1e7fefb1164bb4534c1dd2d6b0">cn73xx</a>;
<a name="l02806"></a><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#a548652dd040bbaf4369f3e9a6e619c94">02806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html">cvmx_gserx_br_rxx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#a548652dd040bbaf4369f3e9a6e619c94">cn78xx</a>;
<a name="l02807"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html">02807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html">cvmx_gserx_br_rxx_ctl_cn78xxp1</a> {
<a name="l02808"></a>02808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02809"></a>02809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a57b0d25c22d5703ae5fa3e80c2b61640">reserved_3_63</a>                : 61;
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#abea5bee28d733bfc68267432425b5acc">rxt_swm</a>                      : 1;  <span class="comment">/**&lt; Set when RX BASE-R link training is to be performed under software control.</span>
<a name="l02811"></a>02811 <span class="comment">                                                         See GSER()_BR_RX()_EER[EXT_EER]. */</span>
<a name="l02812"></a>02812     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#ac0b4f8360773a8f9eecbe4454494c769">rxt_preset</a>                   : 1;  <span class="comment">/**&lt; For all link training, this bit determines how to configure the preset bit in the</span>
<a name="l02813"></a>02813 <span class="comment">                                                         coefficient update message that is sent to the far end transmitter. When set, a one time</span>
<a name="l02814"></a>02814 <span class="comment">                                                         request is made that the coefficients be set to a state where equalization is turned off.</span>
<a name="l02815"></a>02815 <span class="comment">                                                         To perform a preset, set this bit prior to link training. Link training needs to be</span>
<a name="l02816"></a>02816 <span class="comment">                                                         disabled to complete the request and get the rxtrain state machine back to idle. Note that</span>
<a name="l02817"></a>02817 <span class="comment">                                                         it is illegal to set both the preset and initialize bits at the same time. For diagnostic</span>
<a name="l02818"></a>02818 <span class="comment">                                                         use only. */</span>
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a04e49c5e94c37e9380229e59be5c9185">rxt_initialize</a>               : 1;  <span class="comment">/**&lt; For all link training, this bit determines how to configure the initialize bit in the</span>
<a name="l02820"></a>02820 <span class="comment">                                                         coefficient update message that is sent to the far end transmitter of RX training. When</span>
<a name="l02821"></a>02821 <span class="comment">                                                         set, a request is made that the coefficients be set to its INITIALIZE state. To perform an</span>
<a name="l02822"></a>02822 <span class="comment">                                                         initialize prior to link training, set this bit prior to performing link training. Note</span>
<a name="l02823"></a>02823 <span class="comment">                                                         that it is illegal to set both the preset and initialize bits at the same time. Since the</span>
<a name="l02824"></a>02824 <span class="comment">                                                         far end transmitter is required to be initialized prior to starting link training, it is</span>
<a name="l02825"></a>02825 <span class="comment">                                                         not expected that software will need to set this bit. For diagnostic use only. */</span>
<a name="l02826"></a>02826 <span class="preprocessor">#else</span>
<a name="l02827"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a04e49c5e94c37e9380229e59be5c9185">02827</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a04e49c5e94c37e9380229e59be5c9185">rxt_initialize</a>               : 1;
<a name="l02828"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#ac0b4f8360773a8f9eecbe4454494c769">02828</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#ac0b4f8360773a8f9eecbe4454494c769">rxt_preset</a>                   : 1;
<a name="l02829"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#abea5bee28d733bfc68267432425b5acc">02829</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#abea5bee28d733bfc68267432425b5acc">rxt_swm</a>                      : 1;
<a name="l02830"></a><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a57b0d25c22d5703ae5fa3e80c2b61640">02830</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__cn78xxp1.html#a57b0d25c22d5703ae5fa3e80c2b61640">reserved_3_63</a>                : 61;
<a name="l02831"></a>02831 <span class="preprocessor">#endif</span>
<a name="l02832"></a>02832 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#afc20e325b87ef902279f247b433dae13">cn78xxp1</a>;
<a name="l02833"></a><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#abf0577ca17cd0c6cc4c24b97994203b3">02833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__ctl_1_1cvmx__gserx__br__rxx__ctl__s.html">cvmx_gserx_br_rxx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html#abf0577ca17cd0c6cc4c24b97994203b3">cnf75xx</a>;
<a name="l02834"></a>02834 };
<a name="l02835"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa667ef69f45b478296f7ad8e567e9e4e">02835</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__rxx__ctl.html" title="cvmx_gser::_br_rx::_ctl">cvmx_gserx_br_rxx_ctl</a> <a class="code" href="unioncvmx__gserx__br__rxx__ctl.html" title="cvmx_gser::_br_rx::_ctl">cvmx_gserx_br_rxx_ctl_t</a>;
<a name="l02836"></a>02836 <span class="comment"></span>
<a name="l02837"></a>02837 <span class="comment">/**</span>
<a name="l02838"></a>02838 <span class="comment"> * cvmx_gser#_br_rx#_eer</span>
<a name="l02839"></a>02839 <span class="comment"> *</span>
<a name="l02840"></a>02840 <span class="comment"> * GSER software BASE-R RX link training equalization evaluation request (EER). A write to</span>
<a name="l02841"></a>02841 <span class="comment"> * [RXT_EER] initiates a equalization request to the RAW PCS. A read of this register returns the</span>
<a name="l02842"></a>02842 <span class="comment"> * equalization status message and a valid bit indicating it was updated. These registers are for</span>
<a name="l02843"></a>02843 <span class="comment"> * diagnostic use only.</span>
<a name="l02844"></a>02844 <span class="comment"> */</span>
<a name="l02845"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html">02845</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__rxx__eer.html" title="cvmx_gser::_br_rx::_eer">cvmx_gserx_br_rxx_eer</a> {
<a name="l02846"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html#a2f3318bcf223ed2337fd4636fdfbabc5">02846</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#a2f3318bcf223ed2337fd4636fdfbabc5">u64</a>;
<a name="l02847"></a><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">02847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">cvmx_gserx_br_rxx_eer_s</a> {
<a name="l02848"></a>02848 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02849"></a>02849 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ae3e72f74033f3ecbc9530d1d45fb56d2">reserved_16_63</a>               : 48;
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac4b13f1f76c91b53fc196358e1ab4ee4">rxt_eer</a>                      : 1;  <span class="comment">/**&lt; When RX BASE-R link training is being performed under software control,</span>
<a name="l02851"></a>02851 <span class="comment">                                                         (GSER()_BR_RX()_CTL[RXT_SWM] is set), writing this bit initiates an equalization</span>
<a name="l02852"></a>02852 <span class="comment">                                                         request to the RAW PCS. Reading this bit always returns a zero.</span>
<a name="l02853"></a>02853 <span class="comment">                                                         When auto-negotiated link training is not present and link speed &gt;= 5 Gbaud,</span>
<a name="l02854"></a>02854 <span class="comment">                                                         including XFI, receiver (only) equalization should be manually performed. After</span>
<a name="l02855"></a>02855 <span class="comment">                                                         GSER()_BR_RX()_CTL[RXT_SWM] is set, writing this CSR with</span>
<a name="l02856"></a>02856 <span class="comment">                                                         [RXT_EER]=1 initiates this manual equalization. The operation may take up to</span>
<a name="l02857"></a>02857 <span class="comment">                                                         2 milliseconds, and then hardware sets [RXT_ESV]. The SerDes input should</span>
<a name="l02858"></a>02858 <span class="comment">                                                         be a pattern (something similar to the BASE-R training sequence, ideally)</span>
<a name="l02859"></a>02859 <span class="comment">                                                         during this receiver-only training. If DFE is to be disabled</span>
<a name="l02860"></a>02860 <span class="comment">                                                         (recommended for 5 Gbaud and below), do it prior to this receiver-only</span>
<a name="l02861"></a>02861 <span class="comment">                                                         initialization. (GSER()_LANE()_RX_VALBBD_CTRL_0, GSER()_LANE()_RX_VALBBD_CTRL_1,</span>
<a name="l02862"></a>02862 <span class="comment">                                                         and GSER()_LANE()_RX_VALBBD_CTRL_2 configure the DFE.) */</span>
<a name="l02863"></a>02863     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac9b5fb9e152c63c1a16900ce4d08c3f0">rxt_esv</a>                      : 1;  <span class="comment">/**&lt; When performing an equalization request (RXT_EER), this bit, when set, indicates that the</span>
<a name="l02864"></a>02864 <span class="comment">                                                         Equalization Status (RXT_ESM) is valid. When issuing a RXT_EER request, it is expected</span>
<a name="l02865"></a>02865 <span class="comment">                                                         that RXT_ESV will get written to zero so that a valid RXT_ESM can be determined. */</span>
<a name="l02866"></a>02866     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#aa73509f563c24de8468f4781e9fb7d99">rxt_esm</a>                      : 14; <span class="comment">/**&lt; When performing an equalization request (RXT_EER), this is the equalization status message</span>
<a name="l02867"></a>02867 <span class="comment">                                                         from the RAW PCS. It is valid when RXT_ESV is set.</span>
<a name="l02868"></a>02868 <span class="comment">                                                         _ &lt;13:6&gt;: Figure of merit. An 8-bit output from the PHY indicating the quality of the</span>
<a name="l02869"></a>02869 <span class="comment">                                                         received data eye. A higher value indicates better link equalization, with 8&apos;d0 indicating</span>
<a name="l02870"></a>02870 <span class="comment">                                                         worst equalization setting and 8&apos;d255 indicating the best equalization setting.</span>
<a name="l02871"></a>02871 <span class="comment">                                                         _ &lt;5:4&gt;: RX recommended TXPOST direction change.</span>
<a name="l02872"></a>02872 <span class="comment">                                                         _ &lt;3:2&gt;: RX recommended TXMAIN direction change.</span>
<a name="l02873"></a>02873 <span class="comment">                                                         _ &lt;1:0&gt;: RX recommended TXPRE direction change.</span>
<a name="l02874"></a>02874 <span class="comment">                                                         Recommended direction change outputs from the PHY for the link partner transmitter</span>
<a name="l02875"></a>02875 <span class="comment">                                                         coefficients.</span>
<a name="l02876"></a>02876 <span class="comment">                                                         0x0 = Hold.</span>
<a name="l02877"></a>02877 <span class="comment">                                                         0x1 = Increment.</span>
<a name="l02878"></a>02878 <span class="comment">                                                         0x2 = Decrement.</span>
<a name="l02879"></a>02879 <span class="comment">                                                         0x3 = Hold. */</span>
<a name="l02880"></a>02880 <span class="preprocessor">#else</span>
<a name="l02881"></a><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#aa73509f563c24de8468f4781e9fb7d99">02881</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#aa73509f563c24de8468f4781e9fb7d99">rxt_esm</a>                      : 14;
<a name="l02882"></a><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac9b5fb9e152c63c1a16900ce4d08c3f0">02882</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac9b5fb9e152c63c1a16900ce4d08c3f0">rxt_esv</a>                      : 1;
<a name="l02883"></a><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac4b13f1f76c91b53fc196358e1ab4ee4">02883</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ac4b13f1f76c91b53fc196358e1ab4ee4">rxt_eer</a>                      : 1;
<a name="l02884"></a><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ae3e72f74033f3ecbc9530d1d45fb56d2">02884</a>     uint64_t <a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html#ae3e72f74033f3ecbc9530d1d45fb56d2">reserved_16_63</a>               : 48;
<a name="l02885"></a>02885 <span class="preprocessor">#endif</span>
<a name="l02886"></a>02886 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#a5fa171a678744fd4c11cdc0c9da4016d">s</a>;
<a name="l02887"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html#ae572b780e033b65cb701d7cab02c9a6b">02887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">cvmx_gserx_br_rxx_eer_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#ae572b780e033b65cb701d7cab02c9a6b">cn73xx</a>;
<a name="l02888"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html#aad2e7d13b7618228537db096da902240">02888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">cvmx_gserx_br_rxx_eer_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#aad2e7d13b7618228537db096da902240">cn78xx</a>;
<a name="l02889"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html#a16e79f9e363fc9d2dcabcc8d87f4cd35">02889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">cvmx_gserx_br_rxx_eer_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#a16e79f9e363fc9d2dcabcc8d87f4cd35">cn78xxp1</a>;
<a name="l02890"></a><a class="code" href="unioncvmx__gserx__br__rxx__eer.html#add03816f0679ffa5da0856643177bfa4">02890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__rxx__eer_1_1cvmx__gserx__br__rxx__eer__s.html">cvmx_gserx_br_rxx_eer_s</a>        <a class="code" href="unioncvmx__gserx__br__rxx__eer.html#add03816f0679ffa5da0856643177bfa4">cnf75xx</a>;
<a name="l02891"></a>02891 };
<a name="l02892"></a><a class="code" href="cvmx-gserx-defs_8h.html#ade5fc5aa4b462f4e23cc9d1bf03292f1">02892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__rxx__eer.html" title="cvmx_gser::_br_rx::_eer">cvmx_gserx_br_rxx_eer</a> <a class="code" href="unioncvmx__gserx__br__rxx__eer.html" title="cvmx_gser::_br_rx::_eer">cvmx_gserx_br_rxx_eer_t</a>;
<a name="l02893"></a>02893 <span class="comment"></span>
<a name="l02894"></a>02894 <span class="comment">/**</span>
<a name="l02895"></a>02895 <span class="comment"> * cvmx_gser#_br_tx#_ctl</span>
<a name="l02896"></a>02896 <span class="comment"> */</span>
<a name="l02897"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html">02897</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__ctl.html" title="cvmx_gser::_br_tx::_ctl">cvmx_gserx_br_txx_ctl</a> {
<a name="l02898"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a93ecefdc690c04f6022c7a0de22e4969">02898</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a93ecefdc690c04f6022c7a0de22e4969">u64</a>;
<a name="l02899"></a><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">02899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">cvmx_gserx_br_txx_ctl_s</a> {
<a name="l02900"></a>02900 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02901"></a>02901 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#af4ebb2c414b3a630a6569dc685357508">reserved_1_63</a>                : 63;
<a name="l02902"></a>02902     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#a34187680ef70a179f50fd488c8fc0eca">txt_swm</a>                      : 1;  <span class="comment">/**&lt; Set when TX BASE-R link training is to be performed under software control. For diagnostic</span>
<a name="l02903"></a>02903 <span class="comment">                                                         use only. */</span>
<a name="l02904"></a>02904 <span class="preprocessor">#else</span>
<a name="l02905"></a><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#a34187680ef70a179f50fd488c8fc0eca">02905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#a34187680ef70a179f50fd488c8fc0eca">txt_swm</a>                      : 1;
<a name="l02906"></a><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#af4ebb2c414b3a630a6569dc685357508">02906</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html#af4ebb2c414b3a630a6569dc685357508">reserved_1_63</a>                : 63;
<a name="l02907"></a>02907 <span class="preprocessor">#endif</span>
<a name="l02908"></a>02908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a2a7a221d5ce3a427b9ea191488814237">s</a>;
<a name="l02909"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a4560e1e10e3f010c50eb4f649800317e">02909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">cvmx_gserx_br_txx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a4560e1e10e3f010c50eb4f649800317e">cn73xx</a>;
<a name="l02910"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a4b32df9c2da76da2f672c8a618d8d64d">02910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">cvmx_gserx_br_txx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a4b32df9c2da76da2f672c8a618d8d64d">cn78xx</a>;
<a name="l02911"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a102aecd49c0e06162b9c1bc15c176943">02911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">cvmx_gserx_br_txx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a102aecd49c0e06162b9c1bc15c176943">cn78xxp1</a>;
<a name="l02912"></a><a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a2ef459bd25b7a90fc53230eeb9f276a5">02912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ctl_1_1cvmx__gserx__br__txx__ctl__s.html">cvmx_gserx_br_txx_ctl_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__ctl.html#a2ef459bd25b7a90fc53230eeb9f276a5">cnf75xx</a>;
<a name="l02913"></a>02913 };
<a name="l02914"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa419b695c246db85a3bc73ae2444c935">02914</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__ctl.html" title="cvmx_gser::_br_tx::_ctl">cvmx_gserx_br_txx_ctl</a> <a class="code" href="unioncvmx__gserx__br__txx__ctl.html" title="cvmx_gser::_br_tx::_ctl">cvmx_gserx_br_txx_ctl_t</a>;
<a name="l02915"></a>02915 <span class="comment"></span>
<a name="l02916"></a>02916 <span class="comment">/**</span>
<a name="l02917"></a>02917 <span class="comment"> * cvmx_gser#_br_tx#_cur</span>
<a name="l02918"></a>02918 <span class="comment"> */</span>
<a name="l02919"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html">02919</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__cur.html" title="cvmx_gser::_br_tx::_cur">cvmx_gserx_br_txx_cur</a> {
<a name="l02920"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html#a34cd28ca3934635f263266fdd481a103">02920</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__txx__cur.html#a34cd28ca3934635f263266fdd481a103">u64</a>;
<a name="l02921"></a><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">02921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">cvmx_gserx_br_txx_cur_s</a> {
<a name="l02922"></a>02922 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02923"></a>02923 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a8693ff4d040954aabecc8ba145ac4de3">reserved_14_63</a>               : 50;
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a0d8bdbfacdb77691ffbb057011c985cb">txt_cur</a>                      : 14; <span class="comment">/**&lt; When TX BASE-R link training is being performed under software control,</span>
<a name="l02925"></a>02925 <span class="comment">                                                         (GSER()_BR_TX()_CTL[TXT_SWM] is set), this is the coefficient update to be written to the</span>
<a name="l02926"></a>02926 <span class="comment">                                                         PHY.</span>
<a name="l02927"></a>02927 <span class="comment">                                                         For diagnostic use only.</span>
<a name="l02928"></a>02928 <span class="comment">                                                         &lt;13:9&gt; = TX_POST&lt;4:0&gt;.</span>
<a name="l02929"></a>02929 <span class="comment">                                                         &lt;8:4&gt; = TX_SWING&lt;4:0&gt;.</span>
<a name="l02930"></a>02930 <span class="comment">                                                         &lt;3:0&gt; = TX_PRE&lt;3:0&gt;. */</span>
<a name="l02931"></a>02931 <span class="preprocessor">#else</span>
<a name="l02932"></a><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a0d8bdbfacdb77691ffbb057011c985cb">02932</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a0d8bdbfacdb77691ffbb057011c985cb">txt_cur</a>                      : 14;
<a name="l02933"></a><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a8693ff4d040954aabecc8ba145ac4de3">02933</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html#a8693ff4d040954aabecc8ba145ac4de3">reserved_14_63</a>               : 50;
<a name="l02934"></a>02934 <span class="preprocessor">#endif</span>
<a name="l02935"></a>02935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__txx__cur.html#a537e6aaaa1a54ade88d36bbc728bfc41">s</a>;
<a name="l02936"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html#a7dd84eb5dff73ace53e0a4f3408796b1">02936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">cvmx_gserx_br_txx_cur_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__cur.html#a7dd84eb5dff73ace53e0a4f3408796b1">cn73xx</a>;
<a name="l02937"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html#a2dd410ddd026c8f5ed16fb3fc6e7c58e">02937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">cvmx_gserx_br_txx_cur_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__cur.html#a2dd410ddd026c8f5ed16fb3fc6e7c58e">cn78xx</a>;
<a name="l02938"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html#ae16ae6d2c05e7b6bbe7437844d7cd42d">02938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">cvmx_gserx_br_txx_cur_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__cur.html#ae16ae6d2c05e7b6bbe7437844d7cd42d">cn78xxp1</a>;
<a name="l02939"></a><a class="code" href="unioncvmx__gserx__br__txx__cur.html#acc7589d443af1c599e62b72c8ad3e2e7">02939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__cur_1_1cvmx__gserx__br__txx__cur__s.html">cvmx_gserx_br_txx_cur_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__cur.html#acc7589d443af1c599e62b72c8ad3e2e7">cnf75xx</a>;
<a name="l02940"></a>02940 };
<a name="l02941"></a><a class="code" href="cvmx-gserx-defs_8h.html#af35ff840fe2d3fd8f16e081edaae8c40">02941</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__cur.html" title="cvmx_gser::_br_tx::_cur">cvmx_gserx_br_txx_cur</a> <a class="code" href="unioncvmx__gserx__br__txx__cur.html" title="cvmx_gser::_br_tx::_cur">cvmx_gserx_br_txx_cur_t</a>;
<a name="l02942"></a>02942 <span class="comment"></span>
<a name="l02943"></a>02943 <span class="comment">/**</span>
<a name="l02944"></a>02944 <span class="comment"> * cvmx_gser#_br_tx#_ini</span>
<a name="l02945"></a>02945 <span class="comment"> *</span>
<a name="l02946"></a>02946 <span class="comment"> * GSER BASE-R link training TX taps equalization initialize value. When BASE-R hardware link</span>
<a name="l02947"></a>02947 <span class="comment"> * training is enabled the transmitter</span>
<a name="l02948"></a>02948 <span class="comment"> * equalizer taps (Pre/Swing/Post) are initialized with the values in this register.  Also,</span>
<a name="l02949"></a>02949 <span class="comment"> * during 10GBase-KR hardware link training if a</span>
<a name="l02950"></a>02950 <span class="comment"> * coefficient update request message is received from the link partner with the initialize</span>
<a name="l02951"></a>02951 <span class="comment"> * control bit set the local device transmitter</span>
<a name="l02952"></a>02952 <span class="comment"> * taps (Pre/Swing/Post) will be updated with the values in this register.</span>
<a name="l02953"></a>02953 <span class="comment"> */</span>
<a name="l02954"></a><a class="code" href="unioncvmx__gserx__br__txx__ini.html">02954</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__ini.html" title="cvmx_gser::_br_tx::_ini">cvmx_gserx_br_txx_ini</a> {
<a name="l02955"></a><a class="code" href="unioncvmx__gserx__br__txx__ini.html#ada74e36ede00bd81bb866c328c324485">02955</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__txx__ini.html#ada74e36ede00bd81bb866c328c324485">u64</a>;
<a name="l02956"></a><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html">02956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html">cvmx_gserx_br_txx_ini_s</a> {
<a name="l02957"></a>02957 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a2b92536561409e3fde1e258a3a0ecbfe">reserved_14_63</a>               : 50;
<a name="l02959"></a>02959     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#ad48e73a31cdf99615bb3a323be6738fe">txt_post_init</a>                : 5;  <span class="comment">/**&lt; During TX Base-R Link Training, this is the TX POST Tap value that is used</span>
<a name="l02960"></a>02960 <span class="comment">                                                         when the INITIALIZE coefficients update is received. It is also the TX POST Tap</span>
<a name="l02961"></a>02961 <span class="comment">                                                         value used when the Base-R Link Training begins.</span>
<a name="l02962"></a>02962 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02963"></a>02963     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a1c4bc46048941a2c4eb30fafa9129cba">txt_swing_init</a>               : 5;  <span class="comment">/**&lt; During TX Base-R Link Training, this is the TX SWING Tap value that is used</span>
<a name="l02964"></a>02964 <span class="comment">                                                         when the INITIALIZE coefficients update is received. It is also the TX SWING Tap</span>
<a name="l02965"></a>02965 <span class="comment">                                                         value used when the Base-R Link Training begins.</span>
<a name="l02966"></a>02966 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02967"></a>02967     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a237926a8155560738d0112e89daee078">txt_pre_init</a>                 : 4;  <span class="comment">/**&lt; During TX Base-R Link Training, this is the TX PRE Tap value that is used</span>
<a name="l02968"></a>02968 <span class="comment">                                                         when the INITIALIZE coefficients update is received. It is also the TX PRE Tap</span>
<a name="l02969"></a>02969 <span class="comment">                                                         value used when the Base-R Link Training begins.</span>
<a name="l02970"></a>02970 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02971"></a>02971 <span class="preprocessor">#else</span>
<a name="l02972"></a><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a237926a8155560738d0112e89daee078">02972</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a237926a8155560738d0112e89daee078">txt_pre_init</a>                 : 4;
<a name="l02973"></a><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a1c4bc46048941a2c4eb30fafa9129cba">02973</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a1c4bc46048941a2c4eb30fafa9129cba">txt_swing_init</a>               : 5;
<a name="l02974"></a><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#ad48e73a31cdf99615bb3a323be6738fe">02974</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#ad48e73a31cdf99615bb3a323be6738fe">txt_post_init</a>                : 5;
<a name="l02975"></a><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a2b92536561409e3fde1e258a3a0ecbfe">02975</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html#a2b92536561409e3fde1e258a3a0ecbfe">reserved_14_63</a>               : 50;
<a name="l02976"></a>02976 <span class="preprocessor">#endif</span>
<a name="l02977"></a>02977 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__txx__ini.html#a3692e990c04b53649a934bd60636a96b">s</a>;
<a name="l02978"></a><a class="code" href="unioncvmx__gserx__br__txx__ini.html#a9a2455a5ebc6c6550f16d16ed31bd3a9">02978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__ini_1_1cvmx__gserx__br__txx__ini__s.html">cvmx_gserx_br_txx_ini_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__ini.html#a9a2455a5ebc6c6550f16d16ed31bd3a9">cn78xx</a>;
<a name="l02979"></a>02979 };
<a name="l02980"></a><a class="code" href="cvmx-gserx-defs_8h.html#a46d643c4cbe6ddb2392ed1c08fd364c9">02980</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__ini.html" title="cvmx_gser::_br_tx::_ini">cvmx_gserx_br_txx_ini</a> <a class="code" href="unioncvmx__gserx__br__txx__ini.html" title="cvmx_gser::_br_tx::_ini">cvmx_gserx_br_txx_ini_t</a>;
<a name="l02981"></a>02981 <span class="comment"></span>
<a name="l02982"></a>02982 <span class="comment">/**</span>
<a name="l02983"></a>02983 <span class="comment"> * cvmx_gser#_br_tx#_tap</span>
<a name="l02984"></a>02984 <span class="comment"> */</span>
<a name="l02985"></a><a class="code" href="unioncvmx__gserx__br__txx__tap.html">02985</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__tap.html" title="cvmx_gser::_br_tx::_tap">cvmx_gserx_br_txx_tap</a> {
<a name="l02986"></a><a class="code" href="unioncvmx__gserx__br__txx__tap.html#a56aee620f2609a1d7f9d68ddd8b42736">02986</a>     uint64_t <a class="code" href="unioncvmx__gserx__br__txx__tap.html#a56aee620f2609a1d7f9d68ddd8b42736">u64</a>;
<a name="l02987"></a><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html">02987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html">cvmx_gserx_br_txx_tap_s</a> {
<a name="l02988"></a>02988 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02989"></a>02989 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a1f3e81b20cf9f9a07a5798a265b56dab">reserved_14_63</a>               : 50;
<a name="l02990"></a>02990     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a898aca3c370983094224afe820fdcf1a">txt_pre</a>                      : 4;  <span class="comment">/**&lt; After TX BASE-R link training, this is the resultant POST Tap value that was</span>
<a name="l02991"></a>02991 <span class="comment">                                                         written to the PHY.  This field has no meaning if TX BASE-R link training was</span>
<a name="l02992"></a>02992 <span class="comment">                                                         not performed.</span>
<a name="l02993"></a>02993 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02994"></a>02994     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ad561a9ccc3b389b1323321ff131a95e5">txt_swing</a>                    : 5;  <span class="comment">/**&lt; After TX BASE-R link training, this is the resultant SWING Tap value that was</span>
<a name="l02995"></a>02995 <span class="comment">                                                         written to the PHY.  This field has no meaning if TX BASE-R link training was</span>
<a name="l02996"></a>02996 <span class="comment">                                                         not performed.</span>
<a name="l02997"></a>02997 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l02998"></a>02998     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ade6855dd883ba4e01fc4f90ecb906695">txt_post</a>                     : 5;  <span class="comment">/**&lt; After TX BASE-R link training, this is the resultant POST Tap value that was</span>
<a name="l02999"></a>02999 <span class="comment">                                                         written to the PHY.  This field has no meaning if TX BASE-R link training was</span>
<a name="l03000"></a>03000 <span class="comment">                                                         not performed.</span>
<a name="l03001"></a>03001 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l03002"></a>03002 <span class="preprocessor">#else</span>
<a name="l03003"></a><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ade6855dd883ba4e01fc4f90ecb906695">03003</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ade6855dd883ba4e01fc4f90ecb906695">txt_post</a>                     : 5;
<a name="l03004"></a><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ad561a9ccc3b389b1323321ff131a95e5">03004</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#ad561a9ccc3b389b1323321ff131a95e5">txt_swing</a>                    : 5;
<a name="l03005"></a><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a898aca3c370983094224afe820fdcf1a">03005</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a898aca3c370983094224afe820fdcf1a">txt_pre</a>                      : 4;
<a name="l03006"></a><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a1f3e81b20cf9f9a07a5798a265b56dab">03006</a>     uint64_t <a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html#a1f3e81b20cf9f9a07a5798a265b56dab">reserved_14_63</a>               : 50;
<a name="l03007"></a>03007 <span class="preprocessor">#endif</span>
<a name="l03008"></a>03008 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__br__txx__tap.html#a71008880b94599e141bd8d9e8a418938">s</a>;
<a name="l03009"></a><a class="code" href="unioncvmx__gserx__br__txx__tap.html#a9370b068e8d124bd3b42036b950064f7">03009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html">cvmx_gserx_br_txx_tap_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__tap.html#a9370b068e8d124bd3b42036b950064f7">cn73xx</a>;
<a name="l03010"></a><a class="code" href="unioncvmx__gserx__br__txx__tap.html#a34c02c524f0876fde352947bc5af5df4">03010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html">cvmx_gserx_br_txx_tap_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__tap.html#a34c02c524f0876fde352947bc5af5df4">cn78xx</a>;
<a name="l03011"></a><a class="code" href="unioncvmx__gserx__br__txx__tap.html#a56334347ca44b280f4919c5df726ec12">03011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__br__txx__tap_1_1cvmx__gserx__br__txx__tap__s.html">cvmx_gserx_br_txx_tap_s</a>        <a class="code" href="unioncvmx__gserx__br__txx__tap.html#a56334347ca44b280f4919c5df726ec12">cnf75xx</a>;
<a name="l03012"></a>03012 };
<a name="l03013"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa42606b28030a283d67f0201fb5fef78">03013</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__br__txx__tap.html" title="cvmx_gser::_br_tx::_tap">cvmx_gserx_br_txx_tap</a> <a class="code" href="unioncvmx__gserx__br__txx__tap.html" title="cvmx_gser::_br_tx::_tap">cvmx_gserx_br_txx_tap_t</a>;
<a name="l03014"></a>03014 <span class="comment"></span>
<a name="l03015"></a>03015 <span class="comment">/**</span>
<a name="l03016"></a>03016 <span class="comment"> * cvmx_gser#_cfg</span>
<a name="l03017"></a>03017 <span class="comment"> */</span>
<a name="l03018"></a><a class="code" href="unioncvmx__gserx__cfg.html">03018</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__cfg.html" title="cvmx_gser::_cfg">cvmx_gserx_cfg</a> {
<a name="l03019"></a><a class="code" href="unioncvmx__gserx__cfg.html#a6a7bbc694a636682fcae405c64cfb961">03019</a>     uint64_t <a class="code" href="unioncvmx__gserx__cfg.html#a6a7bbc694a636682fcae405c64cfb961">u64</a>;
<a name="l03020"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html">03020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html">cvmx_gserx_cfg_s</a> {
<a name="l03021"></a>03021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a25561bd8460490999884396d1e00b249">reserved_9_63</a>                : 55;
<a name="l03023"></a>03023     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a3e8cb61c8e51f6237f527de6c9a5c299">rmac_pipe</a>                    : 1;  <span class="comment">/**&lt; When set, indicates the RMAC is configured for PIPE mode - the two lanes of</span>
<a name="l03024"></a>03024 <span class="comment">                                                         the DLM are used in PIPE mode. [RMAC_PIPE] must only be set when [RMAC] is set. */</span>
<a name="l03025"></a>03025     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#ad70ef7e47fd2bc54493d56056c63a11b">rmac</a>                         : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for RMAC mode. [RMAC] must not be set</span>
<a name="l03026"></a>03026 <span class="comment">                                                         when any of [BGX,PCIE,SRIO] are set. [RMAC] must only be set for DLM6, DLM7, and</span>
<a name="l03027"></a>03027 <span class="comment">                                                         DLM8 (i.e. GSER6, GSER7, and GSER8). */</span>
<a name="l03028"></a>03028     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#abbbb366a7ee953134444b08e614ea01b">srio</a>                         : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for SRIO mode. [SRIO] must not be set</span>
<a name="l03029"></a>03029 <span class="comment">                                                         when any of [BGX,PCIE,RMAC] are set. [SRIO] must only be set for QLM2 and QLM3</span>
<a name="l03030"></a>03030 <span class="comment">                                                         (i.e. GSER2 and GSER3). */</span>
<a name="l03031"></a>03031     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a14ca59b86329cce3890528a47849f399">sata</a>                         : 1;  <span class="comment">/**&lt; Unused. */</span>
<a name="l03032"></a>03032     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#adb90db62ce2daf53f37b1d6d109d9477">bgx_quad</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03033"></a>03033     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a1d1aed5e06501be29f917c35070dbaa6">bgx_dual</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03034"></a>03034     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#acaac69ad8ce1d550a0f07871391966d4">bgx</a>                          : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for BGX mode. [BGX] must not be set</span>
<a name="l03035"></a>03035 <span class="comment">                                                         when any of [SRIO,PCIE,RMAC] are set. [BGX] must only be set for DLM4 and DLM5</span>
<a name="l03036"></a>03036 <span class="comment">                                                         (i.e. GSER4 and GSER5). */</span>
<a name="l03037"></a>03037     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#af508d0b01a3a93a8965b0b98b2a8f63f">ila</a>                          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03038"></a>03038     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a4f6eae0db4776b523c4a123ee344d0d0">pcie</a>                         : 1;  <span class="comment">/**&lt; Indicates the GSER is configured for PCIE mode. [PCIE] must not be set when</span>
<a name="l03039"></a>03039 <span class="comment">                                                         any of [BGX,SRIO,RMAC] are set. [PCIE] must only be set for DLM0 and DLM1</span>
<a name="l03040"></a>03040 <span class="comment">                                                         (i.e. GSER0 and GSER1). */</span>
<a name="l03041"></a>03041 <span class="preprocessor">#else</span>
<a name="l03042"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a4f6eae0db4776b523c4a123ee344d0d0">03042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a4f6eae0db4776b523c4a123ee344d0d0">pcie</a>                         : 1;
<a name="l03043"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#af508d0b01a3a93a8965b0b98b2a8f63f">03043</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#af508d0b01a3a93a8965b0b98b2a8f63f">ila</a>                          : 1;
<a name="l03044"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#acaac69ad8ce1d550a0f07871391966d4">03044</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#acaac69ad8ce1d550a0f07871391966d4">bgx</a>                          : 1;
<a name="l03045"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a1d1aed5e06501be29f917c35070dbaa6">03045</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a1d1aed5e06501be29f917c35070dbaa6">bgx_dual</a>                     : 1;
<a name="l03046"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#adb90db62ce2daf53f37b1d6d109d9477">03046</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#adb90db62ce2daf53f37b1d6d109d9477">bgx_quad</a>                     : 1;
<a name="l03047"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a14ca59b86329cce3890528a47849f399">03047</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a14ca59b86329cce3890528a47849f399">sata</a>                         : 1;
<a name="l03048"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#abbbb366a7ee953134444b08e614ea01b">03048</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#abbbb366a7ee953134444b08e614ea01b">srio</a>                         : 1;
<a name="l03049"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#ad70ef7e47fd2bc54493d56056c63a11b">03049</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#ad70ef7e47fd2bc54493d56056c63a11b">rmac</a>                         : 1;
<a name="l03050"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a3e8cb61c8e51f6237f527de6c9a5c299">03050</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a3e8cb61c8e51f6237f527de6c9a5c299">rmac_pipe</a>                    : 1;
<a name="l03051"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a25561bd8460490999884396d1e00b249">03051</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html#a25561bd8460490999884396d1e00b249">reserved_9_63</a>                : 55;
<a name="l03052"></a>03052 <span class="preprocessor">#endif</span>
<a name="l03053"></a>03053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__cfg.html#a79f87c20ff107e1f4a7b261ecd303e35">s</a>;
<a name="l03054"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html">03054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html">cvmx_gserx_cfg_cn73xx</a> {
<a name="l03055"></a>03055 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a1759235d4c5df8bb98efa644a9ae9a15">reserved_6_63</a>                : 58;
<a name="l03057"></a>03057     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#afedcde02c01d26654b20e01f5bf48649">sata</a>                         : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for SATA mode. [SATA] must not be set</span>
<a name="l03058"></a>03058 <span class="comment">                                                         when either of [BGX,PCIE] are set. [SATA] must only be set for DLM4 (i.e. GSER4). */</span>
<a name="l03059"></a>03059     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a9e6debfb38939418703c5260e324c1f0">bgx_quad</a>                     : 1;  <span class="comment">/**&lt; When set, indicates the QLM is in BGX quad aggregation mode. [BGX_QUAD] must only be</span>
<a name="l03060"></a>03060 <span class="comment">                                                         set when [BGX] is set and [BGX_DUAL] is clear.</span>
<a name="l03061"></a>03061 <span class="comment">                                                         When [BGX_QUAD] is set, GSER bundles all four lanes for one BGX controller.</span>
<a name="l03062"></a>03062 <span class="comment">                                                         [BGX_QUAD] must only be set for the XAUI/DXAUI and XLAUI protocols.</span>
<a name="l03063"></a>03063 <span class="comment">                                                         [BGX_QUAD] must not be set in a DLM. */</span>
<a name="l03064"></a>03064     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aff0016293a64dab7d700edae0f98205b">bgx_dual</a>                     : 1;  <span class="comment">/**&lt; When set, indicates the QLM is in BGX dual aggregation mode. [BGX_DUAL] must only be</span>
<a name="l03065"></a>03065 <span class="comment">                                                         set when [BGX] is also set and [BGX_QUAD] is clear.</span>
<a name="l03066"></a>03066 <span class="comment">                                                         When [BGX_DUAL] is set, GSER bundles lanes 0 and 1 for one BGX controller and bundles</span>
<a name="l03067"></a>03067 <span class="comment">                                                         lanes 2 and 3 for another BGX controller. [BGX_DUAL] must only be set for the RXAUI</span>
<a name="l03068"></a>03068 <span class="comment">                                                         protocol.</span>
<a name="l03069"></a>03069 <span class="comment">                                                         [BGX_DUAL] must not be set in a DLM. */</span>
<a name="l03070"></a>03070     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#ac71df41d69e0cfe50f5215f5b436cfe2">bgx</a>                          : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for BGX mode. [BGX] must not be set</span>
<a name="l03071"></a>03071 <span class="comment">                                                         when either of [SATA,PCIE] are set.</span>
<a name="l03072"></a>03072 <span class="comment">                                                         When [BGX] is set and both [BGX_DUAL,BGX_QUAD] are clear, GSER exposes each lane to an</span>
<a name="l03073"></a>03073 <span class="comment">                                                         independent BGX controller. */</span>
<a name="l03074"></a>03074     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a2c2859c92d01cad3e54766f5c9806c92">ila</a>                          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03075"></a>03075     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aea284bc69a3473353f23678528de7a65">pcie</a>                         : 1;  <span class="comment">/**&lt; Indicates the GSER is configured for PCIE mode. [PCIE] must not be set when</span>
<a name="l03076"></a>03076 <span class="comment">                                                         either of [SATA,BGX] are set. */</span>
<a name="l03077"></a>03077 <span class="preprocessor">#else</span>
<a name="l03078"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aea284bc69a3473353f23678528de7a65">03078</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aea284bc69a3473353f23678528de7a65">pcie</a>                         : 1;
<a name="l03079"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a2c2859c92d01cad3e54766f5c9806c92">03079</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a2c2859c92d01cad3e54766f5c9806c92">ila</a>                          : 1;
<a name="l03080"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#ac71df41d69e0cfe50f5215f5b436cfe2">03080</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#ac71df41d69e0cfe50f5215f5b436cfe2">bgx</a>                          : 1;
<a name="l03081"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aff0016293a64dab7d700edae0f98205b">03081</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#aff0016293a64dab7d700edae0f98205b">bgx_dual</a>                     : 1;
<a name="l03082"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a9e6debfb38939418703c5260e324c1f0">03082</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a9e6debfb38939418703c5260e324c1f0">bgx_quad</a>                     : 1;
<a name="l03083"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#afedcde02c01d26654b20e01f5bf48649">03083</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#afedcde02c01d26654b20e01f5bf48649">sata</a>                         : 1;
<a name="l03084"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a1759235d4c5df8bb98efa644a9ae9a15">03084</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn73xx.html#a1759235d4c5df8bb98efa644a9ae9a15">reserved_6_63</a>                : 58;
<a name="l03085"></a>03085 <span class="preprocessor">#endif</span>
<a name="l03086"></a>03086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__cfg.html#ad84536fc77dfe49099853dcd428abb38">cn73xx</a>;
<a name="l03087"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html">03087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html">cvmx_gserx_cfg_cn78xx</a> {
<a name="l03088"></a>03088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03089"></a>03089 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a35eb79dc7572be42751774ad177d5ff2">reserved_5_63</a>                : 59;
<a name="l03090"></a>03090     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#aae4a07622f0956f05da9a62ddc8487be">bgx_quad</a>                     : 1;  <span class="comment">/**&lt; When set, indicates the QLM is in BGX quad aggregation mode. [BGX_QUAD] must only be</span>
<a name="l03091"></a>03091 <span class="comment">                                                         set when [BGX] is set and [BGX_DUAL] is clear.</span>
<a name="l03092"></a>03092 <span class="comment">                                                         When [BGX_QUAD] is set, GSER bundles all four lanes for one BGX controller.</span>
<a name="l03093"></a>03093 <span class="comment">                                                         [BGX_QUAD] must only be set for the XAUI/DXAUI and XLAUI protocols. */</span>
<a name="l03094"></a>03094     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5d506cb803aeae3fcc4012b39ae6723c">bgx_dual</a>                     : 1;  <span class="comment">/**&lt; When set, indicates the QLM is in BGX dual aggregation mode. [BGX_DUAL] must only be</span>
<a name="l03095"></a>03095 <span class="comment">                                                         set when [BGX] is also set and [BGX_QUAD] is clear.</span>
<a name="l03096"></a>03096 <span class="comment">                                                         When [BGX_DUAL] is set, GSER bundles lanes 0 and 1 for one BGX controller and bundles</span>
<a name="l03097"></a>03097 <span class="comment">                                                         lanes 2 and 3 for another BGX controller. [BGX_DUAL] must only be set for the RXAUI</span>
<a name="l03098"></a>03098 <span class="comment">                                                         protocol. */</span>
<a name="l03099"></a>03099     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#ad78d6867d193e42de83e7bce1de7b378">bgx</a>                          : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for BGX mode. [BGX] must not be set</span>
<a name="l03100"></a>03100 <span class="comment">                                                         when either of [ILA,PCIE] are set. For CCPI links, [BGX] must be clear.</span>
<a name="l03101"></a>03101 <span class="comment">                                                         When [BGX] is set and both [BGX_DUAL,BGX_QUAD] are clear, GSER exposes each lane to an</span>
<a name="l03102"></a>03102 <span class="comment">                                                         independent BGX controller. */</span>
<a name="l03103"></a>03103     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a8196970acf8c71c2d9171f03a52699d9">ila</a>                          : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for ILK/ILA/CCPI mode. [ILA] must not be set</span>
<a name="l03104"></a>03104 <span class="comment">                                                         when either of [BGX,PCIE] are set. For CCPI QLMs, [ILA] must be set. */</span>
<a name="l03105"></a>03105     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5a195c22405e295fddbec66ad3cd7f73">pcie</a>                         : 1;  <span class="comment">/**&lt; When set, indicates the GSER is configured for PCIE mode. [PCIE] must not be</span>
<a name="l03106"></a>03106 <span class="comment">                                                         set when either of [ILA,BGX] are set. For CCPI QLMs, [PCIE] must be clear. */</span>
<a name="l03107"></a>03107 <span class="preprocessor">#else</span>
<a name="l03108"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5a195c22405e295fddbec66ad3cd7f73">03108</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5a195c22405e295fddbec66ad3cd7f73">pcie</a>                         : 1;
<a name="l03109"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a8196970acf8c71c2d9171f03a52699d9">03109</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a8196970acf8c71c2d9171f03a52699d9">ila</a>                          : 1;
<a name="l03110"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#ad78d6867d193e42de83e7bce1de7b378">03110</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#ad78d6867d193e42de83e7bce1de7b378">bgx</a>                          : 1;
<a name="l03111"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5d506cb803aeae3fcc4012b39ae6723c">03111</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a5d506cb803aeae3fcc4012b39ae6723c">bgx_dual</a>                     : 1;
<a name="l03112"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#aae4a07622f0956f05da9a62ddc8487be">03112</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#aae4a07622f0956f05da9a62ddc8487be">bgx_quad</a>                     : 1;
<a name="l03113"></a><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a35eb79dc7572be42751774ad177d5ff2">03113</a>     uint64_t <a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html#a35eb79dc7572be42751774ad177d5ff2">reserved_5_63</a>                : 59;
<a name="l03114"></a>03114 <span class="preprocessor">#endif</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__cfg.html#acb6dad537885046983b32f9d819af0ab">cn78xx</a>;
<a name="l03116"></a><a class="code" href="unioncvmx__gserx__cfg.html#a2596a5f7b72a25522b2f2bb77e041257">03116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__cn78xx.html">cvmx_gserx_cfg_cn78xx</a>          <a class="code" href="unioncvmx__gserx__cfg.html#a2596a5f7b72a25522b2f2bb77e041257">cn78xxp1</a>;
<a name="l03117"></a><a class="code" href="unioncvmx__gserx__cfg.html#a8f1be576dc3830733950a9e3c7b11aec">03117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__cfg_1_1cvmx__gserx__cfg__s.html">cvmx_gserx_cfg_s</a>               <a class="code" href="unioncvmx__gserx__cfg.html#a8f1be576dc3830733950a9e3c7b11aec">cnf75xx</a>;
<a name="l03118"></a>03118 };
<a name="l03119"></a><a class="code" href="cvmx-gserx-defs_8h.html#aca154a935ed6229f4ecac249bef30d58">03119</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__cfg.html" title="cvmx_gser::_cfg">cvmx_gserx_cfg</a> <a class="code" href="unioncvmx__gserx__cfg.html" title="cvmx_gser::_cfg">cvmx_gserx_cfg_t</a>;
<a name="l03120"></a>03120 <span class="comment"></span>
<a name="l03121"></a>03121 <span class="comment">/**</span>
<a name="l03122"></a>03122 <span class="comment"> * cvmx_gser#_dbg</span>
<a name="l03123"></a>03123 <span class="comment"> */</span>
<a name="l03124"></a><a class="code" href="unioncvmx__gserx__dbg.html">03124</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dbg.html" title="cvmx_gser::_dbg">cvmx_gserx_dbg</a> {
<a name="l03125"></a><a class="code" href="unioncvmx__gserx__dbg.html#ad1a7fe4a1a37cdde7e2240bb850372d9">03125</a>     uint64_t <a class="code" href="unioncvmx__gserx__dbg.html#ad1a7fe4a1a37cdde7e2240bb850372d9">u64</a>;
<a name="l03126"></a><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">03126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">cvmx_gserx_dbg_s</a> {
<a name="l03127"></a>03127 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03128"></a>03128 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#abd04235c802b37692acd431597661440">reserved_1_63</a>                : 63;
<a name="l03129"></a>03129     uint64_t <a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#a168d0e95bee5b721a9d12e708c6c6444">rxqtm_on</a>                     : 1;  <span class="comment">/**&lt; For non-BGX configurations, setting this bit enables the RX FIFOs. This allows</span>
<a name="l03130"></a>03130 <span class="comment">                                                         received data to become visible to the RSL debug port. For diagnostic use only. */</span>
<a name="l03131"></a>03131 <span class="preprocessor">#else</span>
<a name="l03132"></a><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#a168d0e95bee5b721a9d12e708c6c6444">03132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#a168d0e95bee5b721a9d12e708c6c6444">rxqtm_on</a>                     : 1;
<a name="l03133"></a><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#abd04235c802b37692acd431597661440">03133</a>     uint64_t <a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html#abd04235c802b37692acd431597661440">reserved_1_63</a>                : 63;
<a name="l03134"></a>03134 <span class="preprocessor">#endif</span>
<a name="l03135"></a>03135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dbg.html#ae8dd6d68eb907a13d0d31cdae8e177a7">s</a>;
<a name="l03136"></a><a class="code" href="unioncvmx__gserx__dbg.html#a3af39fc4191eca180ab65c1fe6670460">03136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">cvmx_gserx_dbg_s</a>               <a class="code" href="unioncvmx__gserx__dbg.html#a3af39fc4191eca180ab65c1fe6670460">cn73xx</a>;
<a name="l03137"></a><a class="code" href="unioncvmx__gserx__dbg.html#aa4ce580bc8107d4d9e74404262dc2cad">03137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">cvmx_gserx_dbg_s</a>               <a class="code" href="unioncvmx__gserx__dbg.html#aa4ce580bc8107d4d9e74404262dc2cad">cn78xx</a>;
<a name="l03138"></a><a class="code" href="unioncvmx__gserx__dbg.html#ab044e3e26d03146e5e31098729ee9d71">03138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">cvmx_gserx_dbg_s</a>               <a class="code" href="unioncvmx__gserx__dbg.html#ab044e3e26d03146e5e31098729ee9d71">cn78xxp1</a>;
<a name="l03139"></a><a class="code" href="unioncvmx__gserx__dbg.html#a891748d761ce2b7fe92305f8e53a887c">03139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dbg_1_1cvmx__gserx__dbg__s.html">cvmx_gserx_dbg_s</a>               <a class="code" href="unioncvmx__gserx__dbg.html#a891748d761ce2b7fe92305f8e53a887c">cnf75xx</a>;
<a name="l03140"></a>03140 };
<a name="l03141"></a><a class="code" href="cvmx-gserx-defs_8h.html#af2f66faf1637ec7a3f2cdf7f1172b66f">03141</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dbg.html" title="cvmx_gser::_dbg">cvmx_gserx_dbg</a> <a class="code" href="unioncvmx__gserx__dbg.html" title="cvmx_gser::_dbg">cvmx_gserx_dbg_t</a>;
<a name="l03142"></a>03142 <span class="comment"></span>
<a name="l03143"></a>03143 <span class="comment">/**</span>
<a name="l03144"></a>03144 <span class="comment"> * cvmx_gser#_dlm#_loopbk_en</span>
<a name="l03145"></a>03145 <span class="comment"> *</span>
<a name="l03146"></a>03146 <span class="comment"> * DLM0 Tx-to-Rx Loopback Enable.</span>
<a name="l03147"></a>03147 <span class="comment"> *</span>
<a name="l03148"></a>03148 <span class="comment"> */</span>
<a name="l03149"></a><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html">03149</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html" title="cvmx_gser::_dlm::_loopbk_en">cvmx_gserx_dlmx_loopbk_en</a> {
<a name="l03150"></a><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#ad849d059dfcef63d7f5a4cc4d06e16f7">03150</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#ad849d059dfcef63d7f5a4cc4d06e16f7">u64</a>;
<a name="l03151"></a><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html">03151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html">cvmx_gserx_dlmx_loopbk_en_s</a> {
<a name="l03152"></a>03152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a97f6a5c319d59894f9904d199334dbdd">reserved_9_63</a>                : 55;
<a name="l03154"></a>03154     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a3f8cf661535b0368f0a493e52ce4fa7c">lane1_loopbk_en</a>              : 1;  <span class="comment">/**&lt; Lane 1 Tx-to-Rx Loopback Enable.  When this signal is</span>
<a name="l03155"></a>03155 <span class="comment">                                                         asserted, data from the transmit predriver is looped back</span>
<a name="l03156"></a>03156 <span class="comment">                                                         to the receive slivers.  LOS is bypassed and based on the</span>
<a name="l03157"></a>03157 <span class="comment">                                                         txN_en input so that rxN_los = !txN_data_en. */</span>
<a name="l03158"></a>03158     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a06a90709f542d864641deb7816c8be0b">reserved_1_7</a>                 : 7;
<a name="l03159"></a>03159     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#ad7f6745d7f119766592cd2ca04829b78">lane0_loopbk_en</a>              : 1;  <span class="comment">/**&lt; Lane 0 Tx-to-Rx Loopback Enable.  When this signal is</span>
<a name="l03160"></a>03160 <span class="comment">                                                         asserted, data from the transmit predriver is looped back</span>
<a name="l03161"></a>03161 <span class="comment">                                                         to the receive slivers.  LOS is bypassed and based on the</span>
<a name="l03162"></a>03162 <span class="comment">                                                         txN_en input so that rxN_los = !txN_data_en. */</span>
<a name="l03163"></a>03163 <span class="preprocessor">#else</span>
<a name="l03164"></a><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#ad7f6745d7f119766592cd2ca04829b78">03164</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#ad7f6745d7f119766592cd2ca04829b78">lane0_loopbk_en</a>              : 1;
<a name="l03165"></a><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a06a90709f542d864641deb7816c8be0b">03165</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a06a90709f542d864641deb7816c8be0b">reserved_1_7</a>                 : 7;
<a name="l03166"></a><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a3f8cf661535b0368f0a493e52ce4fa7c">03166</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a3f8cf661535b0368f0a493e52ce4fa7c">lane1_loopbk_en</a>              : 1;
<a name="l03167"></a><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a97f6a5c319d59894f9904d199334dbdd">03167</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html#a97f6a5c319d59894f9904d199334dbdd">reserved_9_63</a>                : 55;
<a name="l03168"></a>03168 <span class="preprocessor">#endif</span>
<a name="l03169"></a>03169 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#a518a1a7292491644e33f824ebcd2c2cb">s</a>;
<a name="l03170"></a><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#a14f9c7be0b0c1f9fc3751ad0e960f90b">03170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html">cvmx_gserx_dlmx_loopbk_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#a14f9c7be0b0c1f9fc3751ad0e960f90b">cn70xx</a>;
<a name="l03171"></a><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#acc80dc054632f48cf8a79bd281e1f0bb">03171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__loopbk__en_1_1cvmx__gserx__dlmx__loopbk__en__s.html">cvmx_gserx_dlmx_loopbk_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html#acc80dc054632f48cf8a79bd281e1f0bb">cn70xxp1</a>;
<a name="l03172"></a>03172 };
<a name="l03173"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae0ad0f0e23023be40967c68e5f8eb218">03173</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html" title="cvmx_gser::_dlm::_loopbk_en">cvmx_gserx_dlmx_loopbk_en</a> <a class="code" href="unioncvmx__gserx__dlmx__loopbk__en.html" title="cvmx_gser::_dlm::_loopbk_en">cvmx_gserx_dlmx_loopbk_en_t</a>;
<a name="l03174"></a>03174 <span class="comment"></span>
<a name="l03175"></a>03175 <span class="comment">/**</span>
<a name="l03176"></a>03176 <span class="comment"> * cvmx_gser#_dlm#_los_bias</span>
<a name="l03177"></a>03177 <span class="comment"> *</span>
<a name="l03178"></a>03178 <span class="comment"> * DLM Loss-of-Signal Detector Threshold Level Control.</span>
<a name="l03179"></a>03179 <span class="comment"> *</span>
<a name="l03180"></a>03180 <span class="comment"> */</span>
<a name="l03181"></a><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html">03181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html" title="cvmx_gser::_dlm::_los_bias">cvmx_gserx_dlmx_los_bias</a> {
<a name="l03182"></a><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a8975be9055803f0599deb39972069587">03182</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a8975be9055803f0599deb39972069587">u64</a>;
<a name="l03183"></a><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html">03183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html">cvmx_gserx_dlmx_los_bias_s</a> {
<a name="l03184"></a>03184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03185"></a>03185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#aed306dcc605a61b63c03323eb8ec0316">reserved_3_63</a>                : 61;
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#add2abbb794dced4c4f944e58617e556d">los_bias</a>                     : 3;  <span class="comment">/**&lt; A positive, binary bit setting change results in a</span>
<a name="l03187"></a>03187 <span class="comment">                                                         +15mVp incremental change in the LOS threshold.  A negative</span>
<a name="l03188"></a>03188 <span class="comment">                                                         bit setting change results in a -15-mVp incremental change</span>
<a name="l03189"></a>03189 <span class="comment">                                                         in the LOS threshold.  The 3&apos;b000 setting is reserved and</span>
<a name="l03190"></a>03190 <span class="comment">                                                         must not be used.</span>
<a name="l03191"></a>03191 <span class="comment">                                                         0x0: Reserved</span>
<a name="l03192"></a>03192 <span class="comment">                                                         0x1: 120 mV (default CEI)</span>
<a name="l03193"></a>03193 <span class="comment">                                                         0x2: 135 mV (default PCIe/SATA)</span>
<a name="l03194"></a>03194 <span class="comment">                                                         0x3: 150 mV</span>
<a name="l03195"></a>03195 <span class="comment">                                                         0x4:  45 mV</span>
<a name="l03196"></a>03196 <span class="comment">                                                         0x5:  60 mV</span>
<a name="l03197"></a>03197 <span class="comment">                                                         0x6:  75 mV</span>
<a name="l03198"></a>03198 <span class="comment">                                                         0x7:  90 mV */</span>
<a name="l03199"></a>03199 <span class="preprocessor">#else</span>
<a name="l03200"></a><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#add2abbb794dced4c4f944e58617e556d">03200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#add2abbb794dced4c4f944e58617e556d">los_bias</a>                     : 3;
<a name="l03201"></a><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#aed306dcc605a61b63c03323eb8ec0316">03201</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html#aed306dcc605a61b63c03323eb8ec0316">reserved_3_63</a>                : 61;
<a name="l03202"></a>03202 <span class="preprocessor">#endif</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#adfa7782299232efb9b800c015515f4f2">s</a>;
<a name="l03204"></a><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a680990b232e5bebd18036adcf3dcba12">03204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html">cvmx_gserx_dlmx_los_bias_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a680990b232e5bebd18036adcf3dcba12">cn70xx</a>;
<a name="l03205"></a><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a98465ac27959b6b38e51220cc8d6b978">03205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__bias_1_1cvmx__gserx__dlmx__los__bias__s.html">cvmx_gserx_dlmx_los_bias_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__los__bias.html#a98465ac27959b6b38e51220cc8d6b978">cn70xxp1</a>;
<a name="l03206"></a>03206 };
<a name="l03207"></a><a class="code" href="cvmx-gserx-defs_8h.html#a508414bb00ed72aa5cdc475f39fe74de">03207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__los__bias.html" title="cvmx_gser::_dlm::_los_bias">cvmx_gserx_dlmx_los_bias</a> <a class="code" href="unioncvmx__gserx__dlmx__los__bias.html" title="cvmx_gser::_dlm::_los_bias">cvmx_gserx_dlmx_los_bias_t</a>;
<a name="l03208"></a>03208 <span class="comment"></span>
<a name="l03209"></a>03209 <span class="comment">/**</span>
<a name="l03210"></a>03210 <span class="comment"> * cvmx_gser#_dlm#_los_level</span>
<a name="l03211"></a>03211 <span class="comment"> *</span>
<a name="l03212"></a>03212 <span class="comment"> * DLM Loss-of-Signal Sensitivity Level Contol.</span>
<a name="l03213"></a>03213 <span class="comment"> *</span>
<a name="l03214"></a>03214 <span class="comment"> */</span>
<a name="l03215"></a><a class="code" href="unioncvmx__gserx__dlmx__los__level.html">03215</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__los__level.html" title="cvmx_gser::_dlm::_los_level">cvmx_gserx_dlmx_los_level</a> {
<a name="l03216"></a><a class="code" href="unioncvmx__gserx__dlmx__los__level.html#a699d76dc4064df506f675eb324ad2370">03216</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__los__level.html#a699d76dc4064df506f675eb324ad2370">u64</a>;
<a name="l03217"></a><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html">03217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html">cvmx_gserx_dlmx_los_level_s</a> {
<a name="l03218"></a>03218 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03219"></a>03219 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#a502482328e0d41accc5d2615b5b60497">reserved_5_63</a>                : 59;
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#aa059e39bc33b628de83e4c05c6e174c2">los_level</a>                    : 5;  <span class="comment">/**&lt; Sets the sesitivity level for the Loss-of-Signal</span>
<a name="l03221"></a>03221 <span class="comment">                                                         detector.  This signal must be set to 5&apos;b01001. */</span>
<a name="l03222"></a>03222 <span class="preprocessor">#else</span>
<a name="l03223"></a><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#aa059e39bc33b628de83e4c05c6e174c2">03223</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#aa059e39bc33b628de83e4c05c6e174c2">los_level</a>                    : 5;
<a name="l03224"></a><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#a502482328e0d41accc5d2615b5b60497">03224</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html#a502482328e0d41accc5d2615b5b60497">reserved_5_63</a>                : 59;
<a name="l03225"></a>03225 <span class="preprocessor">#endif</span>
<a name="l03226"></a>03226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__los__level.html#a3abbc6055faa805ef1984010aa78f935">s</a>;
<a name="l03227"></a><a class="code" href="unioncvmx__gserx__dlmx__los__level.html#ae818cf0d7f93ab9f35e096fb3e59f6b1">03227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html">cvmx_gserx_dlmx_los_level_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__los__level.html#ae818cf0d7f93ab9f35e096fb3e59f6b1">cn70xx</a>;
<a name="l03228"></a><a class="code" href="unioncvmx__gserx__dlmx__los__level.html#a73721689522e385bf230dc3e409afe99">03228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__los__level_1_1cvmx__gserx__dlmx__los__level__s.html">cvmx_gserx_dlmx_los_level_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__los__level.html#a73721689522e385bf230dc3e409afe99">cn70xxp1</a>;
<a name="l03229"></a>03229 };
<a name="l03230"></a><a class="code" href="cvmx-gserx-defs_8h.html#a22c84517dd8a233588bcb29552384dd9">03230</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__los__level.html" title="cvmx_gser::_dlm::_los_level">cvmx_gserx_dlmx_los_level</a> <a class="code" href="unioncvmx__gserx__dlmx__los__level.html" title="cvmx_gser::_dlm::_los_level">cvmx_gserx_dlmx_los_level_t</a>;
<a name="l03231"></a>03231 <span class="comment"></span>
<a name="l03232"></a>03232 <span class="comment">/**</span>
<a name="l03233"></a>03233 <span class="comment"> * cvmx_gser#_dlm#_misc_status</span>
<a name="l03234"></a>03234 <span class="comment"> *</span>
<a name="l03235"></a>03235 <span class="comment"> * DLM0 Miscellaneous Status.</span>
<a name="l03236"></a>03236 <span class="comment"> *</span>
<a name="l03237"></a>03237 <span class="comment"> */</span>
<a name="l03238"></a><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html">03238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html" title="cvmx_gser::_dlm::_misc_status">cvmx_gserx_dlmx_misc_status</a> {
<a name="l03239"></a><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#a354cd5ba3df1c9e1fbd1010a51a1ce77">03239</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#a354cd5ba3df1c9e1fbd1010a51a1ce77">u64</a>;
<a name="l03240"></a><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html">03240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html">cvmx_gserx_dlmx_misc_status_s</a> {
<a name="l03241"></a>03241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a6686a9b3f413ab935c6aa93f55ba9f2d">reserved_9_63</a>                : 55;
<a name="l03243"></a>03243     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a59546e650453c846c66336e5fbc82fd5">tx1_uflow</a>                    : 1;  <span class="comment">/**&lt; When set, indicates transmit FIFO underflow</span>
<a name="l03244"></a>03244 <span class="comment">                                                         has occured on lane 1. */</span>
<a name="l03245"></a>03245     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a35469e4c2053fb6e45823e1a11266422">reserved_1_7</a>                 : 7;
<a name="l03246"></a>03246     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a2fd2f8a10127aae46ff4d7bf03d0025e">tx0_uflow</a>                    : 1;  <span class="comment">/**&lt; When set, indicates transmit FIFO underflow</span>
<a name="l03247"></a>03247 <span class="comment">                                                         has occured on lane 0. */</span>
<a name="l03248"></a>03248 <span class="preprocessor">#else</span>
<a name="l03249"></a><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a2fd2f8a10127aae46ff4d7bf03d0025e">03249</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a2fd2f8a10127aae46ff4d7bf03d0025e">tx0_uflow</a>                    : 1;
<a name="l03250"></a><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a35469e4c2053fb6e45823e1a11266422">03250</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a35469e4c2053fb6e45823e1a11266422">reserved_1_7</a>                 : 7;
<a name="l03251"></a><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a59546e650453c846c66336e5fbc82fd5">03251</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a59546e650453c846c66336e5fbc82fd5">tx1_uflow</a>                    : 1;
<a name="l03252"></a><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a6686a9b3f413ab935c6aa93f55ba9f2d">03252</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html#a6686a9b3f413ab935c6aa93f55ba9f2d">reserved_9_63</a>                : 55;
<a name="l03253"></a>03253 <span class="preprocessor">#endif</span>
<a name="l03254"></a>03254 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#a4702809461e778fbd6921d45a98047f8">s</a>;
<a name="l03255"></a><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#ac3a5347bcfe8537c7255fe3b2ee5200f">03255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html">cvmx_gserx_dlmx_misc_status_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#ac3a5347bcfe8537c7255fe3b2ee5200f">cn70xx</a>;
<a name="l03256"></a><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#a00f30c53feaac013f41139664639995f">03256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__misc__status_1_1cvmx__gserx__dlmx__misc__status__s.html">cvmx_gserx_dlmx_misc_status_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__misc__status.html#a00f30c53feaac013f41139664639995f">cn70xxp1</a>;
<a name="l03257"></a>03257 };
<a name="l03258"></a><a class="code" href="cvmx-gserx-defs_8h.html#a60d9b0eff3bdd11210f318308d846d8f">03258</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__misc__status.html" title="cvmx_gser::_dlm::_misc_status">cvmx_gserx_dlmx_misc_status</a> <a class="code" href="unioncvmx__gserx__dlmx__misc__status.html" title="cvmx_gser::_dlm::_misc_status">cvmx_gserx_dlmx_misc_status_t</a>;
<a name="l03259"></a>03259 <span class="comment"></span>
<a name="l03260"></a>03260 <span class="comment">/**</span>
<a name="l03261"></a>03261 <span class="comment"> * cvmx_gser#_dlm#_mpll_en</span>
<a name="l03262"></a>03262 <span class="comment"> *</span>
<a name="l03263"></a>03263 <span class="comment"> * DLM0 PHY PLL Enable.</span>
<a name="l03264"></a>03264 <span class="comment"> *</span>
<a name="l03265"></a>03265 <span class="comment"> */</span>
<a name="l03266"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html">03266</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html" title="cvmx_gser::_dlm::_mpll_en">cvmx_gserx_dlmx_mpll_en</a> {
<a name="l03267"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a3fecc47a857544a37f55badb5e31e0b9">03267</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a3fecc47a857544a37f55badb5e31e0b9">u64</a>;
<a name="l03268"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html">03268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html">cvmx_gserx_dlmx_mpll_en_s</a> {
<a name="l03269"></a>03269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03270"></a>03270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a537e037617b048214930fab27317f713">reserved_1_63</a>                : 63;
<a name="l03271"></a>03271     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a1b80caf7ce8721ba9f1964ad1cf42477">mpll_en</a>                      : 1;  <span class="comment">/**&lt; When deasserted, the MPLL is off and the PHY is in P2 state. */</span>
<a name="l03272"></a>03272 <span class="preprocessor">#else</span>
<a name="l03273"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a1b80caf7ce8721ba9f1964ad1cf42477">03273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a1b80caf7ce8721ba9f1964ad1cf42477">mpll_en</a>                      : 1;
<a name="l03274"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a537e037617b048214930fab27317f713">03274</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html#a537e037617b048214930fab27317f713">reserved_1_63</a>                : 63;
<a name="l03275"></a>03275 <span class="preprocessor">#endif</span>
<a name="l03276"></a>03276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a92d588a20f808016510986fdce841316">s</a>;
<a name="l03277"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a438576985309bf6026294b0bd19d7ca3">03277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html">cvmx_gserx_dlmx_mpll_en_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a438576985309bf6026294b0bd19d7ca3">cn70xx</a>;
<a name="l03278"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a96a03e8a6c665c365de355f5a29d0fd7">03278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__en_1_1cvmx__gserx__dlmx__mpll__en__s.html">cvmx_gserx_dlmx_mpll_en_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html#a96a03e8a6c665c365de355f5a29d0fd7">cn70xxp1</a>;
<a name="l03279"></a>03279 };
<a name="l03280"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1428ae81aba28063d67202d7a9992202">03280</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html" title="cvmx_gser::_dlm::_mpll_en">cvmx_gserx_dlmx_mpll_en</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__en.html" title="cvmx_gser::_dlm::_mpll_en">cvmx_gserx_dlmx_mpll_en_t</a>;
<a name="l03281"></a>03281 <span class="comment"></span>
<a name="l03282"></a>03282 <span class="comment">/**</span>
<a name="l03283"></a>03283 <span class="comment"> * cvmx_gser#_dlm#_mpll_half_rate</span>
<a name="l03284"></a>03284 <span class="comment"> *</span>
<a name="l03285"></a>03285 <span class="comment"> * DLM MPLL Low-Power Mode Enable.</span>
<a name="l03286"></a>03286 <span class="comment"> *</span>
<a name="l03287"></a>03287 <span class="comment"> */</span>
<a name="l03288"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html">03288</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html" title="cvmx_gser::_dlm::_mpll_half_rate">cvmx_gserx_dlmx_mpll_half_rate</a> {
<a name="l03289"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#af1045dfb7065ed7d5c7481947dee8d16">03289</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#af1045dfb7065ed7d5c7481947dee8d16">u64</a>;
<a name="l03290"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html">cvmx_gserx_dlmx_mpll_half_rate_s</a> {
<a name="l03291"></a>03291 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#af01e07230389d21c4ba81e775eb1bcb8">reserved_1_63</a>                : 63;
<a name="l03293"></a>03293     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#ac3c67a3f03dea1dd57f990cf7453e663">mpll_half_rate</a>               : 1;  <span class="comment">/**&lt; Enables a low-power mode feature for the MPLL block.  This signal</span>
<a name="l03294"></a>03294 <span class="comment">                                                         should be asserted only when the MPLL is operating at a clock rate</span>
<a name="l03295"></a>03295 <span class="comment">                                                         less than or equal to 1.5626 GHz. */</span>
<a name="l03296"></a>03296 <span class="preprocessor">#else</span>
<a name="l03297"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#ac3c67a3f03dea1dd57f990cf7453e663">03297</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#ac3c67a3f03dea1dd57f990cf7453e663">mpll_half_rate</a>               : 1;
<a name="l03298"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#af01e07230389d21c4ba81e775eb1bcb8">03298</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html#af01e07230389d21c4ba81e775eb1bcb8">reserved_1_63</a>                : 63;
<a name="l03299"></a>03299 <span class="preprocessor">#endif</span>
<a name="l03300"></a>03300 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#aaffc211c4901a6bb1fd80192f4f065b2">s</a>;
<a name="l03301"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#a7c985275827d69b5efc31967fb872c32">03301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html">cvmx_gserx_dlmx_mpll_half_rate_s</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#a7c985275827d69b5efc31967fb872c32">cn70xx</a>;
<a name="l03302"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#a8ceb6cae5354b4088c11375e6c787c8f">03302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__half__rate_1_1cvmx__gserx__dlmx__mpll__half__rate__s.html">cvmx_gserx_dlmx_mpll_half_rate_s</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html#a8ceb6cae5354b4088c11375e6c787c8f">cn70xxp1</a>;
<a name="l03303"></a>03303 };
<a name="l03304"></a><a class="code" href="cvmx-gserx-defs_8h.html#afeb6119ea11ae8ca46cddc017925b73d">03304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html" title="cvmx_gser::_dlm::_mpll_half_rate">cvmx_gserx_dlmx_mpll_half_rate</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__half__rate.html" title="cvmx_gser::_dlm::_mpll_half_rate">cvmx_gserx_dlmx_mpll_half_rate_t</a>;
<a name="l03305"></a>03305 <span class="comment"></span>
<a name="l03306"></a>03306 <span class="comment">/**</span>
<a name="l03307"></a>03307 <span class="comment"> * cvmx_gser#_dlm#_mpll_multiplier</span>
<a name="l03308"></a>03308 <span class="comment"> *</span>
<a name="l03309"></a>03309 <span class="comment"> * DLM MPLL Frequency Multiplier Control.</span>
<a name="l03310"></a>03310 <span class="comment"> *</span>
<a name="l03311"></a>03311 <span class="comment"> */</span>
<a name="l03312"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html">03312</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html" title="cvmx_gser::_dlm::_mpll_multiplier">cvmx_gserx_dlmx_mpll_multiplier</a> {
<a name="l03313"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#a7ee54d0b7e8b08cbc2ec083744a8f4b3">03313</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#a7ee54d0b7e8b08cbc2ec083744a8f4b3">u64</a>;
<a name="l03314"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html">03314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html">cvmx_gserx_dlmx_mpll_multiplier_s</a> {
<a name="l03315"></a>03315 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03316"></a>03316 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#aed3758f6c1576966cbcee9817e6cb29f">reserved_7_63</a>                : 57;
<a name="l03317"></a>03317     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#a41ca3a8e1b2a1ca632af94b71c41360c">mpll_multiplier</a>              : 7;  <span class="comment">/**&lt; Multiples the reference clock to a frequency suitable for</span>
<a name="l03318"></a>03318 <span class="comment">                                                         intended operating speed. */</span>
<a name="l03319"></a>03319 <span class="preprocessor">#else</span>
<a name="l03320"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#a41ca3a8e1b2a1ca632af94b71c41360c">03320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#a41ca3a8e1b2a1ca632af94b71c41360c">mpll_multiplier</a>              : 7;
<a name="l03321"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#aed3758f6c1576966cbcee9817e6cb29f">03321</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html#aed3758f6c1576966cbcee9817e6cb29f">reserved_7_63</a>                : 57;
<a name="l03322"></a>03322 <span class="preprocessor">#endif</span>
<a name="l03323"></a>03323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#a9a31d6bba71a959a817b801057f176c7">s</a>;
<a name="l03324"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#acea4bbcebe1b6c01b70707a4ab2bd181">03324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html">cvmx_gserx_dlmx_mpll_multiplier_s</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#acea4bbcebe1b6c01b70707a4ab2bd181">cn70xx</a>;
<a name="l03325"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#a20d2f48d7f9ee332c94cc625fe7d9900">03325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__multiplier_1_1cvmx__gserx__dlmx__mpll__multiplier__s.html">cvmx_gserx_dlmx_mpll_multiplier_s</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html#a20d2f48d7f9ee332c94cc625fe7d9900">cn70xxp1</a>;
<a name="l03326"></a>03326 };
<a name="l03327"></a><a class="code" href="cvmx-gserx-defs_8h.html#adbaec4d8bed416a38f387ed62acb065d">03327</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html" title="cvmx_gser::_dlm::_mpll_multiplier">cvmx_gserx_dlmx_mpll_multiplier</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__multiplier.html" title="cvmx_gser::_dlm::_mpll_multiplier">cvmx_gserx_dlmx_mpll_multiplier_t</a>;
<a name="l03328"></a>03328 <span class="comment"></span>
<a name="l03329"></a>03329 <span class="comment">/**</span>
<a name="l03330"></a>03330 <span class="comment"> * cvmx_gser#_dlm#_mpll_status</span>
<a name="l03331"></a>03331 <span class="comment"> *</span>
<a name="l03332"></a>03332 <span class="comment"> * DLM PLL Lock Status.</span>
<a name="l03333"></a>03333 <span class="comment"> *</span>
<a name="l03334"></a>03334 <span class="comment"> */</span>
<a name="l03335"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html">03335</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html" title="cvmx_gser::_dlm::_mpll_status">cvmx_gserx_dlmx_mpll_status</a> {
<a name="l03336"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#ab4f8eb0e5f96ab3b79b097111f65c174">03336</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#ab4f8eb0e5f96ab3b79b097111f65c174">u64</a>;
<a name="l03337"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html">03337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html">cvmx_gserx_dlmx_mpll_status_s</a> {
<a name="l03338"></a>03338 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03339"></a>03339 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#a11a4f4236d1bc75ae131732376d0e809">reserved_1_63</a>                : 63;
<a name="l03340"></a>03340     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#ae2575307aeff08ccffa98113396e3c06">mpll_status</a>                  : 1;  <span class="comment">/**&lt; This is the lock status of the PHY PLL.  When asserted,</span>
<a name="l03341"></a>03341 <span class="comment">                                                         it indicates the PHY&apos;s MPLL has reached a stable, running</span>
<a name="l03342"></a>03342 <span class="comment">                                                         state. */</span>
<a name="l03343"></a>03343 <span class="preprocessor">#else</span>
<a name="l03344"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#ae2575307aeff08ccffa98113396e3c06">03344</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#ae2575307aeff08ccffa98113396e3c06">mpll_status</a>                  : 1;
<a name="l03345"></a><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#a11a4f4236d1bc75ae131732376d0e809">03345</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html#a11a4f4236d1bc75ae131732376d0e809">reserved_1_63</a>                : 63;
<a name="l03346"></a>03346 <span class="preprocessor">#endif</span>
<a name="l03347"></a>03347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#a861a01e84a376a15a1f007a1f5bca39a">s</a>;
<a name="l03348"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#a84fa6496f0d100122e663aca0880778e">03348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html">cvmx_gserx_dlmx_mpll_status_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#a84fa6496f0d100122e663aca0880778e">cn70xx</a>;
<a name="l03349"></a><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#afe1005a02aedfd535b73408ebe633bd8">03349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__mpll__status_1_1cvmx__gserx__dlmx__mpll__status__s.html">cvmx_gserx_dlmx_mpll_status_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html#afe1005a02aedfd535b73408ebe633bd8">cn70xxp1</a>;
<a name="l03350"></a>03350 };
<a name="l03351"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3cbad8869c32c97a01945016b7311047">03351</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html" title="cvmx_gser::_dlm::_mpll_status">cvmx_gserx_dlmx_mpll_status</a> <a class="code" href="unioncvmx__gserx__dlmx__mpll__status.html" title="cvmx_gser::_dlm::_mpll_status">cvmx_gserx_dlmx_mpll_status_t</a>;
<a name="l03352"></a>03352 <span class="comment"></span>
<a name="l03353"></a>03353 <span class="comment">/**</span>
<a name="l03354"></a>03354 <span class="comment"> * cvmx_gser#_dlm#_phy_reset</span>
<a name="l03355"></a>03355 <span class="comment"> *</span>
<a name="l03356"></a>03356 <span class="comment"> * DLM Core and State Machine Reset.</span>
<a name="l03357"></a>03357 <span class="comment"> *</span>
<a name="l03358"></a>03358 <span class="comment"> */</span>
<a name="l03359"></a><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html">03359</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html" title="cvmx_gser::_dlm::_phy_reset">cvmx_gserx_dlmx_phy_reset</a> {
<a name="l03360"></a><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#ac3648db37204e82295a69a132cba49f2">03360</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#ac3648db37204e82295a69a132cba49f2">u64</a>;
<a name="l03361"></a><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html">03361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html">cvmx_gserx_dlmx_phy_reset_s</a> {
<a name="l03362"></a>03362 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03363"></a>03363 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#add30b28b09330e73fea01b190aa4167a">reserved_1_63</a>                : 63;
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#a090b6faa0fb648eb0a9bc44e251cba4a">phy_reset</a>                    : 1;  <span class="comment">/**&lt; Resets the core and all state machines with the exception of the</span>
<a name="l03365"></a>03365 <span class="comment">                                                         reference clock buffer and JTAG interface.  Asserting PHY_RESET</span>
<a name="l03366"></a>03366 <span class="comment">                                                         triggers the assertion of teh Tx and Rx reset signals.  Power</span>
<a name="l03367"></a>03367 <span class="comment">                                                         and clocks are required before deasserting PHY_RESET. */</span>
<a name="l03368"></a>03368 <span class="preprocessor">#else</span>
<a name="l03369"></a><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#a090b6faa0fb648eb0a9bc44e251cba4a">03369</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#a090b6faa0fb648eb0a9bc44e251cba4a">phy_reset</a>                    : 1;
<a name="l03370"></a><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#add30b28b09330e73fea01b190aa4167a">03370</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html#add30b28b09330e73fea01b190aa4167a">reserved_1_63</a>                : 63;
<a name="l03371"></a>03371 <span class="preprocessor">#endif</span>
<a name="l03372"></a>03372 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#a379dcf8688d7b1ddcaa15d6f3e8fa3cb">s</a>;
<a name="l03373"></a><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#ad1b0a88cfb15813b9dea9778813c2da3">03373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html">cvmx_gserx_dlmx_phy_reset_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#ad1b0a88cfb15813b9dea9778813c2da3">cn70xx</a>;
<a name="l03374"></a><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#acf5fa7c718c9a6d6b223346e2585daf7">03374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__phy__reset_1_1cvmx__gserx__dlmx__phy__reset__s.html">cvmx_gserx_dlmx_phy_reset_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html#acf5fa7c718c9a6d6b223346e2585daf7">cn70xxp1</a>;
<a name="l03375"></a>03375 };
<a name="l03376"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6c30ef0cb84b64797c454a5a5cc8e20d">03376</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html" title="cvmx_gser::_dlm::_phy_reset">cvmx_gserx_dlmx_phy_reset</a> <a class="code" href="unioncvmx__gserx__dlmx__phy__reset.html" title="cvmx_gser::_dlm::_phy_reset">cvmx_gserx_dlmx_phy_reset_t</a>;
<a name="l03377"></a>03377 <span class="comment"></span>
<a name="l03378"></a>03378 <span class="comment">/**</span>
<a name="l03379"></a>03379 <span class="comment"> * cvmx_gser#_dlm#_ref_clkdiv2</span>
<a name="l03380"></a>03380 <span class="comment"> *</span>
<a name="l03381"></a>03381 <span class="comment"> * DLM Input Reference Clock Divider Control.</span>
<a name="l03382"></a>03382 <span class="comment"> *</span>
<a name="l03383"></a>03383 <span class="comment"> */</span>
<a name="l03384"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html">03384</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html" title="cvmx_gser::_dlm::_ref_clkdiv2">cvmx_gserx_dlmx_ref_clkdiv2</a> {
<a name="l03385"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#a4d8e35cac9d6789379638b4c1ed91f73">03385</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#a4d8e35cac9d6789379638b4c1ed91f73">u64</a>;
<a name="l03386"></a><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html">03386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html">cvmx_gserx_dlmx_ref_clkdiv2_s</a> {
<a name="l03387"></a>03387 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03388"></a>03388 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a12e02076082b98ac59c1ddaeb7d4598f">reserved_1_63</a>                : 63;
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a2b12b241efcd3406b752f472158aabe2">ref_clkdiv2</a>                  : 1;  <span class="comment">/**&lt; If the input reference clock is greater than 100Mhz, this signal must</span>
<a name="l03390"></a>03390 <span class="comment">                                                         be asserted.  The reference clock frequency is then divided by 2 to</span>
<a name="l03391"></a>03391 <span class="comment">                                                         keep it in the range required by the MPLL. */</span>
<a name="l03392"></a>03392 <span class="preprocessor">#else</span>
<a name="l03393"></a><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a2b12b241efcd3406b752f472158aabe2">03393</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a2b12b241efcd3406b752f472158aabe2">ref_clkdiv2</a>                  : 1;
<a name="l03394"></a><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a12e02076082b98ac59c1ddaeb7d4598f">03394</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html#a12e02076082b98ac59c1ddaeb7d4598f">reserved_1_63</a>                : 63;
<a name="l03395"></a>03395 <span class="preprocessor">#endif</span>
<a name="l03396"></a>03396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#ac2727f639494b8daa20ee8ee1707ba82">s</a>;
<a name="l03397"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#ac2b1667d583afe21db9d8b6599a7f797">03397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html">cvmx_gserx_dlmx_ref_clkdiv2_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#ac2b1667d583afe21db9d8b6599a7f797">cn70xx</a>;
<a name="l03398"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#a01e14b46b0e4602244d39b6a047e0797">03398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__clkdiv2_1_1cvmx__gserx__dlmx__ref__clkdiv2__s.html">cvmx_gserx_dlmx_ref_clkdiv2_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html#a01e14b46b0e4602244d39b6a047e0797">cn70xxp1</a>;
<a name="l03399"></a>03399 };
<a name="l03400"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad6329b8fc203cb9532a09f1fe9335930">03400</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html" title="cvmx_gser::_dlm::_ref_clkdiv2">cvmx_gserx_dlmx_ref_clkdiv2</a> <a class="code" href="unioncvmx__gserx__dlmx__ref__clkdiv2.html" title="cvmx_gser::_dlm::_ref_clkdiv2">cvmx_gserx_dlmx_ref_clkdiv2_t</a>;
<a name="l03401"></a>03401 <span class="comment"></span>
<a name="l03402"></a>03402 <span class="comment">/**</span>
<a name="l03403"></a>03403 <span class="comment"> * cvmx_gser#_dlm#_ref_ssp_en</span>
<a name="l03404"></a>03404 <span class="comment"> *</span>
<a name="l03405"></a>03405 <span class="comment"> * DLM0 Reference Clock Enable for the PHY.</span>
<a name="l03406"></a>03406 <span class="comment"> *</span>
<a name="l03407"></a>03407 <span class="comment"> */</span>
<a name="l03408"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html">03408</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html" title="cvmx_gser::_dlm::_ref_ssp_en">cvmx_gserx_dlmx_ref_ssp_en</a> {
<a name="l03409"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#aebbccd98f5a0d07d0f9f474cbbb50e54">03409</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#aebbccd98f5a0d07d0f9f474cbbb50e54">u64</a>;
<a name="l03410"></a><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html">03410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html">cvmx_gserx_dlmx_ref_ssp_en_s</a> {
<a name="l03411"></a>03411 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03412"></a>03412 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3a0aacc1a35334a7de6e7699132e9eed">reserved_1_63</a>                : 63;
<a name="l03413"></a>03413     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3120c592b30c8b225b1022fa10873273">ref_ssp_en</a>                   : 1;  <span class="comment">/**&lt; Enables the PHY&apos;s internal reference clock. */</span>
<a name="l03414"></a>03414 <span class="preprocessor">#else</span>
<a name="l03415"></a><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3120c592b30c8b225b1022fa10873273">03415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3120c592b30c8b225b1022fa10873273">ref_ssp_en</a>                   : 1;
<a name="l03416"></a><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3a0aacc1a35334a7de6e7699132e9eed">03416</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html#a3a0aacc1a35334a7de6e7699132e9eed">reserved_1_63</a>                : 63;
<a name="l03417"></a>03417 <span class="preprocessor">#endif</span>
<a name="l03418"></a>03418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#a321f2a7b9aec967e32ae6b4ef82f4daf">s</a>;
<a name="l03419"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#a9b8d470c7b08d181894e95cf4f33a4a1">03419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html">cvmx_gserx_dlmx_ref_ssp_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#a9b8d470c7b08d181894e95cf4f33a4a1">cn70xx</a>;
<a name="l03420"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#ab4a357732064582b2f4405f236f6b9d8">03420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__ssp__en_1_1cvmx__gserx__dlmx__ref__ssp__en__s.html">cvmx_gserx_dlmx_ref_ssp_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html#ab4a357732064582b2f4405f236f6b9d8">cn70xxp1</a>;
<a name="l03421"></a>03421 };
<a name="l03422"></a><a class="code" href="cvmx-gserx-defs_8h.html#acc2f455f8148ef117865796e8c36c791">03422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html" title="cvmx_gser::_dlm::_ref_ssp_en">cvmx_gserx_dlmx_ref_ssp_en</a> <a class="code" href="unioncvmx__gserx__dlmx__ref__ssp__en.html" title="cvmx_gser::_dlm::_ref_ssp_en">cvmx_gserx_dlmx_ref_ssp_en_t</a>;
<a name="l03423"></a>03423 <span class="comment"></span>
<a name="l03424"></a>03424 <span class="comment">/**</span>
<a name="l03425"></a>03425 <span class="comment"> * cvmx_gser#_dlm#_ref_use_pad</span>
<a name="l03426"></a>03426 <span class="comment"> *</span>
<a name="l03427"></a>03427 <span class="comment"> * DLM Select Reference Clock.</span>
<a name="l03428"></a>03428 <span class="comment"> *</span>
<a name="l03429"></a>03429 <span class="comment"> */</span>
<a name="l03430"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html">03430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html" title="cvmx_gser::_dlm::_ref_use_pad">cvmx_gserx_dlmx_ref_use_pad</a> {
<a name="l03431"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#a29cca9597ab63f26993d574435135e15">03431</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#a29cca9597ab63f26993d574435135e15">u64</a>;
<a name="l03432"></a><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html">03432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html">cvmx_gserx_dlmx_ref_use_pad_s</a> {
<a name="l03433"></a>03433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a663bf9d1ace74e90b81ab976c2e14b54">reserved_1_63</a>                : 63;
<a name="l03435"></a>03435     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a239f150489aec15d8fb954ecc00df278">ref_use_pad</a>                  : 1;  <span class="comment">/**&lt; When asserted, selects the external ref_pad_clk_[p,m]</span>
<a name="l03436"></a>03436 <span class="comment">                                                         inputs as the reference clock sourse.  When deasserted,</span>
<a name="l03437"></a>03437 <span class="comment">                                                         ref_alt_clk_[p,m] are selected from an on-chip</span>
<a name="l03438"></a>03438 <span class="comment">                                                         source of the reference clock. REF_USE_PAD must be</span>
<a name="l03439"></a>03439 <span class="comment">                                                         clear for DLM1 and DLM2. */</span>
<a name="l03440"></a>03440 <span class="preprocessor">#else</span>
<a name="l03441"></a><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a239f150489aec15d8fb954ecc00df278">03441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a239f150489aec15d8fb954ecc00df278">ref_use_pad</a>                  : 1;
<a name="l03442"></a><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a663bf9d1ace74e90b81ab976c2e14b54">03442</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html#a663bf9d1ace74e90b81ab976c2e14b54">reserved_1_63</a>                : 63;
<a name="l03443"></a>03443 <span class="preprocessor">#endif</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#af24c94a4eb071e8056eaa86f74753445">s</a>;
<a name="l03445"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#a68404f46821e692e170dc0bc2e9c3c79">03445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html">cvmx_gserx_dlmx_ref_use_pad_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#a68404f46821e692e170dc0bc2e9c3c79">cn70xx</a>;
<a name="l03446"></a><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#ab1ff5894ad8e38941c76fbe7ec097985">03446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__ref__use__pad_1_1cvmx__gserx__dlmx__ref__use__pad__s.html">cvmx_gserx_dlmx_ref_use_pad_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html#ab1ff5894ad8e38941c76fbe7ec097985">cn70xxp1</a>;
<a name="l03447"></a>03447 };
<a name="l03448"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad034bca7ea875d42a687608b8f297420">03448</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html" title="cvmx_gser::_dlm::_ref_use_pad">cvmx_gserx_dlmx_ref_use_pad</a> <a class="code" href="unioncvmx__gserx__dlmx__ref__use__pad.html" title="cvmx_gser::_dlm::_ref_use_pad">cvmx_gserx_dlmx_ref_use_pad_t</a>;
<a name="l03449"></a>03449 <span class="comment"></span>
<a name="l03450"></a>03450 <span class="comment">/**</span>
<a name="l03451"></a>03451 <span class="comment"> * cvmx_gser#_dlm#_refclk_sel</span>
<a name="l03452"></a>03452 <span class="comment"> *</span>
<a name="l03453"></a>03453 <span class="comment"> * DLM Reference Clock Select.</span>
<a name="l03454"></a>03454 <span class="comment"> *</span>
<a name="l03455"></a>03455 <span class="comment"> */</span>
<a name="l03456"></a><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html">03456</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html" title="cvmx_gser::_dlm::_refclk_sel">cvmx_gserx_dlmx_refclk_sel</a> {
<a name="l03457"></a><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#a7de4783cbc13666eeb68881585b39698">03457</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#a7de4783cbc13666eeb68881585b39698">u64</a>;
<a name="l03458"></a><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html">03458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html">cvmx_gserx_dlmx_refclk_sel_s</a> {
<a name="l03459"></a>03459 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03460"></a>03460 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a52f2aa316976fa515e6c061afb2930d2">reserved_1_63</a>                : 63;
<a name="l03461"></a>03461     uint64_t <a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a83946e8a7912d485816b6edf77a7dec2">refclk_sel</a>                   : 1;  <span class="comment">/**&lt; When clear, selects common reference clock 0.</span>
<a name="l03462"></a>03462 <span class="comment">                                                         When set, selects common reference clock 1.</span>
<a name="l03463"></a>03463 <span class="comment">                                                         GSER0_DLMn_REF_USE_PAD[REF_USE_PAD] must be clear</span>
<a name="l03464"></a>03464 <span class="comment">                                                         to select either common reference clock. */</span>
<a name="l03465"></a>03465 <span class="preprocessor">#else</span>
<a name="l03466"></a><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a83946e8a7912d485816b6edf77a7dec2">03466</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a83946e8a7912d485816b6edf77a7dec2">refclk_sel</a>                   : 1;
<a name="l03467"></a><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a52f2aa316976fa515e6c061afb2930d2">03467</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html#a52f2aa316976fa515e6c061afb2930d2">reserved_1_63</a>                : 63;
<a name="l03468"></a>03468 <span class="preprocessor">#endif</span>
<a name="l03469"></a>03469 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#a2387797a2b8012148b5eb13d956c3fe6">s</a>;
<a name="l03470"></a><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#ac747340df7a96734b6cb876c8a5d30e1">03470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html">cvmx_gserx_dlmx_refclk_sel_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#ac747340df7a96734b6cb876c8a5d30e1">cn70xx</a>;
<a name="l03471"></a><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#a20e35fbab7581f8864e3c667a4006d2e">03471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__refclk__sel_1_1cvmx__gserx__dlmx__refclk__sel__s.html">cvmx_gserx_dlmx_refclk_sel_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html#a20e35fbab7581f8864e3c667a4006d2e">cn70xxp1</a>;
<a name="l03472"></a>03472 };
<a name="l03473"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa7ea343d38e4309342b34f1a8bdd05bf">03473</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html" title="cvmx_gser::_dlm::_refclk_sel">cvmx_gserx_dlmx_refclk_sel</a> <a class="code" href="unioncvmx__gserx__dlmx__refclk__sel.html" title="cvmx_gser::_dlm::_refclk_sel">cvmx_gserx_dlmx_refclk_sel_t</a>;
<a name="l03474"></a>03474 <span class="comment"></span>
<a name="l03475"></a>03475 <span class="comment">/**</span>
<a name="l03476"></a>03476 <span class="comment"> * cvmx_gser#_dlm#_rx_data_en</span>
<a name="l03477"></a>03477 <span class="comment"> *</span>
<a name="l03478"></a>03478 <span class="comment"> * DLM Receiver Enable.</span>
<a name="l03479"></a>03479 <span class="comment"> *</span>
<a name="l03480"></a>03480 <span class="comment"> */</span>
<a name="l03481"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html">03481</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html" title="cvmx_gser::_dlm::_rx_data_en">cvmx_gserx_dlmx_rx_data_en</a> {
<a name="l03482"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#ae15f15b4e7b2281be0e68d7ee55b833a">03482</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#ae15f15b4e7b2281be0e68d7ee55b833a">u64</a>;
<a name="l03483"></a><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html">03483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html">cvmx_gserx_dlmx_rx_data_en_s</a> {
<a name="l03484"></a>03484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03485"></a>03485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2267e8d45d30edbb7ca553a70cfa92d4">reserved_9_63</a>                : 55;
<a name="l03486"></a>03486     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#acdf024972d318148d394f73783135188">rx1_data_en</a>                  : 1;  <span class="comment">/**&lt; Enables the clock and data recovery logic fir Lane 1. */</span>
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2a39369366c11dbfca73524aeeb85ba2">reserved_1_7</a>                 : 7;
<a name="l03488"></a>03488     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a6cc6d474048d9da66a5d8c7d844bad19">rx0_data_en</a>                  : 1;  <span class="comment">/**&lt; Enables the clock and data recovery logic for Lane 0. */</span>
<a name="l03489"></a>03489 <span class="preprocessor">#else</span>
<a name="l03490"></a><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a6cc6d474048d9da66a5d8c7d844bad19">03490</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a6cc6d474048d9da66a5d8c7d844bad19">rx0_data_en</a>                  : 1;
<a name="l03491"></a><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2a39369366c11dbfca73524aeeb85ba2">03491</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2a39369366c11dbfca73524aeeb85ba2">reserved_1_7</a>                 : 7;
<a name="l03492"></a><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#acdf024972d318148d394f73783135188">03492</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#acdf024972d318148d394f73783135188">rx1_data_en</a>                  : 1;
<a name="l03493"></a><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2267e8d45d30edbb7ca553a70cfa92d4">03493</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html#a2267e8d45d30edbb7ca553a70cfa92d4">reserved_9_63</a>                : 55;
<a name="l03494"></a>03494 <span class="preprocessor">#endif</span>
<a name="l03495"></a>03495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#ae599dfba233adf27fc2aaa6514d60c79">s</a>;
<a name="l03496"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#af0e02529c1accc8385e7a50e1f1ba7b8">03496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html">cvmx_gserx_dlmx_rx_data_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#af0e02529c1accc8385e7a50e1f1ba7b8">cn70xx</a>;
<a name="l03497"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#aa5ae7679727cf763f0c2a7ad39fa2017">03497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__data__en_1_1cvmx__gserx__dlmx__rx__data__en__s.html">cvmx_gserx_dlmx_rx_data_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html#aa5ae7679727cf763f0c2a7ad39fa2017">cn70xxp1</a>;
<a name="l03498"></a>03498 };
<a name="l03499"></a><a class="code" href="cvmx-gserx-defs_8h.html#a70df2f92baa2c66441e19d5cec0ad950">03499</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html" title="cvmx_gser::_dlm::_rx_data_en">cvmx_gserx_dlmx_rx_data_en</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__data__en.html" title="cvmx_gser::_dlm::_rx_data_en">cvmx_gserx_dlmx_rx_data_en_t</a>;
<a name="l03500"></a>03500 <span class="comment"></span>
<a name="l03501"></a>03501 <span class="comment">/**</span>
<a name="l03502"></a>03502 <span class="comment"> * cvmx_gser#_dlm#_rx_eq</span>
<a name="l03503"></a>03503 <span class="comment"> *</span>
<a name="l03504"></a>03504 <span class="comment"> * DLM Receiver Equalization Setting.</span>
<a name="l03505"></a>03505 <span class="comment"> *</span>
<a name="l03506"></a>03506 <span class="comment"> */</span>
<a name="l03507"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html">03507</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html" title="cvmx_gser::_dlm::_rx_eq">cvmx_gserx_dlmx_rx_eq</a> {
<a name="l03508"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#a4bf94c63a0a0a6430bcc74c5c3a6119a">03508</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#a4bf94c63a0a0a6430bcc74c5c3a6119a">u64</a>;
<a name="l03509"></a><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html">03509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html">cvmx_gserx_dlmx_rx_eq_s</a> {
<a name="l03510"></a>03510 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03511"></a>03511 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#ad91dfd54dd2b64ac0816ae7fce5bcbc9">reserved_11_63</a>               : 53;
<a name="l03512"></a>03512     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a37794d4b2ddbe4fa741ce647db40fb92">rx1_eq</a>                       : 3;  <span class="comment">/**&lt; Selects the amount of equalization in the Lane 1 receiver. */</span>
<a name="l03513"></a>03513     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a04feaa46d71b85b99907266731aee704">reserved_3_7</a>                 : 5;
<a name="l03514"></a>03514     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a001c383280f4e315d8e5bc0c84879a1e">rx0_eq</a>                       : 3;  <span class="comment">/**&lt; Selects the amount of equalization in the Lane 0 receiver. */</span>
<a name="l03515"></a>03515 <span class="preprocessor">#else</span>
<a name="l03516"></a><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a001c383280f4e315d8e5bc0c84879a1e">03516</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a001c383280f4e315d8e5bc0c84879a1e">rx0_eq</a>                       : 3;
<a name="l03517"></a><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a04feaa46d71b85b99907266731aee704">03517</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a04feaa46d71b85b99907266731aee704">reserved_3_7</a>                 : 5;
<a name="l03518"></a><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a37794d4b2ddbe4fa741ce647db40fb92">03518</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#a37794d4b2ddbe4fa741ce647db40fb92">rx1_eq</a>                       : 3;
<a name="l03519"></a><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#ad91dfd54dd2b64ac0816ae7fce5bcbc9">03519</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html#ad91dfd54dd2b64ac0816ae7fce5bcbc9">reserved_11_63</a>               : 53;
<a name="l03520"></a>03520 <span class="preprocessor">#endif</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#a57d6df4162fbe9c48adf0ce61887e349">s</a>;
<a name="l03522"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#ac989ac1fe8a85ab3c7c0a87e5cde0196">03522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html">cvmx_gserx_dlmx_rx_eq_s</a>        <a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#ac989ac1fe8a85ab3c7c0a87e5cde0196">cn70xx</a>;
<a name="l03523"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#a4cfcb0230f0e4c6534eb5129367adb37">03523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__eq_1_1cvmx__gserx__dlmx__rx__eq__s.html">cvmx_gserx_dlmx_rx_eq_s</a>        <a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html#a4cfcb0230f0e4c6534eb5129367adb37">cn70xxp1</a>;
<a name="l03524"></a>03524 };
<a name="l03525"></a><a class="code" href="cvmx-gserx-defs_8h.html#a464fbe561816eb594c0bd1347e4b420d">03525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html" title="cvmx_gser::_dlm::_rx_eq">cvmx_gserx_dlmx_rx_eq</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__eq.html" title="cvmx_gser::_dlm::_rx_eq">cvmx_gserx_dlmx_rx_eq_t</a>;
<a name="l03526"></a>03526 <span class="comment"></span>
<a name="l03527"></a>03527 <span class="comment">/**</span>
<a name="l03528"></a>03528 <span class="comment"> * cvmx_gser#_dlm#_rx_los_en</span>
<a name="l03529"></a>03529 <span class="comment"> *</span>
<a name="l03530"></a>03530 <span class="comment"> * DLM Loss of Signal Detector Enable.</span>
<a name="l03531"></a>03531 <span class="comment"> *</span>
<a name="l03532"></a>03532 <span class="comment"> */</span>
<a name="l03533"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html">03533</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html" title="cvmx_gser::_dlm::_rx_los_en">cvmx_gserx_dlmx_rx_los_en</a> {
<a name="l03534"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#ad90d186e1b483312c86bf0ebf6524dae">03534</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#ad90d186e1b483312c86bf0ebf6524dae">u64</a>;
<a name="l03535"></a><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html">03535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html">cvmx_gserx_dlmx_rx_los_en_s</a> {
<a name="l03536"></a>03536 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03537"></a>03537 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ac5a3461595594ec5c2eb7caaefb929db">reserved_9_63</a>                : 55;
<a name="l03538"></a>03538     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#a8646baee06212b8c8ffd59ec6df73e14">rx1_los_en</a>                   : 1;  <span class="comment">/**&lt; Lane 1 Loss of Signal Detector Enable. */</span>
<a name="l03539"></a>03539     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ae5f516bde132f0fc2a7a62671bacd789">reserved_1_7</a>                 : 7;
<a name="l03540"></a>03540     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ad20f8046ba8b5ad6023fa07a854d8f33">rx0_los_en</a>                   : 1;  <span class="comment">/**&lt; Lane 0 Loss of Signal Detector Enable. */</span>
<a name="l03541"></a>03541 <span class="preprocessor">#else</span>
<a name="l03542"></a><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ad20f8046ba8b5ad6023fa07a854d8f33">03542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ad20f8046ba8b5ad6023fa07a854d8f33">rx0_los_en</a>                   : 1;
<a name="l03543"></a><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ae5f516bde132f0fc2a7a62671bacd789">03543</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ae5f516bde132f0fc2a7a62671bacd789">reserved_1_7</a>                 : 7;
<a name="l03544"></a><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#a8646baee06212b8c8ffd59ec6df73e14">03544</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#a8646baee06212b8c8ffd59ec6df73e14">rx1_los_en</a>                   : 1;
<a name="l03545"></a><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ac5a3461595594ec5c2eb7caaefb929db">03545</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html#ac5a3461595594ec5c2eb7caaefb929db">reserved_9_63</a>                : 55;
<a name="l03546"></a>03546 <span class="preprocessor">#endif</span>
<a name="l03547"></a>03547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#a95f9ede2dddcf9b8f0325ba4902f3c16">s</a>;
<a name="l03548"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#ae5ced4439afd77c84abccf5ed2d74fdd">03548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html">cvmx_gserx_dlmx_rx_los_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#ae5ced4439afd77c84abccf5ed2d74fdd">cn70xx</a>;
<a name="l03549"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#a47043abbfe05c95bb8a980d4ad265c88">03549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__los__en_1_1cvmx__gserx__dlmx__rx__los__en__s.html">cvmx_gserx_dlmx_rx_los_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html#a47043abbfe05c95bb8a980d4ad265c88">cn70xxp1</a>;
<a name="l03550"></a>03550 };
<a name="l03551"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab1e9ccd334f451243406c36ebb5ed897">03551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html" title="cvmx_gser::_dlm::_rx_los_en">cvmx_gserx_dlmx_rx_los_en</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__los__en.html" title="cvmx_gser::_dlm::_rx_los_en">cvmx_gserx_dlmx_rx_los_en_t</a>;
<a name="l03552"></a>03552 <span class="comment"></span>
<a name="l03553"></a>03553 <span class="comment">/**</span>
<a name="l03554"></a>03554 <span class="comment"> * cvmx_gser#_dlm#_rx_pll_en</span>
<a name="l03555"></a>03555 <span class="comment"> *</span>
<a name="l03556"></a>03556 <span class="comment"> * DLM0 DPLL Enable.</span>
<a name="l03557"></a>03557 <span class="comment"> *</span>
<a name="l03558"></a>03558 <span class="comment"> */</span>
<a name="l03559"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html">03559</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html" title="cvmx_gser::_dlm::_rx_pll_en">cvmx_gserx_dlmx_rx_pll_en</a> {
<a name="l03560"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#afaf75aa9768b7f02d0aa55c2d4b99bc8">03560</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#afaf75aa9768b7f02d0aa55c2d4b99bc8">u64</a>;
<a name="l03561"></a><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html">03561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html">cvmx_gserx_dlmx_rx_pll_en_s</a> {
<a name="l03562"></a>03562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03563"></a>03563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#a47283519be0ab12809b81d952e32b5ca">reserved_9_63</a>                : 55;
<a name="l03564"></a>03564     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#af6ea672688ae7787d59adc0e04ee605e">rx1_pll_en</a>                   : 1;  <span class="comment">/**&lt; Lane 1 Receiver DPLL Enable. */</span>
<a name="l03565"></a>03565     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#aec6b293171c08ca58de16880d1b2032f">reserved_1_7</a>                 : 7;
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#adf62a6d96e355eb54d5e381fbca11f41">rx0_pll_en</a>                   : 1;  <span class="comment">/**&lt; Lane 0 Receiver DPLL Enable. */</span>
<a name="l03567"></a>03567 <span class="preprocessor">#else</span>
<a name="l03568"></a><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#adf62a6d96e355eb54d5e381fbca11f41">03568</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#adf62a6d96e355eb54d5e381fbca11f41">rx0_pll_en</a>                   : 1;
<a name="l03569"></a><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#aec6b293171c08ca58de16880d1b2032f">03569</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#aec6b293171c08ca58de16880d1b2032f">reserved_1_7</a>                 : 7;
<a name="l03570"></a><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#af6ea672688ae7787d59adc0e04ee605e">03570</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#af6ea672688ae7787d59adc0e04ee605e">rx1_pll_en</a>                   : 1;
<a name="l03571"></a><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#a47283519be0ab12809b81d952e32b5ca">03571</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html#a47283519be0ab12809b81d952e32b5ca">reserved_9_63</a>                : 55;
<a name="l03572"></a>03572 <span class="preprocessor">#endif</span>
<a name="l03573"></a>03573 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#a8ef421a27cecb19acc20380b20219d5a">s</a>;
<a name="l03574"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#a67b1c765e7e4d86e979c37056287fd6e">03574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html">cvmx_gserx_dlmx_rx_pll_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#a67b1c765e7e4d86e979c37056287fd6e">cn70xx</a>;
<a name="l03575"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#a9557d3f470646adc68850fd28b866c35">03575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__pll__en_1_1cvmx__gserx__dlmx__rx__pll__en__s.html">cvmx_gserx_dlmx_rx_pll_en_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html#a9557d3f470646adc68850fd28b866c35">cn70xxp1</a>;
<a name="l03576"></a>03576 };
<a name="l03577"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1a34c0adc9fa391c7c838b3d97362f3e">03577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html" title="cvmx_gser::_dlm::_rx_pll_en">cvmx_gserx_dlmx_rx_pll_en</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__pll__en.html" title="cvmx_gser::_dlm::_rx_pll_en">cvmx_gserx_dlmx_rx_pll_en_t</a>;
<a name="l03578"></a>03578 <span class="comment"></span>
<a name="l03579"></a>03579 <span class="comment">/**</span>
<a name="l03580"></a>03580 <span class="comment"> * cvmx_gser#_dlm#_rx_rate</span>
<a name="l03581"></a>03581 <span class="comment"> *</span>
<a name="l03582"></a>03582 <span class="comment"> * DLM0 Rx Data Rate.</span>
<a name="l03583"></a>03583 <span class="comment"> *</span>
<a name="l03584"></a>03584 <span class="comment"> */</span>
<a name="l03585"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html">03585</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html" title="cvmx_gser::_dlm::_rx_rate">cvmx_gserx_dlmx_rx_rate</a> {
<a name="l03586"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#ae1eab390693359aeeabe014546cd3e83">03586</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#ae1eab390693359aeeabe014546cd3e83">u64</a>;
<a name="l03587"></a><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html">03587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html">cvmx_gserx_dlmx_rx_rate_s</a> {
<a name="l03588"></a>03588 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03589"></a>03589 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a4398cbbb4643be402d4099f6c72e8493">reserved_10_63</a>               : 54;
<a name="l03590"></a>03590     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a6d637b3c87ffc215936eb590ff9b0f43">rx1_rate</a>                     : 2;  <span class="comment">/**&lt; Lane 1 Rx Data Rate</span>
<a name="l03591"></a>03591 <span class="comment">                                                         - 00: mpll_baud_clk</span>
<a name="l03592"></a>03592 <span class="comment">                                                         - 01: mpll_baud_clk / 2</span>
<a name="l03593"></a>03593 <span class="comment">                                                         - 10: mpll_baud_clk / 4</span>
<a name="l03594"></a>03594 <span class="comment">                                                         - 11: Not Supported */</span>
<a name="l03595"></a>03595     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae3113194fe0f32c438649956194fdbbe">reserved_2_7</a>                 : 6;
<a name="l03596"></a>03596     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae31ca0617dbe847e774b3d09c8d36f97">rx0_rate</a>                     : 2;  <span class="comment">/**&lt; Lane 0 Rx Data Rate</span>
<a name="l03597"></a>03597 <span class="comment">                                                         - 00: mpll_baud_clk</span>
<a name="l03598"></a>03598 <span class="comment">                                                         - 01: mpll_baud_clk / 2</span>
<a name="l03599"></a>03599 <span class="comment">                                                         - 10: mpll_baud_clk / 4</span>
<a name="l03600"></a>03600 <span class="comment">                                                         - 11: Not Supported */</span>
<a name="l03601"></a>03601 <span class="preprocessor">#else</span>
<a name="l03602"></a><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae31ca0617dbe847e774b3d09c8d36f97">03602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae31ca0617dbe847e774b3d09c8d36f97">rx0_rate</a>                     : 2;
<a name="l03603"></a><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae3113194fe0f32c438649956194fdbbe">03603</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#ae3113194fe0f32c438649956194fdbbe">reserved_2_7</a>                 : 6;
<a name="l03604"></a><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a6d637b3c87ffc215936eb590ff9b0f43">03604</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a6d637b3c87ffc215936eb590ff9b0f43">rx1_rate</a>                     : 2;
<a name="l03605"></a><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a4398cbbb4643be402d4099f6c72e8493">03605</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html#a4398cbbb4643be402d4099f6c72e8493">reserved_10_63</a>               : 54;
<a name="l03606"></a>03606 <span class="preprocessor">#endif</span>
<a name="l03607"></a>03607 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#add6294f60e4d902c8d8b21cb4c6c60e0">s</a>;
<a name="l03608"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#aa69fa8405b48df962217c488381298be">03608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html">cvmx_gserx_dlmx_rx_rate_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#aa69fa8405b48df962217c488381298be">cn70xx</a>;
<a name="l03609"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#a6e9cc43cb2c8a94d11f8d42813d46e6a">03609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__rate_1_1cvmx__gserx__dlmx__rx__rate__s.html">cvmx_gserx_dlmx_rx_rate_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html#a6e9cc43cb2c8a94d11f8d42813d46e6a">cn70xxp1</a>;
<a name="l03610"></a>03610 };
<a name="l03611"></a><a class="code" href="cvmx-gserx-defs_8h.html#abd9b0331f2eacedc55f04ff3b9552ce6">03611</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html" title="cvmx_gser::_dlm::_rx_rate">cvmx_gserx_dlmx_rx_rate</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__rate.html" title="cvmx_gser::_dlm::_rx_rate">cvmx_gserx_dlmx_rx_rate_t</a>;
<a name="l03612"></a>03612 <span class="comment"></span>
<a name="l03613"></a>03613 <span class="comment">/**</span>
<a name="l03614"></a>03614 <span class="comment"> * cvmx_gser#_dlm#_rx_reset</span>
<a name="l03615"></a>03615 <span class="comment"> *</span>
<a name="l03616"></a>03616 <span class="comment"> * DLM0 Receiver Reset.</span>
<a name="l03617"></a>03617 <span class="comment"> *</span>
<a name="l03618"></a>03618 <span class="comment"> */</span>
<a name="l03619"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html">03619</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html" title="cvmx_gser::_dlm::_rx_reset">cvmx_gserx_dlmx_rx_reset</a> {
<a name="l03620"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a5719b6ee5f8c4e12a4a3831aaad5f927">03620</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a5719b6ee5f8c4e12a4a3831aaad5f927">u64</a>;
<a name="l03621"></a><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html">03621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html">cvmx_gserx_dlmx_rx_reset_s</a> {
<a name="l03622"></a>03622 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03623"></a>03623 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a640e2144f279f798913a3933e09154a1">reserved_9_63</a>                : 55;
<a name="l03624"></a>03624     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a6ca6574761a21287ee0c13d87b126722">rx1_reset</a>                    : 1;  <span class="comment">/**&lt; Lane 1 Receiver Reset. */</span>
<a name="l03625"></a>03625     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a32c4b5f1ed09666c0c573814a8ad1ba9">reserved_1_7</a>                 : 7;
<a name="l03626"></a>03626     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a1ec4ee398eff3fed37bded202e280e98">rx0_reset</a>                    : 1;  <span class="comment">/**&lt; Lane 0 Receiver Reset. */</span>
<a name="l03627"></a>03627 <span class="preprocessor">#else</span>
<a name="l03628"></a><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a1ec4ee398eff3fed37bded202e280e98">03628</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a1ec4ee398eff3fed37bded202e280e98">rx0_reset</a>                    : 1;
<a name="l03629"></a><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a32c4b5f1ed09666c0c573814a8ad1ba9">03629</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a32c4b5f1ed09666c0c573814a8ad1ba9">reserved_1_7</a>                 : 7;
<a name="l03630"></a><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a6ca6574761a21287ee0c13d87b126722">03630</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a6ca6574761a21287ee0c13d87b126722">rx1_reset</a>                    : 1;
<a name="l03631"></a><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a640e2144f279f798913a3933e09154a1">03631</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html#a640e2144f279f798913a3933e09154a1">reserved_9_63</a>                : 55;
<a name="l03632"></a>03632 <span class="preprocessor">#endif</span>
<a name="l03633"></a>03633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#ad563adb40994e0ca811f21f4f299ec4b">s</a>;
<a name="l03634"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a2a14c1a297c4b96717e71aee7bac4f7d">03634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html">cvmx_gserx_dlmx_rx_reset_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a2a14c1a297c4b96717e71aee7bac4f7d">cn70xx</a>;
<a name="l03635"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a930d8002ad699f40d1499bacba483edf">03635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__reset_1_1cvmx__gserx__dlmx__rx__reset__s.html">cvmx_gserx_dlmx_rx_reset_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html#a930d8002ad699f40d1499bacba483edf">cn70xxp1</a>;
<a name="l03636"></a>03636 };
<a name="l03637"></a><a class="code" href="cvmx-gserx-defs_8h.html#afbd9de72a6d35d6fe6ac494e6935ac61">03637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html" title="cvmx_gser::_dlm::_rx_reset">cvmx_gserx_dlmx_rx_reset</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__reset.html" title="cvmx_gser::_dlm::_rx_reset">cvmx_gserx_dlmx_rx_reset_t</a>;
<a name="l03638"></a>03638 <span class="comment"></span>
<a name="l03639"></a>03639 <span class="comment">/**</span>
<a name="l03640"></a>03640 <span class="comment"> * cvmx_gser#_dlm#_rx_status</span>
<a name="l03641"></a>03641 <span class="comment"> *</span>
<a name="l03642"></a>03642 <span class="comment"> * DLM Receive DPLL State Indicator.</span>
<a name="l03643"></a>03643 <span class="comment"> *</span>
<a name="l03644"></a>03644 <span class="comment"> */</span>
<a name="l03645"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html">03645</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html" title="cvmx_gser::_dlm::_rx_status">cvmx_gserx_dlmx_rx_status</a> {
<a name="l03646"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a374edda2d04bd76db571e8db12927c7a">03646</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a374edda2d04bd76db571e8db12927c7a">u64</a>;
<a name="l03647"></a><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html">03647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html">cvmx_gserx_dlmx_rx_status_s</a> {
<a name="l03648"></a>03648 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03649"></a>03649 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a487ed274733a38e4c47f5309f8e70cb8">reserved_9_63</a>                : 55;
<a name="l03650"></a>03650     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a000756413661492ba6a990315476bd7c">rx1_status</a>                   : 1;  <span class="comment">/**&lt; Indicates the current state of the Lane 1 receiver DPLL and clock.</span>
<a name="l03651"></a>03651 <span class="comment">                                                         When cleared, rxN_clk can be disabled or not running at its</span>
<a name="l03652"></a>03652 <span class="comment">                                                         target rate. */</span>
<a name="l03653"></a>03653     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a1093ba18530ec7a3c1a9db5fc6cb6bd3">reserved_1_7</a>                 : 7;
<a name="l03654"></a>03654     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#ada01602bf2f73f45beb21520485cc153">rx0_status</a>                   : 1;  <span class="comment">/**&lt; Indicates the current state of the Lane 0 receiver DPLL and clock.</span>
<a name="l03655"></a>03655 <span class="comment">                                                         When cleared, rxN_clk can be disabled or not running at its</span>
<a name="l03656"></a>03656 <span class="comment">                                                         target rate. */</span>
<a name="l03657"></a>03657 <span class="preprocessor">#else</span>
<a name="l03658"></a><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#ada01602bf2f73f45beb21520485cc153">03658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#ada01602bf2f73f45beb21520485cc153">rx0_status</a>                   : 1;
<a name="l03659"></a><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a1093ba18530ec7a3c1a9db5fc6cb6bd3">03659</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a1093ba18530ec7a3c1a9db5fc6cb6bd3">reserved_1_7</a>                 : 7;
<a name="l03660"></a><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a000756413661492ba6a990315476bd7c">03660</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a000756413661492ba6a990315476bd7c">rx1_status</a>                   : 1;
<a name="l03661"></a><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a487ed274733a38e4c47f5309f8e70cb8">03661</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html#a487ed274733a38e4c47f5309f8e70cb8">reserved_9_63</a>                : 55;
<a name="l03662"></a>03662 <span class="preprocessor">#endif</span>
<a name="l03663"></a>03663 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a95da44b16969b786d00172ab06debfd3">s</a>;
<a name="l03664"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a5411306adb027a27eb600a0e97ed11e7">03664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html">cvmx_gserx_dlmx_rx_status_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a5411306adb027a27eb600a0e97ed11e7">cn70xx</a>;
<a name="l03665"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a9e7db562140008950496de720c8a0481">03665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__status_1_1cvmx__gserx__dlmx__rx__status__s.html">cvmx_gserx_dlmx_rx_status_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__rx__status.html#a9e7db562140008950496de720c8a0481">cn70xxp1</a>;
<a name="l03666"></a>03666 };
<a name="l03667"></a><a class="code" href="cvmx-gserx-defs_8h.html#a23c67d61dad07d6393a31996ff3c6b51">03667</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__status.html" title="cvmx_gser::_dlm::_rx_status">cvmx_gserx_dlmx_rx_status</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__status.html" title="cvmx_gser::_dlm::_rx_status">cvmx_gserx_dlmx_rx_status_t</a>;
<a name="l03668"></a>03668 <span class="comment"></span>
<a name="l03669"></a>03669 <span class="comment">/**</span>
<a name="l03670"></a>03670 <span class="comment"> * cvmx_gser#_dlm#_rx_term_en</span>
<a name="l03671"></a>03671 <span class="comment"> *</span>
<a name="l03672"></a>03672 <span class="comment"> * DLM0 PMA Receiver Termination.</span>
<a name="l03673"></a>03673 <span class="comment"> *</span>
<a name="l03674"></a>03674 <span class="comment"> */</span>
<a name="l03675"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html">03675</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html" title="cvmx_gser::_dlm::_rx_term_en">cvmx_gserx_dlmx_rx_term_en</a> {
<a name="l03676"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#a6782bce66ff46e71a9e15714bac3b41d">03676</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#a6782bce66ff46e71a9e15714bac3b41d">u64</a>;
<a name="l03677"></a><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html">03677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html">cvmx_gserx_dlmx_rx_term_en_s</a> {
<a name="l03678"></a>03678 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03679"></a>03679 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ab9abd6123686eb7056813c4b84ad7028">reserved_9_63</a>                : 55;
<a name="l03680"></a>03680     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#a16e45251d81d19d9cd9c129441cbc00a">rx1_term_en</a>                  : 1;  <span class="comment">/**&lt; Lane 1 PMA Receiver Termination.</span>
<a name="l03681"></a>03681 <span class="comment">                                                         - 0: Terminations removed</span>
<a name="l03682"></a>03682 <span class="comment">                                                         - 1: Terminations present */</span>
<a name="l03683"></a>03683     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ac47d0c0633aed7d60615061088fa32bf">reserved_1_7</a>                 : 7;
<a name="l03684"></a>03684     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#acc6f849e51feaa7723b47c96a50d2e75">rx0_term_en</a>                  : 1;  <span class="comment">/**&lt; Lane 0 PMA Receiver Termination.</span>
<a name="l03685"></a>03685 <span class="comment">                                                         - 0: Terminations removed</span>
<a name="l03686"></a>03686 <span class="comment">                                                         - 1: Terminations present */</span>
<a name="l03687"></a>03687 <span class="preprocessor">#else</span>
<a name="l03688"></a><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#acc6f849e51feaa7723b47c96a50d2e75">03688</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#acc6f849e51feaa7723b47c96a50d2e75">rx0_term_en</a>                  : 1;
<a name="l03689"></a><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ac47d0c0633aed7d60615061088fa32bf">03689</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ac47d0c0633aed7d60615061088fa32bf">reserved_1_7</a>                 : 7;
<a name="l03690"></a><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#a16e45251d81d19d9cd9c129441cbc00a">03690</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#a16e45251d81d19d9cd9c129441cbc00a">rx1_term_en</a>                  : 1;
<a name="l03691"></a><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ab9abd6123686eb7056813c4b84ad7028">03691</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html#ab9abd6123686eb7056813c4b84ad7028">reserved_9_63</a>                : 55;
<a name="l03692"></a>03692 <span class="preprocessor">#endif</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#a9c1dcbebc3ebc286fd52c9290a4b3bfc">s</a>;
<a name="l03694"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#a1bfcffaf864f53979043b09481c07187">03694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html">cvmx_gserx_dlmx_rx_term_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#a1bfcffaf864f53979043b09481c07187">cn70xx</a>;
<a name="l03695"></a><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#ae329bb7c88c7700dc06d82c7ed407ec4">03695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__rx__term__en_1_1cvmx__gserx__dlmx__rx__term__en__s.html">cvmx_gserx_dlmx_rx_term_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html#ae329bb7c88c7700dc06d82c7ed407ec4">cn70xxp1</a>;
<a name="l03696"></a>03696 };
<a name="l03697"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac4840c21ca9e75d25589f1e44fa5184e">03697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html" title="cvmx_gser::_dlm::_rx_term_en">cvmx_gserx_dlmx_rx_term_en</a> <a class="code" href="unioncvmx__gserx__dlmx__rx__term__en.html" title="cvmx_gser::_dlm::_rx_term_en">cvmx_gserx_dlmx_rx_term_en_t</a>;
<a name="l03698"></a>03698 <span class="comment"></span>
<a name="l03699"></a>03699 <span class="comment">/**</span>
<a name="l03700"></a>03700 <span class="comment"> * cvmx_gser#_dlm#_test_bypass</span>
<a name="l03701"></a>03701 <span class="comment"> *</span>
<a name="l03702"></a>03702 <span class="comment"> * DLM Test Bypass.</span>
<a name="l03703"></a>03703 <span class="comment"> *</span>
<a name="l03704"></a>03704 <span class="comment"> */</span>
<a name="l03705"></a><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html">03705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html" title="cvmx_gser::_dlm::_test_bypass">cvmx_gserx_dlmx_test_bypass</a> {
<a name="l03706"></a><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#a4a21559a8c71d037f2b7523acc8c2da3">03706</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#a4a21559a8c71d037f2b7523acc8c2da3">u64</a>;
<a name="l03707"></a><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html">03707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html">cvmx_gserx_dlmx_test_bypass_s</a> {
<a name="l03708"></a>03708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03709"></a>03709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#ae0d2105e82a07bee9371fd0e69654fb5">reserved_1_63</a>                : 63;
<a name="l03710"></a>03710     uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#aa8a4a7b4035e9d6ab66a0db2ac880bba">test_bypass</a>                  : 1;  <span class="comment">/**&lt; When asserted, all circuits Power-Down but leave Reference Clock</span>
<a name="l03711"></a>03711 <span class="comment">                                                         Active. */</span>
<a name="l03712"></a>03712 <span class="preprocessor">#else</span>
<a name="l03713"></a><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#aa8a4a7b4035e9d6ab66a0db2ac880bba">03713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#aa8a4a7b4035e9d6ab66a0db2ac880bba">test_bypass</a>                  : 1;
<a name="l03714"></a><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#ae0d2105e82a07bee9371fd0e69654fb5">03714</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html#ae0d2105e82a07bee9371fd0e69654fb5">reserved_1_63</a>                : 63;
<a name="l03715"></a>03715 <span class="preprocessor">#endif</span>
<a name="l03716"></a>03716 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#a4843165c7411ff3f6726940577fb0359">s</a>;
<a name="l03717"></a><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#a2c7d97ed9d049356c09284908ce5a2c7">03717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html">cvmx_gserx_dlmx_test_bypass_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#a2c7d97ed9d049356c09284908ce5a2c7">cn70xx</a>;
<a name="l03718"></a><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#aaa36c79bd493d5494779f0184956cfaa">03718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__bypass_1_1cvmx__gserx__dlmx__test__bypass__s.html">cvmx_gserx_dlmx_test_bypass_s</a>  <a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html#aaa36c79bd493d5494779f0184956cfaa">cn70xxp1</a>;
<a name="l03719"></a>03719 };
<a name="l03720"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5210a46f53602ef6d7f39def16ee18e0">03720</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html" title="cvmx_gser::_dlm::_test_bypass">cvmx_gserx_dlmx_test_bypass</a> <a class="code" href="unioncvmx__gserx__dlmx__test__bypass.html" title="cvmx_gser::_dlm::_test_bypass">cvmx_gserx_dlmx_test_bypass_t</a>;
<a name="l03721"></a>03721 <span class="comment"></span>
<a name="l03722"></a>03722 <span class="comment">/**</span>
<a name="l03723"></a>03723 <span class="comment"> * cvmx_gser#_dlm#_test_powerdown</span>
<a name="l03724"></a>03724 <span class="comment"> *</span>
<a name="l03725"></a>03725 <span class="comment"> * DLM Test Powerdown.</span>
<a name="l03726"></a>03726 <span class="comment"> *</span>
<a name="l03727"></a>03727 <span class="comment"> */</span>
<a name="l03728"></a><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html">03728</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html" title="cvmx_gser::_dlm::_test_powerdown">cvmx_gserx_dlmx_test_powerdown</a> {
<a name="l03729"></a><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#a8c24abc2bd9d4e37871402e6be281054">03729</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#a8c24abc2bd9d4e37871402e6be281054">u64</a>;
<a name="l03730"></a><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html">03730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html">cvmx_gserx_dlmx_test_powerdown_s</a> {
<a name="l03731"></a>03731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03732"></a>03732 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a633bf36a3f50b5aa25cc97b5f0d2119a">reserved_1_63</a>                : 63;
<a name="l03733"></a>03733     uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a27a48dd922cc9cdff7753cf5240c106f">test_powerdown</a>               : 1;  <span class="comment">/**&lt; When asserted, Powers down all circuitry in the PHY for IDDQ testing. */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#else</span>
<a name="l03735"></a><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a27a48dd922cc9cdff7753cf5240c106f">03735</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a27a48dd922cc9cdff7753cf5240c106f">test_powerdown</a>               : 1;
<a name="l03736"></a><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a633bf36a3f50b5aa25cc97b5f0d2119a">03736</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html#a633bf36a3f50b5aa25cc97b5f0d2119a">reserved_1_63</a>                : 63;
<a name="l03737"></a>03737 <span class="preprocessor">#endif</span>
<a name="l03738"></a>03738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#ad8a5af39ce9ee30c808ce4966ca0319d">s</a>;
<a name="l03739"></a><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#adab68697f9672881f50c039f7dbd6ba9">03739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html">cvmx_gserx_dlmx_test_powerdown_s</a> <a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#adab68697f9672881f50c039f7dbd6ba9">cn70xx</a>;
<a name="l03740"></a><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#a0caa21b3435af0b60e28ceaf2b9a161b">03740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__test__powerdown_1_1cvmx__gserx__dlmx__test__powerdown__s.html">cvmx_gserx_dlmx_test_powerdown_s</a> <a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html#a0caa21b3435af0b60e28ceaf2b9a161b">cn70xxp1</a>;
<a name="l03741"></a>03741 };
<a name="l03742"></a><a class="code" href="cvmx-gserx-defs_8h.html#ada7ca69413f79f62cab9cdc08cb50c53">03742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html" title="cvmx_gser::_dlm::_test_powerdown">cvmx_gserx_dlmx_test_powerdown</a> <a class="code" href="unioncvmx__gserx__dlmx__test__powerdown.html" title="cvmx_gser::_dlm::_test_powerdown">cvmx_gserx_dlmx_test_powerdown_t</a>;
<a name="l03743"></a>03743 <span class="comment"></span>
<a name="l03744"></a>03744 <span class="comment">/**</span>
<a name="l03745"></a>03745 <span class="comment"> * cvmx_gser#_dlm#_tx_amplitude</span>
<a name="l03746"></a>03746 <span class="comment"> *</span>
<a name="l03747"></a>03747 <span class="comment"> * DLM0 Tx Amplitude (Full Swing Mode).</span>
<a name="l03748"></a>03748 <span class="comment"> *</span>
<a name="l03749"></a>03749 <span class="comment"> */</span>
<a name="l03750"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html">03750</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html" title="cvmx_gser::_dlm::_tx_amplitude">cvmx_gserx_dlmx_tx_amplitude</a> {
<a name="l03751"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#a680f96b1b0737a13f0c01ed597209e29">03751</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#a680f96b1b0737a13f0c01ed597209e29">u64</a>;
<a name="l03752"></a><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html">03752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html">cvmx_gserx_dlmx_tx_amplitude_s</a> {
<a name="l03753"></a>03753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03754"></a>03754 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a5c0736667d8f505887f7e6a17089aff0">reserved_15_63</a>               : 49;
<a name="l03755"></a>03755     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a2a8d29df5b0b57ec05ab7a5e0564221d">tx1_amplitude</a>                : 7;  <span class="comment">/**&lt; This static value sets the lanuch amplitude of the Lane 1 transmitter</span>
<a name="l03756"></a>03756 <span class="comment">                                                         when pipeP_tx_swing is set to 0x7f (default state). */</span>
<a name="l03757"></a>03757     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a8fdea078cf4d74b16e67b0e665e0de40">reserved_7_7</a>                 : 1;
<a name="l03758"></a>03758     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a4822622a4d4b63aef25d173445a2316d">tx0_amplitude</a>                : 7;  <span class="comment">/**&lt; This static value sets the lanuch amplitude of the Lane 0 transmitter</span>
<a name="l03759"></a>03759 <span class="comment">                                                         when pipeP_tx_swing is set to 0x7f (default state). */</span>
<a name="l03760"></a>03760 <span class="preprocessor">#else</span>
<a name="l03761"></a><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a4822622a4d4b63aef25d173445a2316d">03761</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a4822622a4d4b63aef25d173445a2316d">tx0_amplitude</a>                : 7;
<a name="l03762"></a><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a8fdea078cf4d74b16e67b0e665e0de40">03762</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a8fdea078cf4d74b16e67b0e665e0de40">reserved_7_7</a>                 : 1;
<a name="l03763"></a><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a2a8d29df5b0b57ec05ab7a5e0564221d">03763</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a2a8d29df5b0b57ec05ab7a5e0564221d">tx1_amplitude</a>                : 7;
<a name="l03764"></a><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a5c0736667d8f505887f7e6a17089aff0">03764</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html#a5c0736667d8f505887f7e6a17089aff0">reserved_15_63</a>               : 49;
<a name="l03765"></a>03765 <span class="preprocessor">#endif</span>
<a name="l03766"></a>03766 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#a9165131f660d507e615132312b5a07a8">s</a>;
<a name="l03767"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#af68b9f82d0e87cfb00fba1b3cb8445ff">03767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html">cvmx_gserx_dlmx_tx_amplitude_s</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#af68b9f82d0e87cfb00fba1b3cb8445ff">cn70xx</a>;
<a name="l03768"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#a7e350d21d5fa1abb40edaacbf1c56e08">03768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__amplitude_1_1cvmx__gserx__dlmx__tx__amplitude__s.html">cvmx_gserx_dlmx_tx_amplitude_s</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html#a7e350d21d5fa1abb40edaacbf1c56e08">cn70xxp1</a>;
<a name="l03769"></a>03769 };
<a name="l03770"></a><a class="code" href="cvmx-gserx-defs_8h.html#a05dabfcecc12eb1c52a4e7ec34031669">03770</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html" title="cvmx_gser::_dlm::_tx_amplitude">cvmx_gserx_dlmx_tx_amplitude</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__amplitude.html" title="cvmx_gser::_dlm::_tx_amplitude">cvmx_gserx_dlmx_tx_amplitude_t</a>;
<a name="l03771"></a>03771 <span class="comment"></span>
<a name="l03772"></a>03772 <span class="comment">/**</span>
<a name="l03773"></a>03773 <span class="comment"> * cvmx_gser#_dlm#_tx_cm_en</span>
<a name="l03774"></a>03774 <span class="comment"> *</span>
<a name="l03775"></a>03775 <span class="comment"> * DLM0 Transmit Common-Mode Control Enable.</span>
<a name="l03776"></a>03776 <span class="comment"> *</span>
<a name="l03777"></a>03777 <span class="comment"> */</span>
<a name="l03778"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html">03778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html" title="cvmx_gser::_dlm::_tx_cm_en">cvmx_gserx_dlmx_tx_cm_en</a> {
<a name="l03779"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#af86c0c35ad53c26ead17dc61ee8daa1e">03779</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#af86c0c35ad53c26ead17dc61ee8daa1e">u64</a>;
<a name="l03780"></a><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html">03780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html">cvmx_gserx_dlmx_tx_cm_en_s</a> {
<a name="l03781"></a>03781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03782"></a>03782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a63ce256b31261cbb2a39675ea7760dc8">reserved_9_63</a>                : 55;
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a4ff9e3332c66240bb19e0096f57e431a">tx1_cm_en</a>                    : 1;  <span class="comment">/**&lt; Enables the Lane 1 transmitter&apos;s common mode hold circuitry. */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a5d6625d9714fb57824b6982a49857fd0">reserved_1_7</a>                 : 7;
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a082ea038ffc37cee88232b862867aee7">tx0_cm_en</a>                    : 1;  <span class="comment">/**&lt; Enables the lane 0 transmitter&apos;s common mode hold circuitry. */</span>
<a name="l03786"></a>03786 <span class="preprocessor">#else</span>
<a name="l03787"></a><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a082ea038ffc37cee88232b862867aee7">03787</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a082ea038ffc37cee88232b862867aee7">tx0_cm_en</a>                    : 1;
<a name="l03788"></a><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a5d6625d9714fb57824b6982a49857fd0">03788</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a5d6625d9714fb57824b6982a49857fd0">reserved_1_7</a>                 : 7;
<a name="l03789"></a><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a4ff9e3332c66240bb19e0096f57e431a">03789</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a4ff9e3332c66240bb19e0096f57e431a">tx1_cm_en</a>                    : 1;
<a name="l03790"></a><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a63ce256b31261cbb2a39675ea7760dc8">03790</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html#a63ce256b31261cbb2a39675ea7760dc8">reserved_9_63</a>                : 55;
<a name="l03791"></a>03791 <span class="preprocessor">#endif</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#a31289364c58f16120b0d7be83a62d14d">s</a>;
<a name="l03793"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#a4528f5738a5923b4e74c0948c9a73618">03793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html">cvmx_gserx_dlmx_tx_cm_en_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#a4528f5738a5923b4e74c0948c9a73618">cn70xx</a>;
<a name="l03794"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#a2887fc5b170eee0376df1b16cdf1bb8c">03794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__cm__en_1_1cvmx__gserx__dlmx__tx__cm__en__s.html">cvmx_gserx_dlmx_tx_cm_en_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html#a2887fc5b170eee0376df1b16cdf1bb8c">cn70xxp1</a>;
<a name="l03795"></a>03795 };
<a name="l03796"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3cadb39620dbbe5d29951233b9175af5">03796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html" title="cvmx_gser::_dlm::_tx_cm_en">cvmx_gserx_dlmx_tx_cm_en</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__cm__en.html" title="cvmx_gser::_dlm::_tx_cm_en">cvmx_gserx_dlmx_tx_cm_en_t</a>;
<a name="l03797"></a>03797 <span class="comment"></span>
<a name="l03798"></a>03798 <span class="comment">/**</span>
<a name="l03799"></a>03799 <span class="comment"> * cvmx_gser#_dlm#_tx_data_en</span>
<a name="l03800"></a>03800 <span class="comment"> *</span>
<a name="l03801"></a>03801 <span class="comment"> * DLM0 Transmit Driver Enable.</span>
<a name="l03802"></a>03802 <span class="comment"> *</span>
<a name="l03803"></a>03803 <span class="comment"> */</span>
<a name="l03804"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html">03804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html" title="cvmx_gser::_dlm::_tx_data_en">cvmx_gserx_dlmx_tx_data_en</a> {
<a name="l03805"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#ababba33d8b149ed00db8ab5714738fa4">03805</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#ababba33d8b149ed00db8ab5714738fa4">u64</a>;
<a name="l03806"></a><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html">03806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html">cvmx_gserx_dlmx_tx_data_en_s</a> {
<a name="l03807"></a>03807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03808"></a>03808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#ace69de9b2cde52a3a46d91f9a437c873">reserved_9_63</a>                : 55;
<a name="l03809"></a>03809     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7cfd4a553193af0639fa6b0296a4f8bd">tx1_data_en</a>                  : 1;  <span class="comment">/**&lt; Enables the Lane 1 primary transmitter driver for serial data. */</span>
<a name="l03810"></a>03810     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a1185e832b435284c04685e37a4717189">reserved_1_7</a>                 : 7;
<a name="l03811"></a>03811     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7180526196668a1f7732ce3081940d2b">tx0_data_en</a>                  : 1;  <span class="comment">/**&lt; Enables the Lane 0 primary transmitter driver for serial data. */</span>
<a name="l03812"></a>03812 <span class="preprocessor">#else</span>
<a name="l03813"></a><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7180526196668a1f7732ce3081940d2b">03813</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7180526196668a1f7732ce3081940d2b">tx0_data_en</a>                  : 1;
<a name="l03814"></a><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a1185e832b435284c04685e37a4717189">03814</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a1185e832b435284c04685e37a4717189">reserved_1_7</a>                 : 7;
<a name="l03815"></a><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7cfd4a553193af0639fa6b0296a4f8bd">03815</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#a7cfd4a553193af0639fa6b0296a4f8bd">tx1_data_en</a>                  : 1;
<a name="l03816"></a><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#ace69de9b2cde52a3a46d91f9a437c873">03816</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html#ace69de9b2cde52a3a46d91f9a437c873">reserved_9_63</a>                : 55;
<a name="l03817"></a>03817 <span class="preprocessor">#endif</span>
<a name="l03818"></a>03818 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#a24619ee59e248ec16077db190a04ac50">s</a>;
<a name="l03819"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#a614f7a953d06fdbc280fef58cadd9715">03819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html">cvmx_gserx_dlmx_tx_data_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#a614f7a953d06fdbc280fef58cadd9715">cn70xx</a>;
<a name="l03820"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#a28721dec3bd61652a8da80e01e36dad0">03820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__data__en_1_1cvmx__gserx__dlmx__tx__data__en__s.html">cvmx_gserx_dlmx_tx_data_en_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html#a28721dec3bd61652a8da80e01e36dad0">cn70xxp1</a>;
<a name="l03821"></a>03821 };
<a name="l03822"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6ac7025262c0d13b86a8d86214249a0d">03822</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html" title="cvmx_gser::_dlm::_tx_data_en">cvmx_gserx_dlmx_tx_data_en</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__data__en.html" title="cvmx_gser::_dlm::_tx_data_en">cvmx_gserx_dlmx_tx_data_en_t</a>;
<a name="l03823"></a>03823 <span class="comment"></span>
<a name="l03824"></a>03824 <span class="comment">/**</span>
<a name="l03825"></a>03825 <span class="comment"> * cvmx_gser#_dlm#_tx_en</span>
<a name="l03826"></a>03826 <span class="comment"> *</span>
<a name="l03827"></a>03827 <span class="comment"> * DLM Transmit Clocking and Data Sampling Enable.</span>
<a name="l03828"></a>03828 <span class="comment"> *</span>
<a name="l03829"></a>03829 <span class="comment"> */</span>
<a name="l03830"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html">03830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html" title="cvmx_gser::_dlm::_tx_en">cvmx_gserx_dlmx_tx_en</a> {
<a name="l03831"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#aa805957f87b998764e08b5fe7755b1f6">03831</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#aa805957f87b998764e08b5fe7755b1f6">u64</a>;
<a name="l03832"></a><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html">03832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html">cvmx_gserx_dlmx_tx_en_s</a> {
<a name="l03833"></a>03833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03834"></a>03834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a8608e50271d0e6d475d977eb7b2fb37b">reserved_9_63</a>                : 55;
<a name="l03835"></a>03835     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a7f79e3bd5818a87700fca2de9ad47e52">tx1_en</a>                       : 1;  <span class="comment">/**&lt; Enables the Lane 1 transmit clock path and Tx word alignment. */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#ac17f9ec3de9c055d4193a95ec2fdccde">reserved_1_7</a>                 : 7;
<a name="l03837"></a>03837     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a4752d986f06ff2bfb65eb4ce6940c3f3">tx0_en</a>                       : 1;  <span class="comment">/**&lt; Enables the Lane 0 transmit clock path and Tx word alignment. */</span>
<a name="l03838"></a>03838 <span class="preprocessor">#else</span>
<a name="l03839"></a><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a4752d986f06ff2bfb65eb4ce6940c3f3">03839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a4752d986f06ff2bfb65eb4ce6940c3f3">tx0_en</a>                       : 1;
<a name="l03840"></a><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#ac17f9ec3de9c055d4193a95ec2fdccde">03840</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#ac17f9ec3de9c055d4193a95ec2fdccde">reserved_1_7</a>                 : 7;
<a name="l03841"></a><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a7f79e3bd5818a87700fca2de9ad47e52">03841</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a7f79e3bd5818a87700fca2de9ad47e52">tx1_en</a>                       : 1;
<a name="l03842"></a><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a8608e50271d0e6d475d977eb7b2fb37b">03842</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html#a8608e50271d0e6d475d977eb7b2fb37b">reserved_9_63</a>                : 55;
<a name="l03843"></a>03843 <span class="preprocessor">#endif</span>
<a name="l03844"></a>03844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#af861b5b365fef7445cad365f7870fe2e">s</a>;
<a name="l03845"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#a3e3fa71c51e3c5aa11a87a93f5558f39">03845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html">cvmx_gserx_dlmx_tx_en_s</a>        <a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#a3e3fa71c51e3c5aa11a87a93f5558f39">cn70xx</a>;
<a name="l03846"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#a303a612c0296db25e5329370d2f645ff">03846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__en_1_1cvmx__gserx__dlmx__tx__en__s.html">cvmx_gserx_dlmx_tx_en_s</a>        <a class="code" href="unioncvmx__gserx__dlmx__tx__en.html#a303a612c0296db25e5329370d2f645ff">cn70xxp1</a>;
<a name="l03847"></a>03847 };
<a name="l03848"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5a9b7c541a7c5403174f4560a95dae98">03848</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__en.html" title="cvmx_gser::_dlm::_tx_en">cvmx_gserx_dlmx_tx_en</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__en.html" title="cvmx_gser::_dlm::_tx_en">cvmx_gserx_dlmx_tx_en_t</a>;
<a name="l03849"></a>03849 <span class="comment"></span>
<a name="l03850"></a>03850 <span class="comment">/**</span>
<a name="l03851"></a>03851 <span class="comment"> * cvmx_gser#_dlm#_tx_preemph</span>
<a name="l03852"></a>03852 <span class="comment"> *</span>
<a name="l03853"></a>03853 <span class="comment"> * DLM0 Tx Deemphasis.</span>
<a name="l03854"></a>03854 <span class="comment"> *</span>
<a name="l03855"></a>03855 <span class="comment"> */</span>
<a name="l03856"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html">03856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html" title="cvmx_gser::_dlm::_tx_preemph">cvmx_gserx_dlmx_tx_preemph</a> {
<a name="l03857"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#a027f4727684953e10e53ad2f57e338c8">03857</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#a027f4727684953e10e53ad2f57e338c8">u64</a>;
<a name="l03858"></a><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html">03858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html">cvmx_gserx_dlmx_tx_preemph_s</a> {
<a name="l03859"></a>03859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a718880e18cd5dd6ed582aa46ad5e22d6">reserved_15_63</a>               : 49;
<a name="l03861"></a>03861     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a79c718b2daae84dcdb92edc9475fd417">tx1_preemph</a>                  : 7;  <span class="comment">/**&lt; Sets the Lane 1 Tx driver de-emphasis value to meet the Tx eye mask. */</span>
<a name="l03862"></a>03862     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a51df4f8df5ddc3967a2ccf8ede6456dd">reserved_7_7</a>                 : 1;
<a name="l03863"></a>03863     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a82edf77cad9c0f6e4bf87fb27ab94604">tx0_preemph</a>                  : 7;  <span class="comment">/**&lt; Sets the Lane 0 Tx driver de-emphasis value to meet the Tx eye mask. */</span>
<a name="l03864"></a>03864 <span class="preprocessor">#else</span>
<a name="l03865"></a><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a82edf77cad9c0f6e4bf87fb27ab94604">03865</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a82edf77cad9c0f6e4bf87fb27ab94604">tx0_preemph</a>                  : 7;
<a name="l03866"></a><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a51df4f8df5ddc3967a2ccf8ede6456dd">03866</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a51df4f8df5ddc3967a2ccf8ede6456dd">reserved_7_7</a>                 : 1;
<a name="l03867"></a><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a79c718b2daae84dcdb92edc9475fd417">03867</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a79c718b2daae84dcdb92edc9475fd417">tx1_preemph</a>                  : 7;
<a name="l03868"></a><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a718880e18cd5dd6ed582aa46ad5e22d6">03868</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html#a718880e18cd5dd6ed582aa46ad5e22d6">reserved_15_63</a>               : 49;
<a name="l03869"></a>03869 <span class="preprocessor">#endif</span>
<a name="l03870"></a>03870 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#a17d1f7e32b6455700c6a1033cb804488">s</a>;
<a name="l03871"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#aa252e0bd925103ce41e7924f6df436c3">03871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html">cvmx_gserx_dlmx_tx_preemph_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#aa252e0bd925103ce41e7924f6df436c3">cn70xx</a>;
<a name="l03872"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#a7d3001a7a607e1b86bb3cdeaddbf5ff1">03872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__preemph_1_1cvmx__gserx__dlmx__tx__preemph__s.html">cvmx_gserx_dlmx_tx_preemph_s</a>   <a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html#a7d3001a7a607e1b86bb3cdeaddbf5ff1">cn70xxp1</a>;
<a name="l03873"></a>03873 };
<a name="l03874"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1df4224dcf595d8c5a6446132cb17ff5">03874</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html" title="cvmx_gser::_dlm::_tx_preemph">cvmx_gserx_dlmx_tx_preemph</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__preemph.html" title="cvmx_gser::_dlm::_tx_preemph">cvmx_gserx_dlmx_tx_preemph_t</a>;
<a name="l03875"></a>03875 <span class="comment"></span>
<a name="l03876"></a>03876 <span class="comment">/**</span>
<a name="l03877"></a>03877 <span class="comment"> * cvmx_gser#_dlm#_tx_rate</span>
<a name="l03878"></a>03878 <span class="comment"> *</span>
<a name="l03879"></a>03879 <span class="comment"> * DLM0 Tx Data Rate.</span>
<a name="l03880"></a>03880 <span class="comment"> *</span>
<a name="l03881"></a>03881 <span class="comment"> */</span>
<a name="l03882"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html">03882</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html" title="cvmx_gser::_dlm::_tx_rate">cvmx_gserx_dlmx_tx_rate</a> {
<a name="l03883"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a8f0acca0e51a7c5533e385a368322a6f">03883</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a8f0acca0e51a7c5533e385a368322a6f">u64</a>;
<a name="l03884"></a><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html">03884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html">cvmx_gserx_dlmx_tx_rate_s</a> {
<a name="l03885"></a>03885 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03886"></a>03886 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af859fe45eca9904e3fe18736d59bcc52">reserved_10_63</a>               : 54;
<a name="l03887"></a>03887     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af04362f6b433d1c4cab207a3ca24a5cc">tx1_rate</a>                     : 2;  <span class="comment">/**&lt; Selects the Lane 1 baud rate for the transmit path.</span>
<a name="l03888"></a>03888 <span class="comment">                                                         - 00: baud</span>
<a name="l03889"></a>03889 <span class="comment">                                                         - 01: baud / 2</span>
<a name="l03890"></a>03890 <span class="comment">                                                         - 10: baud / 4</span>
<a name="l03891"></a>03891 <span class="comment">                                                         - 11: Not supported */</span>
<a name="l03892"></a>03892     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a6bdfc721d3ba893d9bbc421ec884b2f2">reserved_2_7</a>                 : 6;
<a name="l03893"></a>03893     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a834a1a44edacfd44328601a98d82ea85">tx0_rate</a>                     : 2;  <span class="comment">/**&lt; Selects the Lane 0 baud rate for the transmit path.</span>
<a name="l03894"></a>03894 <span class="comment">                                                         - 00: baud</span>
<a name="l03895"></a>03895 <span class="comment">                                                         - 01: baud / 2</span>
<a name="l03896"></a>03896 <span class="comment">                                                         - 10: baud / 4</span>
<a name="l03897"></a>03897 <span class="comment">                                                         - 11: Not supported */</span>
<a name="l03898"></a>03898 <span class="preprocessor">#else</span>
<a name="l03899"></a><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a834a1a44edacfd44328601a98d82ea85">03899</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a834a1a44edacfd44328601a98d82ea85">tx0_rate</a>                     : 2;
<a name="l03900"></a><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a6bdfc721d3ba893d9bbc421ec884b2f2">03900</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#a6bdfc721d3ba893d9bbc421ec884b2f2">reserved_2_7</a>                 : 6;
<a name="l03901"></a><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af04362f6b433d1c4cab207a3ca24a5cc">03901</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af04362f6b433d1c4cab207a3ca24a5cc">tx1_rate</a>                     : 2;
<a name="l03902"></a><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af859fe45eca9904e3fe18736d59bcc52">03902</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html#af859fe45eca9904e3fe18736d59bcc52">reserved_10_63</a>               : 54;
<a name="l03903"></a>03903 <span class="preprocessor">#endif</span>
<a name="l03904"></a>03904 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a75a276f626e6297d3352dee60f1b9b55">s</a>;
<a name="l03905"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a8d4d2d6b82d549bca4e86c78f24da736">03905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html">cvmx_gserx_dlmx_tx_rate_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a8d4d2d6b82d549bca4e86c78f24da736">cn70xx</a>;
<a name="l03906"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a577c03e7778c1031b65c280ba12b439b">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__rate_1_1cvmx__gserx__dlmx__tx__rate__s.html">cvmx_gserx_dlmx_tx_rate_s</a>      <a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html#a577c03e7778c1031b65c280ba12b439b">cn70xxp1</a>;
<a name="l03907"></a>03907 };
<a name="l03908"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae4eaabb33ff2200dbd50149d9b0299e9">03908</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html" title="cvmx_gser::_dlm::_tx_rate">cvmx_gserx_dlmx_tx_rate</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__rate.html" title="cvmx_gser::_dlm::_tx_rate">cvmx_gserx_dlmx_tx_rate_t</a>;
<a name="l03909"></a>03909 <span class="comment"></span>
<a name="l03910"></a>03910 <span class="comment">/**</span>
<a name="l03911"></a>03911 <span class="comment"> * cvmx_gser#_dlm#_tx_reset</span>
<a name="l03912"></a>03912 <span class="comment"> *</span>
<a name="l03913"></a>03913 <span class="comment"> * DLM0 Tx Reset.</span>
<a name="l03914"></a>03914 <span class="comment"> *</span>
<a name="l03915"></a>03915 <span class="comment"> */</span>
<a name="l03916"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html">03916</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html" title="cvmx_gser::_dlm::_tx_reset">cvmx_gserx_dlmx_tx_reset</a> {
<a name="l03917"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#af405d07227b33a48a657371983964b28">03917</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#af405d07227b33a48a657371983964b28">u64</a>;
<a name="l03918"></a><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html">03918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html">cvmx_gserx_dlmx_tx_reset_s</a> {
<a name="l03919"></a>03919 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#aacbbfe611ada8abab40ab1a2b0b71c9e">reserved_9_63</a>                : 55;
<a name="l03921"></a>03921     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a3a16dafdb6ad1dc8fee2c7b9e10c5965">tx1_reset</a>                    : 1;  <span class="comment">/**&lt; Resets all Lane 1 transmitter settings and state machines. */</span>
<a name="l03922"></a>03922     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a6e0c87bc1483409a511b7175cab51c0d">reserved_1_7</a>                 : 7;
<a name="l03923"></a>03923     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#ab79fc032a61b16e03f5e080924eaac88">tx0_reset</a>                    : 1;  <span class="comment">/**&lt; Resets all Lane 0 transmitter settings and state machines. */</span>
<a name="l03924"></a>03924 <span class="preprocessor">#else</span>
<a name="l03925"></a><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#ab79fc032a61b16e03f5e080924eaac88">03925</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#ab79fc032a61b16e03f5e080924eaac88">tx0_reset</a>                    : 1;
<a name="l03926"></a><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a6e0c87bc1483409a511b7175cab51c0d">03926</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a6e0c87bc1483409a511b7175cab51c0d">reserved_1_7</a>                 : 7;
<a name="l03927"></a><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a3a16dafdb6ad1dc8fee2c7b9e10c5965">03927</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#a3a16dafdb6ad1dc8fee2c7b9e10c5965">tx1_reset</a>                    : 1;
<a name="l03928"></a><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#aacbbfe611ada8abab40ab1a2b0b71c9e">03928</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html#aacbbfe611ada8abab40ab1a2b0b71c9e">reserved_9_63</a>                : 55;
<a name="l03929"></a>03929 <span class="preprocessor">#endif</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#a62eec01b7002f6ee9de322c8d1bb0e95">s</a>;
<a name="l03931"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#a80c869877d48c7ab66b31638f3a550f6">03931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html">cvmx_gserx_dlmx_tx_reset_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#a80c869877d48c7ab66b31638f3a550f6">cn70xx</a>;
<a name="l03932"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#aaf91c67c7676469baebc7a47a3061728">03932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__reset_1_1cvmx__gserx__dlmx__tx__reset__s.html">cvmx_gserx_dlmx_tx_reset_s</a>     <a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html#aaf91c67c7676469baebc7a47a3061728">cn70xxp1</a>;
<a name="l03933"></a>03933 };
<a name="l03934"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7b3a98917f7274466c3d9cf360b914e8">03934</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html" title="cvmx_gser::_dlm::_tx_reset">cvmx_gserx_dlmx_tx_reset</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__reset.html" title="cvmx_gser::_dlm::_tx_reset">cvmx_gserx_dlmx_tx_reset_t</a>;
<a name="l03935"></a>03935 <span class="comment"></span>
<a name="l03936"></a>03936 <span class="comment">/**</span>
<a name="l03937"></a>03937 <span class="comment"> * cvmx_gser#_dlm#_tx_status</span>
<a name="l03938"></a>03938 <span class="comment"> *</span>
<a name="l03939"></a>03939 <span class="comment"> * DLM Transmit Common Mode Control Status.</span>
<a name="l03940"></a>03940 <span class="comment"> *</span>
<a name="l03941"></a>03941 <span class="comment"> */</span>
<a name="l03942"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html">03942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html" title="cvmx_gser::_dlm::_tx_status">cvmx_gserx_dlmx_tx_status</a> {
<a name="l03943"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#a19d6ace4e8a1ca91e492904eb849f1d5">03943</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#a19d6ace4e8a1ca91e492904eb849f1d5">u64</a>;
<a name="l03944"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html">cvmx_gserx_dlmx_tx_status_s</a> {
<a name="l03945"></a>03945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#ac60c7707645dd6f4b00f88286c31518c">reserved_10_63</a>               : 54;
<a name="l03947"></a>03947     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a8677452e5c5f140a633051a702436b0f">tx1_cm_status</a>                : 1;  <span class="comment">/**&lt; When asserted, the Lane 1 transmitter differential pair is held to half</span>
<a name="l03948"></a>03948 <span class="comment">                                                         of vptxN durring an electrical IDLE.  Otherwise, weakly held to</span>
<a name="l03949"></a>03949 <span class="comment">                                                         ground through a high impedance connection. */</span>
<a name="l03950"></a>03950     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aab410603fbd7031dde5699aba7144235">tx1_status</a>                   : 1;  <span class="comment">/**&lt; Signals when the Lane 1 transmitter is ready to properly sample the</span>
<a name="l03951"></a>03951 <span class="comment">                                                         incoming data for transmission. */</span>
<a name="l03952"></a>03952     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aefb8af022097883a3c7260220909165f">reserved_2_7</a>                 : 6;
<a name="l03953"></a>03953     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a20b4ffb94048f9030727e011ed7d0584">tx0_cm_status</a>                : 1;  <span class="comment">/**&lt; When asserted, the Lane 0 transmitter differential pair is held to half</span>
<a name="l03954"></a>03954 <span class="comment">                                                         of vptxN durring an electrical IDLE.  Otherwise, weakly held to</span>
<a name="l03955"></a>03955 <span class="comment">                                                         ground through a high impedance connection. */</span>
<a name="l03956"></a>03956     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a6056180564dbce5a3e8dcad02125b868">tx0_status</a>                   : 1;  <span class="comment">/**&lt; Signals when the Lane 0 transmitter is ready to properly sample the</span>
<a name="l03957"></a>03957 <span class="comment">                                                         incoming data for transmission. */</span>
<a name="l03958"></a>03958 <span class="preprocessor">#else</span>
<a name="l03959"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a6056180564dbce5a3e8dcad02125b868">03959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a6056180564dbce5a3e8dcad02125b868">tx0_status</a>                   : 1;
<a name="l03960"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a20b4ffb94048f9030727e011ed7d0584">03960</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a20b4ffb94048f9030727e011ed7d0584">tx0_cm_status</a>                : 1;
<a name="l03961"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aefb8af022097883a3c7260220909165f">03961</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aefb8af022097883a3c7260220909165f">reserved_2_7</a>                 : 6;
<a name="l03962"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aab410603fbd7031dde5699aba7144235">03962</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#aab410603fbd7031dde5699aba7144235">tx1_status</a>                   : 1;
<a name="l03963"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a8677452e5c5f140a633051a702436b0f">03963</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#a8677452e5c5f140a633051a702436b0f">tx1_cm_status</a>                : 1;
<a name="l03964"></a><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#ac60c7707645dd6f4b00f88286c31518c">03964</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html#ac60c7707645dd6f4b00f88286c31518c">reserved_10_63</a>               : 54;
<a name="l03965"></a>03965 <span class="preprocessor">#endif</span>
<a name="l03966"></a>03966 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#ae6a6f9f57d4e6b55faebd2676a3afb19">s</a>;
<a name="l03967"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#aafec363fecc7c578f46bedfb798a9cd8">03967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html">cvmx_gserx_dlmx_tx_status_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#aafec363fecc7c578f46bedfb798a9cd8">cn70xx</a>;
<a name="l03968"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#a34d532c5bb6a076ed289645e88c983b5">03968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__status_1_1cvmx__gserx__dlmx__tx__status__s.html">cvmx_gserx_dlmx_tx_status_s</a>    <a class="code" href="unioncvmx__gserx__dlmx__tx__status.html#a34d532c5bb6a076ed289645e88c983b5">cn70xxp1</a>;
<a name="l03969"></a>03969 };
<a name="l03970"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa081e01a11a943b869c031eba4a4e478">03970</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__status.html" title="cvmx_gser::_dlm::_tx_status">cvmx_gserx_dlmx_tx_status</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__status.html" title="cvmx_gser::_dlm::_tx_status">cvmx_gserx_dlmx_tx_status_t</a>;
<a name="l03971"></a>03971 <span class="comment"></span>
<a name="l03972"></a>03972 <span class="comment">/**</span>
<a name="l03973"></a>03973 <span class="comment"> * cvmx_gser#_dlm#_tx_term_offset</span>
<a name="l03974"></a>03974 <span class="comment"> *</span>
<a name="l03975"></a>03975 <span class="comment"> * DLM Transmitter Termination Offset.</span>
<a name="l03976"></a>03976 <span class="comment"> *</span>
<a name="l03977"></a>03977 <span class="comment"> */</span>
<a name="l03978"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html">03978</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html" title="cvmx_gser::_dlm::_tx_term_offset">cvmx_gserx_dlmx_tx_term_offset</a> {
<a name="l03979"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a286377a23e7c218eb1045d1d68b3a3d2">03979</a>     uint64_t <a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a286377a23e7c218eb1045d1d68b3a3d2">u64</a>;
<a name="l03980"></a><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html">03980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html">cvmx_gserx_dlmx_tx_term_offset_s</a> {
<a name="l03981"></a>03981 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a062fb575f3c62803ee8ec8d666fefda2">reserved_13_63</a>               : 51;
<a name="l03983"></a>03983     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#ab0f4d46002838f0cd9ec38f9b7e2cc3e">tx1_term_offset</a>              : 5;  <span class="comment">/**&lt; Applies an offset to the Lande 1 resistor calibration value.  Not to be</span>
<a name="l03984"></a>03984 <span class="comment">                                                         used during normal operation. */</span>
<a name="l03985"></a>03985     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#adb73eff6edb0d5aba043e92ee1e98a91">reserved_5_7</a>                 : 3;
<a name="l03986"></a>03986     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a54c49c0bd0d6d8dbcddd41f7cc9369ae">tx0_term_offset</a>              : 5;  <span class="comment">/**&lt; Applies an offset to the Lane 0 resistor calibration value.  Not to be</span>
<a name="l03987"></a>03987 <span class="comment">                                                         used during normal operation. */</span>
<a name="l03988"></a>03988 <span class="preprocessor">#else</span>
<a name="l03989"></a><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a54c49c0bd0d6d8dbcddd41f7cc9369ae">03989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a54c49c0bd0d6d8dbcddd41f7cc9369ae">tx0_term_offset</a>              : 5;
<a name="l03990"></a><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#adb73eff6edb0d5aba043e92ee1e98a91">03990</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#adb73eff6edb0d5aba043e92ee1e98a91">reserved_5_7</a>                 : 3;
<a name="l03991"></a><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#ab0f4d46002838f0cd9ec38f9b7e2cc3e">03991</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#ab0f4d46002838f0cd9ec38f9b7e2cc3e">tx1_term_offset</a>              : 5;
<a name="l03992"></a><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a062fb575f3c62803ee8ec8d666fefda2">03992</a>     uint64_t <a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html#a062fb575f3c62803ee8ec8d666fefda2">reserved_13_63</a>               : 51;
<a name="l03993"></a>03993 <span class="preprocessor">#endif</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#af1639db452f38d16746fe662d21ad8f8">s</a>;
<a name="l03995"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a166bd40cb4e6f322346013f3d79ce333">03995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html">cvmx_gserx_dlmx_tx_term_offset_s</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a166bd40cb4e6f322346013f3d79ce333">cn70xx</a>;
<a name="l03996"></a><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a29994f943db4115d4dbf884ffb8f84db">03996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__dlmx__tx__term__offset_1_1cvmx__gserx__dlmx__tx__term__offset__s.html">cvmx_gserx_dlmx_tx_term_offset_s</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html#a29994f943db4115d4dbf884ffb8f84db">cn70xxp1</a>;
<a name="l03997"></a>03997 };
<a name="l03998"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae018128d53846cd8f8a208c075aa9bd9">03998</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html" title="cvmx_gser::_dlm::_tx_term_offset">cvmx_gserx_dlmx_tx_term_offset</a> <a class="code" href="unioncvmx__gserx__dlmx__tx__term__offset.html" title="cvmx_gser::_dlm::_tx_term_offset">cvmx_gserx_dlmx_tx_term_offset_t</a>;
<a name="l03999"></a>03999 <span class="comment"></span>
<a name="l04000"></a>04000 <span class="comment">/**</span>
<a name="l04001"></a>04001 <span class="comment"> * cvmx_gser#_eq_wait_time</span>
<a name="l04002"></a>04002 <span class="comment"> *</span>
<a name="l04003"></a>04003 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04004"></a>04004 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04005"></a>04005 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04006"></a>04006 <span class="comment"> */</span>
<a name="l04007"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html">04007</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__eq__wait__time.html" title="cvmx_gser::_eq_wait_time">cvmx_gserx_eq_wait_time</a> {
<a name="l04008"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html#ae2ab262815ae4c009e6c7f2120f18cc0">04008</a>     uint64_t <a class="code" href="unioncvmx__gserx__eq__wait__time.html#ae2ab262815ae4c009e6c7f2120f18cc0">u64</a>;
<a name="l04009"></a><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">04009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">cvmx_gserx_eq_wait_time_s</a> {
<a name="l04010"></a>04010 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04011"></a>04011 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#aa2175f3c2aeaa807e4343c14d0cd3004">reserved_8_63</a>                : 56;
<a name="l04012"></a>04012     uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#af2fb0c5005a668cc83ee70db25de3637">rxeq_wait_cnt</a>                : 4;  <span class="comment">/**&lt; Determines the wait time after VMA RX-EQ completes and before sampling</span>
<a name="l04013"></a>04013 <span class="comment">                                                         tap1 and starting the precorrelation check. */</span>
<a name="l04014"></a>04014     uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#ab5c670494dbeb5a431a8eb49583124f7">txeq_wait_cnt</a>                : 4;  <span class="comment">/**&lt; Determines the wait time from applying the TX-EQ controls (swing/pre/post)</span>
<a name="l04015"></a>04015 <span class="comment">                                                         to the sampling of the sds_pcs_tx_comp_out. */</span>
<a name="l04016"></a>04016 <span class="preprocessor">#else</span>
<a name="l04017"></a><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#ab5c670494dbeb5a431a8eb49583124f7">04017</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#ab5c670494dbeb5a431a8eb49583124f7">txeq_wait_cnt</a>                : 4;
<a name="l04018"></a><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#af2fb0c5005a668cc83ee70db25de3637">04018</a>     uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#af2fb0c5005a668cc83ee70db25de3637">rxeq_wait_cnt</a>                : 4;
<a name="l04019"></a><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#aa2175f3c2aeaa807e4343c14d0cd3004">04019</a>     uint64_t <a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html#aa2175f3c2aeaa807e4343c14d0cd3004">reserved_8_63</a>                : 56;
<a name="l04020"></a>04020 <span class="preprocessor">#endif</span>
<a name="l04021"></a>04021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__eq__wait__time.html#ac8a13fafdd973823fc2f24e84b2bfba7">s</a>;
<a name="l04022"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html#a58102b57eeb4b4f6fc1bf4d18894c9c7">04022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">cvmx_gserx_eq_wait_time_s</a>      <a class="code" href="unioncvmx__gserx__eq__wait__time.html#a58102b57eeb4b4f6fc1bf4d18894c9c7">cn73xx</a>;
<a name="l04023"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html#aa794e7b6f27e449a86522c4a4b72a770">04023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">cvmx_gserx_eq_wait_time_s</a>      <a class="code" href="unioncvmx__gserx__eq__wait__time.html#aa794e7b6f27e449a86522c4a4b72a770">cn78xx</a>;
<a name="l04024"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html#aa60c06142875a36baa761376d0663aee">04024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">cvmx_gserx_eq_wait_time_s</a>      <a class="code" href="unioncvmx__gserx__eq__wait__time.html#aa60c06142875a36baa761376d0663aee">cn78xxp1</a>;
<a name="l04025"></a><a class="code" href="unioncvmx__gserx__eq__wait__time.html#a91170ff2ccdd466291ae112c3ba73a19">04025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__eq__wait__time_1_1cvmx__gserx__eq__wait__time__s.html">cvmx_gserx_eq_wait_time_s</a>      <a class="code" href="unioncvmx__gserx__eq__wait__time.html#a91170ff2ccdd466291ae112c3ba73a19">cnf75xx</a>;
<a name="l04026"></a>04026 };
<a name="l04027"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8e06d051ac188861ccf6175252cba7ec">04027</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__eq__wait__time.html" title="cvmx_gser::_eq_wait_time">cvmx_gserx_eq_wait_time</a> <a class="code" href="unioncvmx__gserx__eq__wait__time.html" title="cvmx_gser::_eq_wait_time">cvmx_gserx_eq_wait_time_t</a>;
<a name="l04028"></a>04028 <span class="comment"></span>
<a name="l04029"></a>04029 <span class="comment">/**</span>
<a name="l04030"></a>04030 <span class="comment"> * cvmx_gser#_glbl_misc_config_1</span>
<a name="l04031"></a>04031 <span class="comment"> *</span>
<a name="l04032"></a>04032 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04033"></a>04033 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04034"></a>04034 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04035"></a>04035 <span class="comment"> */</span>
<a name="l04036"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html">04036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html" title="cvmx_gser::_glbl_misc_config_1">cvmx_gserx_glbl_misc_config_1</a> {
<a name="l04037"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a7824b2532351dd14840a0ea024243fd2">04037</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a7824b2532351dd14840a0ea024243fd2">u64</a>;
<a name="l04038"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">04038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">cvmx_gserx_glbl_misc_config_1_s</a> {
<a name="l04039"></a>04039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04040"></a>04040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#af74ebb8bf420098547194dc42ed00e1d">reserved_10_63</a>               : 54;
<a name="l04041"></a>04041     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a0ae1345227447765e68f33a4545008d3">pcs_sds_vref_tr</a>              : 4;  <span class="comment">/**&lt; Trim the BGR (band gap reference) reference (all external and internal currents</span>
<a name="l04042"></a>04042 <span class="comment">                                                         are affected).</span>
<a name="l04043"></a>04043 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04044"></a>04044     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a2a81796b2b9de54802eb24ed4d48ba92">pcs_sds_trim_chp_reg</a>         : 2;  <span class="comment">/**&lt; Trim current going to CML-CMOS stage at output of VCO.</span>
<a name="l04045"></a>04045 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04046"></a>04046     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#ae38642333415ab49803a2b7d55e83698">pcs_sds_vco_reg_tr</a>           : 2;  <span class="comment">/**&lt; Trims regulator voltage.</span>
<a name="l04047"></a>04047 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04048"></a>04048     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a82aa8ddbb92b71201d875bdcb5316c21">pcs_sds_cvbg_en</a>              : 1;  <span class="comment">/**&lt; Forces 0.6 V from VDDHV onto VBG node.</span>
<a name="l04049"></a>04049 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04050"></a>04050     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a4576088d7a12aaafdbfc23c0d682d64d">pcs_sds_extvbg_en</a>            : 1;  <span class="comment">/**&lt; Force external VBG through AMON pin in TMA5 mode.</span>
<a name="l04051"></a>04051 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04052"></a>04052 <span class="preprocessor">#else</span>
<a name="l04053"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a4576088d7a12aaafdbfc23c0d682d64d">04053</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a4576088d7a12aaafdbfc23c0d682d64d">pcs_sds_extvbg_en</a>            : 1;
<a name="l04054"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a82aa8ddbb92b71201d875bdcb5316c21">04054</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a82aa8ddbb92b71201d875bdcb5316c21">pcs_sds_cvbg_en</a>              : 1;
<a name="l04055"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#ae38642333415ab49803a2b7d55e83698">04055</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#ae38642333415ab49803a2b7d55e83698">pcs_sds_vco_reg_tr</a>           : 2;
<a name="l04056"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a2a81796b2b9de54802eb24ed4d48ba92">04056</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a2a81796b2b9de54802eb24ed4d48ba92">pcs_sds_trim_chp_reg</a>         : 2;
<a name="l04057"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a0ae1345227447765e68f33a4545008d3">04057</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#a0ae1345227447765e68f33a4545008d3">pcs_sds_vref_tr</a>              : 4;
<a name="l04058"></a><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#af74ebb8bf420098547194dc42ed00e1d">04058</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html#af74ebb8bf420098547194dc42ed00e1d">reserved_10_63</a>               : 54;
<a name="l04059"></a>04059 <span class="preprocessor">#endif</span>
<a name="l04060"></a>04060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a858cea0f322136fd4ba43e674282fc25">s</a>;
<a name="l04061"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a2d419a71286b2c63734640d7c65a1573">04061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">cvmx_gserx_glbl_misc_config_1_s</a> <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a2d419a71286b2c63734640d7c65a1573">cn73xx</a>;
<a name="l04062"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a85cdb7beabe282d4ed2264ee48b3620d">04062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">cvmx_gserx_glbl_misc_config_1_s</a> <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a85cdb7beabe282d4ed2264ee48b3620d">cn78xx</a>;
<a name="l04063"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a9fb775b8dd8b47a3323d9fb06e2987d4">04063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">cvmx_gserx_glbl_misc_config_1_s</a> <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#a9fb775b8dd8b47a3323d9fb06e2987d4">cn78xxp1</a>;
<a name="l04064"></a><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#ad9e71ed4271739839e1a1139a963af0d">04064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__misc__config__1_1_1cvmx__gserx__glbl__misc__config__1__s.html">cvmx_gserx_glbl_misc_config_1_s</a> <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html#ad9e71ed4271739839e1a1139a963af0d">cnf75xx</a>;
<a name="l04065"></a>04065 };
<a name="l04066"></a><a class="code" href="cvmx-gserx-defs_8h.html#a34e1d7933f45b872f6c9e71c3b891602">04066</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html" title="cvmx_gser::_glbl_misc_config_1">cvmx_gserx_glbl_misc_config_1</a> <a class="code" href="unioncvmx__gserx__glbl__misc__config__1.html" title="cvmx_gser::_glbl_misc_config_1">cvmx_gserx_glbl_misc_config_1_t</a>;
<a name="l04067"></a>04067 <span class="comment"></span>
<a name="l04068"></a>04068 <span class="comment">/**</span>
<a name="l04069"></a>04069 <span class="comment"> * cvmx_gser#_glbl_pll_cfg_0</span>
<a name="l04070"></a>04070 <span class="comment"> *</span>
<a name="l04071"></a>04071 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04072"></a>04072 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04073"></a>04073 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04074"></a>04074 <span class="comment"> */</span>
<a name="l04075"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html">04075</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html" title="cvmx_gser::_glbl_pll_cfg_0">cvmx_gserx_glbl_pll_cfg_0</a> {
<a name="l04076"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#a3b99f52b8aae2fcfbcab8e7d66557e5f">04076</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#a3b99f52b8aae2fcfbcab8e7d66557e5f">u64</a>;
<a name="l04077"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">cvmx_gserx_glbl_pll_cfg_0_s</a> {
<a name="l04078"></a>04078 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04079"></a>04079 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a556dd8dc8e051f5992edde9a15a7441a">reserved_14_63</a>               : 50;
<a name="l04080"></a>04080     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a51d4e7b1adfe500ae7e9fa89b0887637">pcs_sds_pll_vco_reset_b</a>      : 1;  <span class="comment">/**&lt; VCO reset, active low.</span>
<a name="l04081"></a>04081 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04082"></a>04082     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#aa38c8df1b5eee67eca29b87e35de8301">pcs_sds_pll_strt_cal_b</a>       : 1;  <span class="comment">/**&lt; Start PLL calibration, active low.</span>
<a name="l04083"></a>04083 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04084"></a>04084     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a6ef8a0e51d9c9f8007054462566f358e">pcs_sds_pll_cripple</a>          : 1;  <span class="comment">/**&lt; Ripple capacitor tuning.</span>
<a name="l04085"></a>04085 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04086"></a>04086     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a35f1b074fab464386c42677faa8963fa">reserved_8_10</a>                : 3;
<a name="l04087"></a>04087     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a7cdd311939937c2dcfe01ba7f5ef570f">pcs_sds_pll_fthresh</a>          : 2;  <span class="comment">/**&lt; PLL frequency comparison threshold.</span>
<a name="l04088"></a>04088 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04089"></a>04089     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#ab140725c5b6503d0a1b058536c6488c9">reserved_0_5</a>                 : 6;
<a name="l04090"></a>04090 <span class="preprocessor">#else</span>
<a name="l04091"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#ab140725c5b6503d0a1b058536c6488c9">04091</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#ab140725c5b6503d0a1b058536c6488c9">reserved_0_5</a>                 : 6;
<a name="l04092"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a7cdd311939937c2dcfe01ba7f5ef570f">04092</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a7cdd311939937c2dcfe01ba7f5ef570f">pcs_sds_pll_fthresh</a>          : 2;
<a name="l04093"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a35f1b074fab464386c42677faa8963fa">04093</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a35f1b074fab464386c42677faa8963fa">reserved_8_10</a>                : 3;
<a name="l04094"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a6ef8a0e51d9c9f8007054462566f358e">04094</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a6ef8a0e51d9c9f8007054462566f358e">pcs_sds_pll_cripple</a>          : 1;
<a name="l04095"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#aa38c8df1b5eee67eca29b87e35de8301">04095</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#aa38c8df1b5eee67eca29b87e35de8301">pcs_sds_pll_strt_cal_b</a>       : 1;
<a name="l04096"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a51d4e7b1adfe500ae7e9fa89b0887637">04096</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a51d4e7b1adfe500ae7e9fa89b0887637">pcs_sds_pll_vco_reset_b</a>      : 1;
<a name="l04097"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a556dd8dc8e051f5992edde9a15a7441a">04097</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html#a556dd8dc8e051f5992edde9a15a7441a">reserved_14_63</a>               : 50;
<a name="l04098"></a>04098 <span class="preprocessor">#endif</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#a8842b1056dc577cbe1942567a99ce777">s</a>;
<a name="l04100"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#ad9bf5ed1154fbc66ae417be11565e6ff">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">cvmx_gserx_glbl_pll_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#ad9bf5ed1154fbc66ae417be11565e6ff">cn73xx</a>;
<a name="l04101"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#aa6bc6dcfda3ac8cbe291313741156734">04101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">cvmx_gserx_glbl_pll_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#aa6bc6dcfda3ac8cbe291313741156734">cn78xx</a>;
<a name="l04102"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#abf5cda800892dca7c49c4df69ae804e3">04102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">cvmx_gserx_glbl_pll_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#abf5cda800892dca7c49c4df69ae804e3">cn78xxp1</a>;
<a name="l04103"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#af09d9baf773ab4d6d6db2aefbca4893c">04103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__0_1_1cvmx__gserx__glbl__pll__cfg__0__s.html">cvmx_gserx_glbl_pll_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html#af09d9baf773ab4d6d6db2aefbca4893c">cnf75xx</a>;
<a name="l04104"></a>04104 };
<a name="l04105"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8487b9f0f945830b9deaaa8e95a5c04a">04105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html" title="cvmx_gser::_glbl_pll_cfg_0">cvmx_gserx_glbl_pll_cfg_0</a> <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__0.html" title="cvmx_gser::_glbl_pll_cfg_0">cvmx_gserx_glbl_pll_cfg_0_t</a>;
<a name="l04106"></a>04106 <span class="comment"></span>
<a name="l04107"></a>04107 <span class="comment">/**</span>
<a name="l04108"></a>04108 <span class="comment"> * cvmx_gser#_glbl_pll_cfg_1</span>
<a name="l04109"></a>04109 <span class="comment"> *</span>
<a name="l04110"></a>04110 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04111"></a>04111 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04112"></a>04112 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04113"></a>04113 <span class="comment"> */</span>
<a name="l04114"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html">04114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html" title="cvmx_gser::_glbl_pll_cfg_1">cvmx_gserx_glbl_pll_cfg_1</a> {
<a name="l04115"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a233243f868ed9d9ef76225bc842341a6">04115</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a233243f868ed9d9ef76225bc842341a6">u64</a>;
<a name="l04116"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">04116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">cvmx_gserx_glbl_pll_cfg_1_s</a> {
<a name="l04117"></a>04117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04118"></a>04118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a78333fe6ae6fccf177cc5e42d8422235">reserved_10_63</a>               : 54;
<a name="l04119"></a>04119     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a604b9643bcfa0a07b1cdd85320ebea80">cfg_pll_ctrl_en</a>              : 1;  <span class="comment">/**&lt; PLL reset control enable.</span>
<a name="l04120"></a>04120 <span class="comment">                                                         0 = PLL RESETs/cal start are not active.</span>
<a name="l04121"></a>04121 <span class="comment">                                                         1 = All PLL RESETs/cal start are enabled.</span>
<a name="l04122"></a>04122 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04123"></a>04123     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a609f250dc306b84cb2ba02a9764a9ed5">pcs_sds_pll_calmode</a>          : 3;  <span class="comment">/**&lt; PLL calibration mode.</span>
<a name="l04124"></a>04124 <span class="comment">                                                         0 = Force PLL loop into calibration mode.</span>
<a name="l04125"></a>04125 <span class="comment">                                                         1 = Normal operation.</span>
<a name="l04126"></a>04126 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04127"></a>04127     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#ab874097416bcb109c4b9cf00e0e7bdf3">pcs_sds_pll_cal_ovrd_en</a>      : 1;  <span class="comment">/**&lt; Manual PLL coarse calibration override enable.</span>
<a name="l04128"></a>04128 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04129"></a>04129     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a71e3cb549cb8cd37e064350c1275f155">pcs_sds_pll_cal_ovrd</a>         : 5;  <span class="comment">/**&lt; Manual PLL coarse calibration override value.</span>
<a name="l04130"></a>04130 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04131"></a>04131 <span class="preprocessor">#else</span>
<a name="l04132"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a71e3cb549cb8cd37e064350c1275f155">04132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a71e3cb549cb8cd37e064350c1275f155">pcs_sds_pll_cal_ovrd</a>         : 5;
<a name="l04133"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#ab874097416bcb109c4b9cf00e0e7bdf3">04133</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#ab874097416bcb109c4b9cf00e0e7bdf3">pcs_sds_pll_cal_ovrd_en</a>      : 1;
<a name="l04134"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a609f250dc306b84cb2ba02a9764a9ed5">04134</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a609f250dc306b84cb2ba02a9764a9ed5">pcs_sds_pll_calmode</a>          : 3;
<a name="l04135"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a604b9643bcfa0a07b1cdd85320ebea80">04135</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a604b9643bcfa0a07b1cdd85320ebea80">cfg_pll_ctrl_en</a>              : 1;
<a name="l04136"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a78333fe6ae6fccf177cc5e42d8422235">04136</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html#a78333fe6ae6fccf177cc5e42d8422235">reserved_10_63</a>               : 54;
<a name="l04137"></a>04137 <span class="preprocessor">#endif</span>
<a name="l04138"></a>04138 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a8dd647a3be28f3ed0ab822a0e770d089">s</a>;
<a name="l04139"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a74ee140b4811d1feb8f36889f37012cb">04139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">cvmx_gserx_glbl_pll_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a74ee140b4811d1feb8f36889f37012cb">cn73xx</a>;
<a name="l04140"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#aef8a08f19f4b8b61ee95db158590d1e0">04140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">cvmx_gserx_glbl_pll_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#aef8a08f19f4b8b61ee95db158590d1e0">cn78xx</a>;
<a name="l04141"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#ac23dc97fbea452757c09a602b448b055">04141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">cvmx_gserx_glbl_pll_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#ac23dc97fbea452757c09a602b448b055">cn78xxp1</a>;
<a name="l04142"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a513e301af4ad8f2c7b89dab505f4a748">04142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__1_1_1cvmx__gserx__glbl__pll__cfg__1__s.html">cvmx_gserx_glbl_pll_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html#a513e301af4ad8f2c7b89dab505f4a748">cnf75xx</a>;
<a name="l04143"></a>04143 };
<a name="l04144"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab91e5e22dc1271f83dd8cd1193321a7d">04144</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html" title="cvmx_gser::_glbl_pll_cfg_1">cvmx_gserx_glbl_pll_cfg_1</a> <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__1.html" title="cvmx_gser::_glbl_pll_cfg_1">cvmx_gserx_glbl_pll_cfg_1_t</a>;
<a name="l04145"></a>04145 <span class="comment"></span>
<a name="l04146"></a>04146 <span class="comment">/**</span>
<a name="l04147"></a>04147 <span class="comment"> * cvmx_gser#_glbl_pll_cfg_2</span>
<a name="l04148"></a>04148 <span class="comment"> *</span>
<a name="l04149"></a>04149 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04150"></a>04150 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04151"></a>04151 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04152"></a>04152 <span class="comment"> */</span>
<a name="l04153"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html">04153</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html" title="cvmx_gser::_glbl_pll_cfg_2">cvmx_gserx_glbl_pll_cfg_2</a> {
<a name="l04154"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a0f1a6d040eca029e386ab1bfbcb31c3f">04154</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a0f1a6d040eca029e386ab1bfbcb31c3f">u64</a>;
<a name="l04155"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">04155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">cvmx_gserx_glbl_pll_cfg_2_s</a> {
<a name="l04156"></a>04156 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04157"></a>04157 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac54dff53a67423215f46a36577986e40">reserved_15_63</a>               : 49;
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a82ff030d03c1417e1aab1afa81be72ac">pll_div_ovrrd_en</a>             : 1;  <span class="comment">/**&lt; Override global power state machine and mac_pcs_pll_div control signal.</span>
<a name="l04159"></a>04159 <span class="comment">                                                         When asserted, pcs_sds_pll_div is specified from</span>
<a name="l04160"></a>04160 <span class="comment">                                                         GSER()_LANE()_PCS_PLL_CTLIFC_0[PLL_DIV_OVRRD_VAL],</span>
<a name="l04161"></a>04161 <span class="comment">                                                         global power state machine and mac_pcs_pll_div control signals are ignored.</span>
<a name="l04162"></a>04162 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a44ce529d8c479f0e4e7f678261ad9a0d">reserved_10_13</a>               : 4;
<a name="l04164"></a>04164     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad784ba217495bb6aeff4586ffdd8427b">pcs_sds_pll_lock_override</a>    : 1;  <span class="comment">/**&lt; Not used.</span>
<a name="l04165"></a>04165 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a195fafd601becd23cbad00f79cf4aade">pcs_sds_pll_counter_resetn</a>   : 1;  <span class="comment">/**&lt; Not used.</span>
<a name="l04167"></a>04167 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04168"></a>04168     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae196f14e8845006c8b2de9eca0830ae6">pll_sdsck_pd_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; Clock tree powerdown override value.</span>
<a name="l04169"></a>04169 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04170"></a>04170     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1918e372b6becb3c91e95f2c47215cc1">pll_sdsck_pd_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Clock tree powerdown override enable.</span>
<a name="l04171"></a>04171 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04172"></a>04172     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1323dd91f077cd443f36cc6d49703d15">pll_pd_ovrrd_val</a>             : 1;  <span class="comment">/**&lt; PLL powerdown override value.</span>
<a name="l04173"></a>04173 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04174"></a>04174     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae1cb313c1f016175136b2bdaa7a9327d">pll_pd_ovrrd_en</a>              : 1;  <span class="comment">/**&lt; When asserted, overrides PLL powerdown from state machine.</span>
<a name="l04175"></a>04175 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04176"></a>04176     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a71a5f00ef40b409f448114a86a6870d5">pcs_sds_pll_div5_byp</a>         : 1;  <span class="comment">/**&lt; Not used.</span>
<a name="l04177"></a>04177 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04178"></a>04178     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad987ac84c8a52924440da25ed6fc6a1c">pll_band_sel_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; State machine override value for VCO band select.</span>
<a name="l04179"></a>04179 <span class="comment">                                                         0 = Low band VCO0 (RO-VCO).</span>
<a name="l04180"></a>04180 <span class="comment">                                                         1 = High band VCO1 (LC-VCO).</span>
<a name="l04181"></a>04181 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04182"></a>04182     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac78270a1299b5a9aa76788970c531953">pll_band_sel_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; PLL band select override enable.</span>
<a name="l04183"></a>04183 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04184"></a>04184     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a85ce531d5141a26fa0d1498e1034b7cc">pll_pcs_div_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override global power state machine and mac_pcs_pll_div control signal.</span>
<a name="l04185"></a>04185 <span class="comment">                                                         When asserted, pcs_sds_pll_div is specified from</span>
<a name="l04186"></a>04186 <span class="comment">                                                         GSER()_LANE()_PCS_PLL_CTLIFC_1[PLL_PCS_DIV_OVRRD_VAL],</span>
<a name="l04187"></a>04187 <span class="comment">                                                         global power state machine and mac_pcs_pll_div control signals are ignored.</span>
<a name="l04188"></a>04188 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04189"></a>04189 <span class="preprocessor">#else</span>
<a name="l04190"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a85ce531d5141a26fa0d1498e1034b7cc">04190</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a85ce531d5141a26fa0d1498e1034b7cc">pll_pcs_div_ovrrd_en</a>         : 1;
<a name="l04191"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac78270a1299b5a9aa76788970c531953">04191</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac78270a1299b5a9aa76788970c531953">pll_band_sel_ovrrd_en</a>        : 1;
<a name="l04192"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad987ac84c8a52924440da25ed6fc6a1c">04192</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad987ac84c8a52924440da25ed6fc6a1c">pll_band_sel_ovrrd_val</a>       : 1;
<a name="l04193"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a71a5f00ef40b409f448114a86a6870d5">04193</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a71a5f00ef40b409f448114a86a6870d5">pcs_sds_pll_div5_byp</a>         : 1;
<a name="l04194"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae1cb313c1f016175136b2bdaa7a9327d">04194</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae1cb313c1f016175136b2bdaa7a9327d">pll_pd_ovrrd_en</a>              : 1;
<a name="l04195"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1323dd91f077cd443f36cc6d49703d15">04195</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1323dd91f077cd443f36cc6d49703d15">pll_pd_ovrrd_val</a>             : 1;
<a name="l04196"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1918e372b6becb3c91e95f2c47215cc1">04196</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a1918e372b6becb3c91e95f2c47215cc1">pll_sdsck_pd_ovrrd_en</a>        : 1;
<a name="l04197"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae196f14e8845006c8b2de9eca0830ae6">04197</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ae196f14e8845006c8b2de9eca0830ae6">pll_sdsck_pd_ovrrd_val</a>       : 1;
<a name="l04198"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a195fafd601becd23cbad00f79cf4aade">04198</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a195fafd601becd23cbad00f79cf4aade">pcs_sds_pll_counter_resetn</a>   : 1;
<a name="l04199"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad784ba217495bb6aeff4586ffdd8427b">04199</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ad784ba217495bb6aeff4586ffdd8427b">pcs_sds_pll_lock_override</a>    : 1;
<a name="l04200"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a44ce529d8c479f0e4e7f678261ad9a0d">04200</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a44ce529d8c479f0e4e7f678261ad9a0d">reserved_10_13</a>               : 4;
<a name="l04201"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a82ff030d03c1417e1aab1afa81be72ac">04201</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#a82ff030d03c1417e1aab1afa81be72ac">pll_div_ovrrd_en</a>             : 1;
<a name="l04202"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac54dff53a67423215f46a36577986e40">04202</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html#ac54dff53a67423215f46a36577986e40">reserved_15_63</a>               : 49;
<a name="l04203"></a>04203 <span class="preprocessor">#endif</span>
<a name="l04204"></a>04204 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a8698b9edecfe5fb57da5a080f88bb6e2">s</a>;
<a name="l04205"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a582442fe0aaf8400a4d9a9e42e5b6c75">04205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">cvmx_gserx_glbl_pll_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a582442fe0aaf8400a4d9a9e42e5b6c75">cn73xx</a>;
<a name="l04206"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#af421201ad9111b19cb2d25b9d1fa71a3">04206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">cvmx_gserx_glbl_pll_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#af421201ad9111b19cb2d25b9d1fa71a3">cn78xx</a>;
<a name="l04207"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#ac5d4740b457fc70b2707f28bcef5cec9">04207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">cvmx_gserx_glbl_pll_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#ac5d4740b457fc70b2707f28bcef5cec9">cn78xxp1</a>;
<a name="l04208"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a54e47ee4e07a57e34024725b28709fdc">04208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__2_1_1cvmx__gserx__glbl__pll__cfg__2__s.html">cvmx_gserx_glbl_pll_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html#a54e47ee4e07a57e34024725b28709fdc">cnf75xx</a>;
<a name="l04209"></a>04209 };
<a name="l04210"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3a5cf0b10c5053e761308188eacac6f1">04210</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html" title="cvmx_gser::_glbl_pll_cfg_2">cvmx_gserx_glbl_pll_cfg_2</a> <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__2.html" title="cvmx_gser::_glbl_pll_cfg_2">cvmx_gserx_glbl_pll_cfg_2_t</a>;
<a name="l04211"></a>04211 <span class="comment"></span>
<a name="l04212"></a>04212 <span class="comment">/**</span>
<a name="l04213"></a>04213 <span class="comment"> * cvmx_gser#_glbl_pll_cfg_3</span>
<a name="l04214"></a>04214 <span class="comment"> *</span>
<a name="l04215"></a>04215 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04216"></a>04216 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04217"></a>04217 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04218"></a>04218 <span class="comment"> */</span>
<a name="l04219"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html">04219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html" title="cvmx_gser::_glbl_pll_cfg_3">cvmx_gserx_glbl_pll_cfg_3</a> {
<a name="l04220"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a9636a8f36d649dd72e6ef82a12b05b74">04220</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a9636a8f36d649dd72e6ef82a12b05b74">u64</a>;
<a name="l04221"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">04221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">cvmx_gserx_glbl_pll_cfg_3_s</a> {
<a name="l04222"></a>04222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04223"></a>04223 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a17e08561b839f8a3919c266dfae9970f">reserved_10_63</a>               : 54;
<a name="l04224"></a>04224     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa64aff249fc5a3893584085faa684d31">pcs_sds_pll_vco_amp</a>          : 2;  <span class="comment">/**&lt; Adjusts the VCO amplitude control current.</span>
<a name="l04225"></a>04225 <span class="comment">                                                         For diagnostic use only.</span>
<a name="l04226"></a>04226 <span class="comment">                                                         0x0 = Add 25 uA.</span>
<a name="l04227"></a>04227 <span class="comment">                                                         0x1 = OFF (default).</span>
<a name="l04228"></a>04228 <span class="comment">                                                         0x2 = Sink 25 uA.</span>
<a name="l04229"></a>04229 <span class="comment">                                                         0x3 = Sink 50 uA. */</span>
<a name="l04230"></a>04230     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a820d0a0ef203c8075cee172c7c6bf2d8">pll_bypass_uq</a>                : 1;  <span class="comment">/**&lt; PLL bypass enable. When asserted, multiplexes in the feedback divider clock.</span>
<a name="l04231"></a>04231 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a75bdee4fb9ca75adbe4f6aa96b03d662">pll_vctrl_sel_ovrrd_en</a>       : 1;  <span class="comment">/**&lt; Override enable for selecting current for Vctrl in open loop operation.</span>
<a name="l04233"></a>04233 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04234"></a>04234     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a6fe2bf45016f9c91cc08df48247e7423">pll_vctrl_sel_ovrrd_val</a>      : 2;  <span class="comment">/**&lt; Override value for selecting current for Vctrl in open loop operation.</span>
<a name="l04235"></a>04235 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04236"></a>04236     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a18492410945738d2b25afb05a737cf0b">pll_vctrl_sel_lcvco_val</a>      : 2;  <span class="comment">/**&lt; Selects current for Vctrl in open loop operation for LC-tank VCO.</span>
<a name="l04237"></a>04237 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04238"></a>04238     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa476177e41bcaff2b970b807dd93f6ea">pll_vctrl_sel_rovco_val</a>      : 2;  <span class="comment">/**&lt; Selects current for Vctrl in open loop operation for ring oscillator VCO.</span>
<a name="l04239"></a>04239 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l04240"></a>04240 <span class="preprocessor">#else</span>
<a name="l04241"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa476177e41bcaff2b970b807dd93f6ea">04241</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa476177e41bcaff2b970b807dd93f6ea">pll_vctrl_sel_rovco_val</a>      : 2;
<a name="l04242"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a18492410945738d2b25afb05a737cf0b">04242</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a18492410945738d2b25afb05a737cf0b">pll_vctrl_sel_lcvco_val</a>      : 2;
<a name="l04243"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a6fe2bf45016f9c91cc08df48247e7423">04243</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a6fe2bf45016f9c91cc08df48247e7423">pll_vctrl_sel_ovrrd_val</a>      : 2;
<a name="l04244"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a75bdee4fb9ca75adbe4f6aa96b03d662">04244</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a75bdee4fb9ca75adbe4f6aa96b03d662">pll_vctrl_sel_ovrrd_en</a>       : 1;
<a name="l04245"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a820d0a0ef203c8075cee172c7c6bf2d8">04245</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a820d0a0ef203c8075cee172c7c6bf2d8">pll_bypass_uq</a>                : 1;
<a name="l04246"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa64aff249fc5a3893584085faa684d31">04246</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#aa64aff249fc5a3893584085faa684d31">pcs_sds_pll_vco_amp</a>          : 2;
<a name="l04247"></a><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a17e08561b839f8a3919c266dfae9970f">04247</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html#a17e08561b839f8a3919c266dfae9970f">reserved_10_63</a>               : 54;
<a name="l04248"></a>04248 <span class="preprocessor">#endif</span>
<a name="l04249"></a>04249 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#aeed85093cf486d907e5d7236918ee750">s</a>;
<a name="l04250"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a788c5e6cebe6b8cef78cac11bae6d3e2">04250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">cvmx_gserx_glbl_pll_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a788c5e6cebe6b8cef78cac11bae6d3e2">cn73xx</a>;
<a name="l04251"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a559eef1657418bb644d7409cbc7cd41e">04251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">cvmx_gserx_glbl_pll_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a559eef1657418bb644d7409cbc7cd41e">cn78xx</a>;
<a name="l04252"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a29d033402c7b4807493538a91435f95c">04252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">cvmx_gserx_glbl_pll_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#a29d033402c7b4807493538a91435f95c">cn78xxp1</a>;
<a name="l04253"></a><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#afe70c43fb3fd8907801ff3fa75a1db14">04253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__cfg__3_1_1cvmx__gserx__glbl__pll__cfg__3__s.html">cvmx_gserx_glbl_pll_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html#afe70c43fb3fd8907801ff3fa75a1db14">cnf75xx</a>;
<a name="l04254"></a>04254 };
<a name="l04255"></a><a class="code" href="cvmx-gserx-defs_8h.html#afbc3b105d24e3a06a7f317830d48ac83">04255</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html" title="cvmx_gser::_glbl_pll_cfg_3">cvmx_gserx_glbl_pll_cfg_3</a> <a class="code" href="unioncvmx__gserx__glbl__pll__cfg__3.html" title="cvmx_gser::_glbl_pll_cfg_3">cvmx_gserx_glbl_pll_cfg_3_t</a>;
<a name="l04256"></a>04256 <span class="comment"></span>
<a name="l04257"></a>04257 <span class="comment">/**</span>
<a name="l04258"></a>04258 <span class="comment"> * cvmx_gser#_glbl_pll_monitor</span>
<a name="l04259"></a>04259 <span class="comment"> *</span>
<a name="l04260"></a>04260 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04261"></a>04261 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04262"></a>04262 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04263"></a>04263 <span class="comment"> */</span>
<a name="l04264"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html">04264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html" title="cvmx_gser::_glbl_pll_monitor">cvmx_gserx_glbl_pll_monitor</a> {
<a name="l04265"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a043213eeed7f0e8f24a6f2cb714d7fba">04265</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a043213eeed7f0e8f24a6f2cb714d7fba">u64</a>;
<a name="l04266"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">04266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">cvmx_gserx_glbl_pll_monitor_s</a> {
<a name="l04267"></a>04267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04268"></a>04268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a30abddd7d660fb532239e737fba76be9">reserved_14_63</a>               : 50;
<a name="l04269"></a>04269     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a4d338253a3f1a2cf7402f1de33167166">sds_pcs_glbl_status</a>          : 6;  <span class="comment">/**&lt; Spare reserved for future use. Read data should be ignored. */</span>
<a name="l04270"></a>04270     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a65fcb01c28c435fb081f855090660fd2">sds_pcs_pll_lock</a>             : 1;  <span class="comment">/**&lt; Status signal from global indicates that PLL is locked. Not a true &quot;lock&quot; signal.</span>
<a name="l04271"></a>04271 <span class="comment">                                                         Used to debug/test the PLL. */</span>
<a name="l04272"></a>04272     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a0184dd9a953c98b51c6babf8c882d7f0">sds_pcs_clock_ready</a>          : 1;  <span class="comment">/**&lt; Clock status signal, can be overridden with (I_PLL_CTRL_EN == 1).</span>
<a name="l04273"></a>04273 <span class="comment">                                                         0 = Clock not ready.</span>
<a name="l04274"></a>04274 <span class="comment">                                                         1 = Clock ready. */</span>
<a name="l04275"></a>04275     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ab7f2133e9c2acf2322dd9423464b7898">sds_pcs_pll_calstates</a>        : 5;  <span class="comment">/**&lt; PLL calibration code. */</span>
<a name="l04276"></a>04276     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ae06280d24c464a598acc5597a9b5c95a">sds_pcs_pll_caldone</a>          : 1;  <span class="comment">/**&lt; PLL calibration done signal. */</span>
<a name="l04277"></a>04277 <span class="preprocessor">#else</span>
<a name="l04278"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ae06280d24c464a598acc5597a9b5c95a">04278</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ae06280d24c464a598acc5597a9b5c95a">sds_pcs_pll_caldone</a>          : 1;
<a name="l04279"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ab7f2133e9c2acf2322dd9423464b7898">04279</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#ab7f2133e9c2acf2322dd9423464b7898">sds_pcs_pll_calstates</a>        : 5;
<a name="l04280"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a0184dd9a953c98b51c6babf8c882d7f0">04280</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a0184dd9a953c98b51c6babf8c882d7f0">sds_pcs_clock_ready</a>          : 1;
<a name="l04281"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a65fcb01c28c435fb081f855090660fd2">04281</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a65fcb01c28c435fb081f855090660fd2">sds_pcs_pll_lock</a>             : 1;
<a name="l04282"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a4d338253a3f1a2cf7402f1de33167166">04282</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a4d338253a3f1a2cf7402f1de33167166">sds_pcs_glbl_status</a>          : 6;
<a name="l04283"></a><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a30abddd7d660fb532239e737fba76be9">04283</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html#a30abddd7d660fb532239e737fba76be9">reserved_14_63</a>               : 50;
<a name="l04284"></a>04284 <span class="preprocessor">#endif</span>
<a name="l04285"></a>04285 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#aa4a265d707452e9df1534eff7fe64b8b">s</a>;
<a name="l04286"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a4143d3ad26c5448cb68c192bd9f66b82">04286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">cvmx_gserx_glbl_pll_monitor_s</a>  <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a4143d3ad26c5448cb68c192bd9f66b82">cn73xx</a>;
<a name="l04287"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#aef15cbcc59ca7b01ddb3ee4c073279cf">04287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">cvmx_gserx_glbl_pll_monitor_s</a>  <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#aef15cbcc59ca7b01ddb3ee4c073279cf">cn78xx</a>;
<a name="l04288"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a3f3c0c814c46f14120cff24830ea1360">04288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">cvmx_gserx_glbl_pll_monitor_s</a>  <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a3f3c0c814c46f14120cff24830ea1360">cn78xxp1</a>;
<a name="l04289"></a><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a137ecf867185e3a1dbd4bded94739ed1">04289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__pll__monitor_1_1cvmx__gserx__glbl__pll__monitor__s.html">cvmx_gserx_glbl_pll_monitor_s</a>  <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html#a137ecf867185e3a1dbd4bded94739ed1">cnf75xx</a>;
<a name="l04290"></a>04290 };
<a name="l04291"></a><a class="code" href="cvmx-gserx-defs_8h.html#a48973eb31fbfa0590bc6106c4f5ae262">04291</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html" title="cvmx_gser::_glbl_pll_monitor">cvmx_gserx_glbl_pll_monitor</a> <a class="code" href="unioncvmx__gserx__glbl__pll__monitor.html" title="cvmx_gser::_glbl_pll_monitor">cvmx_gserx_glbl_pll_monitor_t</a>;
<a name="l04292"></a>04292 <span class="comment"></span>
<a name="l04293"></a>04293 <span class="comment">/**</span>
<a name="l04294"></a>04294 <span class="comment"> * cvmx_gser#_glbl_tad</span>
<a name="l04295"></a>04295 <span class="comment"> *</span>
<a name="l04296"></a>04296 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04297"></a>04297 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04298"></a>04298 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04299"></a>04299 <span class="comment"> */</span>
<a name="l04300"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html">04300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__tad.html" title="cvmx_gser::_glbl_tad">cvmx_gserx_glbl_tad</a> {
<a name="l04301"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html#ac53aee357155a47d32eb350ff51cd95d">04301</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__tad.html#ac53aee357155a47d32eb350ff51cd95d">u64</a>;
<a name="l04302"></a><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">04302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">cvmx_gserx_glbl_tad_s</a> {
<a name="l04303"></a>04303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04304"></a>04304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#abd2d4f7748d50d6aed9acb3deea99da1">reserved_9_63</a>                : 55;
<a name="l04305"></a>04305     uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#a2bdd3397482e8bc33a7f1c6ff26806dc">pcs_sds_tad_8_5</a>              : 4;  <span class="comment">/**&lt; AMON specific mode selection.</span>
<a name="l04306"></a>04306 <span class="comment">                                                         Set GSER()_GLBL_TM_ADMON[AMON_ON].</span>
<a name="l04307"></a>04307 <span class="comment">                                                         Decodes 0x0 - 0x4 require GSER()_GLBL_TM_ADMON[LSEL] set.</span>
<a name="l04308"></a>04308 <span class="comment">                                                         Decodes 0x5 - 0x5 do not require GSER()_GLBL_TM_ADMON[LSEL] set.</span>
<a name="l04309"></a>04309 <span class="comment">                                                         In both cases, the resulting signals can be observed on the AMON pin.</span>
<a name="l04310"></a>04310 <span class="comment">                                                         0x0 = TX txdrv DAC 100ua sink current monitor.</span>
<a name="l04311"></a>04311 <span class="comment">                                                         0x1 = TX vcnt precision dcc.</span>
<a name="l04312"></a>04312 <span class="comment">                                                         0x2 = RX sdll topregout.</span>
<a name="l04313"></a>04313 <span class="comment">                                                         0x3 = RX ldll vctrl_i.</span>
<a name="l04314"></a>04314 <span class="comment">                                                         0x4 = RX RX term VCM voltage.</span>
<a name="l04315"></a>04315 <span class="comment">                                                         0x5 = Global bandgap voltage.</span>
<a name="l04316"></a>04316 <span class="comment">                                                         0x6 = Global CTAT voltage.</span>
<a name="l04317"></a>04317 <span class="comment">                                                         0x7 = Global internal 100ua reference current.</span>
<a name="l04318"></a>04318 <span class="comment">                                                         0x8 = Global external 100ua reference current.</span>
<a name="l04319"></a>04319 <span class="comment">                                                         0x9 = Global Rterm calibration reference voltage.</span>
<a name="l04320"></a>04320 <span class="comment">                                                         0xA = Global Rterm calibration comparator voltage.</span>
<a name="l04321"></a>04321 <span class="comment">                                                         0xB = Global force VCNT through DAC.</span>
<a name="l04322"></a>04322 <span class="comment">                                                         0xC = Global VDD voltage.</span>
<a name="l04323"></a>04323 <span class="comment">                                                         0xD = Global VDDCLK voltage.</span>
<a name="l04324"></a>04324 <span class="comment">                                                         0xE = Global PLL regulate VCO supply.</span>
<a name="l04325"></a>04325 <span class="comment">                                                         0xF = Global VCTRL for VCO varactor control. */</span>
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#ae7aeeaf0c72be978f3bdc4dc89e1af5c">pcs_sds_tad_4_0</a>              : 5;  <span class="comment">/**&lt; DMON specific mode selection.</span>
<a name="l04327"></a>04327 <span class="comment">                                                         Set GSER()_GLBL_TM_ADMON[DMON_ON].</span>
<a name="l04328"></a>04328 <span class="comment">                                                         Decodes 0x0 - 0xe require GSER()_GLBL_TM_ADMON[LSEL] set.</span>
<a name="l04329"></a>04329 <span class="comment">                                                         Decodes 0xf - 0x1f do not require GSER()_GLBL_TM_ADMON[LSEL] set.</span>
<a name="l04330"></a>04330 <span class="comment">                                                         In both cases, the resulting signals can be observed on the DMON pin.</span>
<a name="l04331"></a>04331 <span class="comment">                                                         0x00 = DFE Data Q.</span>
<a name="l04332"></a>04332 <span class="comment">                                                         0x01 = DFE Edge I.</span>
<a name="l04333"></a>04333 <span class="comment">                                                         0x02 = DFE CK Q.</span>
<a name="l04334"></a>04334 <span class="comment">                                                         0x03 = DFE CK I.</span>
<a name="l04335"></a>04335 <span class="comment">                                                         0x04 = DLL use GSER()_SLICE()_RX_SDLL_CTRL.PCS_SDS_RX_SDLL_SWSEL to select signal</span>
<a name="l04336"></a>04336 <span class="comment">                                                         in the slice DLL.</span>
<a name="l04337"></a>04337 <span class="comment">                                                         0x05-0x7 = Reserved.</span>
<a name="l04338"></a>04338 <span class="comment">                                                         0x08 = RX ld_rx[0].</span>
<a name="l04339"></a>04339 <span class="comment">                                                         0x09 = RX rx_clk.</span>
<a name="l04340"></a>04340 <span class="comment">                                                         0x0A = RX q_error_stg.</span>
<a name="l04341"></a>04341 <span class="comment">                                                         0x0B = RX q_data_stg.</span>
<a name="l04342"></a>04342 <span class="comment">                                                         0x0C-0x0E = Reserved.</span>
<a name="l04343"></a>04343 <span class="comment">                                                         0x0F = Special case to observe supply in global. Sds_vdda and a internal regulated supply</span>
<a name="l04344"></a>04344 <span class="comment">                                                         can be observed on DMON and DMONB</span>
<a name="l04345"></a>04345 <span class="comment">                                                         respectively.  sds_vss can be observed on AMON. GSER()_GLBL_TM_ADMON[AMON_ON]</span>
<a name="l04346"></a>04346 <span class="comment">                                                         must not be set.</span>
<a name="l04347"></a>04347 <span class="comment">                                                         0x10 = PLL_CLK 0 degree.</span>
<a name="l04348"></a>04348 <span class="comment">                                                         0x11 = Sds_tst_fb_clk.</span>
<a name="l04349"></a>04349 <span class="comment">                                                         0x12 = Buffered refclk.</span>
<a name="l04350"></a>04350 <span class="comment">                                                         0x13 = Div 8 of core clock (core_clk_out).</span>
<a name="l04351"></a>04351 <span class="comment">                                                         0x14-0x1F: Reserved. */</span>
<a name="l04352"></a>04352 <span class="preprocessor">#else</span>
<a name="l04353"></a><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#ae7aeeaf0c72be978f3bdc4dc89e1af5c">04353</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#ae7aeeaf0c72be978f3bdc4dc89e1af5c">pcs_sds_tad_4_0</a>              : 5;
<a name="l04354"></a><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#a2bdd3397482e8bc33a7f1c6ff26806dc">04354</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#a2bdd3397482e8bc33a7f1c6ff26806dc">pcs_sds_tad_8_5</a>              : 4;
<a name="l04355"></a><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#abd2d4f7748d50d6aed9acb3deea99da1">04355</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html#abd2d4f7748d50d6aed9acb3deea99da1">reserved_9_63</a>                : 55;
<a name="l04356"></a>04356 <span class="preprocessor">#endif</span>
<a name="l04357"></a>04357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__tad.html#a68643edcd628420128a6b223c038739b">s</a>;
<a name="l04358"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html#aaa884cf77376add705a1826d5a4205e4">04358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">cvmx_gserx_glbl_tad_s</a>          <a class="code" href="unioncvmx__gserx__glbl__tad.html#aaa884cf77376add705a1826d5a4205e4">cn73xx</a>;
<a name="l04359"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html#a017f9ff299f0c5726129b0bfc20c8ae9">04359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">cvmx_gserx_glbl_tad_s</a>          <a class="code" href="unioncvmx__gserx__glbl__tad.html#a017f9ff299f0c5726129b0bfc20c8ae9">cn78xx</a>;
<a name="l04360"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html#ab1067f89f412242e971f70a3c53199c6">04360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">cvmx_gserx_glbl_tad_s</a>          <a class="code" href="unioncvmx__gserx__glbl__tad.html#ab1067f89f412242e971f70a3c53199c6">cn78xxp1</a>;
<a name="l04361"></a><a class="code" href="unioncvmx__gserx__glbl__tad.html#a20a6e8b91ccf7c167383ba568a404c0c">04361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tad_1_1cvmx__gserx__glbl__tad__s.html">cvmx_gserx_glbl_tad_s</a>          <a class="code" href="unioncvmx__gserx__glbl__tad.html#a20a6e8b91ccf7c167383ba568a404c0c">cnf75xx</a>;
<a name="l04362"></a>04362 };
<a name="l04363"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2ff6b267adaf9ab1724e0fa9e765c675">04363</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__tad.html" title="cvmx_gser::_glbl_tad">cvmx_gserx_glbl_tad</a> <a class="code" href="unioncvmx__gserx__glbl__tad.html" title="cvmx_gser::_glbl_tad">cvmx_gserx_glbl_tad_t</a>;
<a name="l04364"></a>04364 <span class="comment"></span>
<a name="l04365"></a>04365 <span class="comment">/**</span>
<a name="l04366"></a>04366 <span class="comment"> * cvmx_gser#_glbl_tm_admon</span>
<a name="l04367"></a>04367 <span class="comment"> *</span>
<a name="l04368"></a>04368 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04369"></a>04369 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04370"></a>04370 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04371"></a>04371 <span class="comment"> */</span>
<a name="l04372"></a><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html">04372</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html" title="cvmx_gser::_glbl_tm_admon">cvmx_gserx_glbl_tm_admon</a> {
<a name="l04373"></a><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#aba59f3c7d020a3fda9deee477673ea14">04373</a>     uint64_t <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#aba59f3c7d020a3fda9deee477673ea14">u64</a>;
<a name="l04374"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html">04374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html">cvmx_gserx_glbl_tm_admon_s</a> {
<a name="l04375"></a>04375 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04376"></a>04376 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a49cebf6e474f854e273b90b93b065939">reserved_8_63</a>                : 56;
<a name="l04377"></a>04377     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a932202e94d031544933538226550bb56">amon_on</a>                      : 1;  <span class="comment">/**&lt; When set, AMON test mode is enabled; see GSER()_GLBL_TAD. */</span>
<a name="l04378"></a>04378     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#af84b2015e961cbcb9b2369e5b96800f2">dmon_on</a>                      : 1;  <span class="comment">/**&lt; When set, DMON test mode is enabled; see GSER()_GLBL_TAD. */</span>
<a name="l04379"></a>04379     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a39f11f5fd0d55685ce1ae358b6115589">reserved_3_5</a>                 : 3;
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a6091cc022d3edbb555766ccfec5809b6">lsel</a>                         : 3;  <span class="comment">/**&lt; Three bits to select 1 out of 4 lanes for AMON/DMON test.</span>
<a name="l04381"></a>04381 <span class="comment">                                                         0x0 = Selects lane 0.</span>
<a name="l04382"></a>04382 <span class="comment">                                                         0x1 = Selects lane 1.</span>
<a name="l04383"></a>04383 <span class="comment">                                                         0x2 = Selects lane 2.  Lane 2 is unused in GSER4, GSER5, and GSER6.</span>
<a name="l04384"></a>04384 <span class="comment">                                                         0x3 = Selects lane 3.  Lane 3 is unused in GSER4, GSER5, and GSER6.</span>
<a name="l04385"></a>04385 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l04386"></a>04386 <span class="preprocessor">#else</span>
<a name="l04387"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a6091cc022d3edbb555766ccfec5809b6">04387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a6091cc022d3edbb555766ccfec5809b6">lsel</a>                         : 3;
<a name="l04388"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a39f11f5fd0d55685ce1ae358b6115589">04388</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a39f11f5fd0d55685ce1ae358b6115589">reserved_3_5</a>                 : 3;
<a name="l04389"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#af84b2015e961cbcb9b2369e5b96800f2">04389</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#af84b2015e961cbcb9b2369e5b96800f2">dmon_on</a>                      : 1;
<a name="l04390"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a932202e94d031544933538226550bb56">04390</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a932202e94d031544933538226550bb56">amon_on</a>                      : 1;
<a name="l04391"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a49cebf6e474f854e273b90b93b065939">04391</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html#a49cebf6e474f854e273b90b93b065939">reserved_8_63</a>                : 56;
<a name="l04392"></a>04392 <span class="preprocessor">#endif</span>
<a name="l04393"></a>04393 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#ae2fa88267957add08bb1d400159e4187">s</a>;
<a name="l04394"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html">04394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html">cvmx_gserx_glbl_tm_admon_cn73xx</a> {
<a name="l04395"></a>04395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04396"></a>04396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a7829027a43ac2b46c68fe6d72a98485c">reserved_8_63</a>                : 56;
<a name="l04397"></a>04397     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a431bc9a02fe0ff3914cfb66b3cfebeaa">amon_on</a>                      : 1;  <span class="comment">/**&lt; When set, AMON test mode is enabled; see GSER()_GLBL_TAD. */</span>
<a name="l04398"></a>04398     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a29a128e56bffebc9051ac158a31e5ad8">dmon_on</a>                      : 1;  <span class="comment">/**&lt; When set, DMON test mode is enabled; see GSER()_GLBL_TAD. */</span>
<a name="l04399"></a>04399     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a6d354a64671d2d98d146a36057966ad8">reserved_5_3</a>                 : 3;
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a05b6b4e222015337176deff1eeee7804">lsel</a>                         : 3;  <span class="comment">/**&lt; Three bits to select 1 out of 4 lanes for AMON/DMON test.</span>
<a name="l04401"></a>04401 <span class="comment">                                                         0x0 = Selects lane 0.</span>
<a name="l04402"></a>04402 <span class="comment">                                                         0x1 = Selects lane 1.</span>
<a name="l04403"></a>04403 <span class="comment">                                                         0x2 = Selects lane 2.  Lane 2 is unused in GSER4, GSER5, and GSER6.</span>
<a name="l04404"></a>04404 <span class="comment">                                                         0x3 = Selects lane 3.  Lane 3 is unused in GSER4, GSER5, and GSER6.</span>
<a name="l04405"></a>04405 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l04406"></a>04406 <span class="preprocessor">#else</span>
<a name="l04407"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a05b6b4e222015337176deff1eeee7804">04407</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a05b6b4e222015337176deff1eeee7804">lsel</a>                         : 3;
<a name="l04408"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a6d354a64671d2d98d146a36057966ad8">04408</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a6d354a64671d2d98d146a36057966ad8">reserved_5_3</a>                 : 3;
<a name="l04409"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a29a128e56bffebc9051ac158a31e5ad8">04409</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a29a128e56bffebc9051ac158a31e5ad8">dmon_on</a>                      : 1;
<a name="l04410"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a431bc9a02fe0ff3914cfb66b3cfebeaa">04410</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a431bc9a02fe0ff3914cfb66b3cfebeaa">amon_on</a>                      : 1;
<a name="l04411"></a><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a7829027a43ac2b46c68fe6d72a98485c">04411</a>     uint64_t <a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html#a7829027a43ac2b46c68fe6d72a98485c">reserved_8_63</a>                : 56;
<a name="l04412"></a>04412 <span class="preprocessor">#endif</span>
<a name="l04413"></a>04413 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#aec3e0fd93de9fd2e03107b3d0bf515b3">cn73xx</a>;
<a name="l04414"></a><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a282300a4810d6f3e914a6f8a6e706ce6">04414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html">cvmx_gserx_glbl_tm_admon_cn73xx</a> <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a282300a4810d6f3e914a6f8a6e706ce6">cn78xx</a>;
<a name="l04415"></a><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a5c3bcc1d43ebb3fa5ceba2a6df18ee1d">04415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__s.html">cvmx_gserx_glbl_tm_admon_s</a>     <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a5c3bcc1d43ebb3fa5ceba2a6df18ee1d">cn78xxp1</a>;
<a name="l04416"></a><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a16a8bbbe3c2bf210fe896c98e0e45e46">04416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__glbl__tm__admon_1_1cvmx__gserx__glbl__tm__admon__cn73xx.html">cvmx_gserx_glbl_tm_admon_cn73xx</a> <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html#a16a8bbbe3c2bf210fe896c98e0e45e46">cnf75xx</a>;
<a name="l04417"></a>04417 };
<a name="l04418"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae38a6236bda2dea7332b04015e0998e1">04418</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__glbl__tm__admon.html" title="cvmx_gser::_glbl_tm_admon">cvmx_gserx_glbl_tm_admon</a> <a class="code" href="unioncvmx__gserx__glbl__tm__admon.html" title="cvmx_gser::_glbl_tm_admon">cvmx_gserx_glbl_tm_admon_t</a>;
<a name="l04419"></a>04419 <span class="comment"></span>
<a name="l04420"></a>04420 <span class="comment">/**</span>
<a name="l04421"></a>04421 <span class="comment"> * cvmx_gser#_iddq_mode</span>
<a name="l04422"></a>04422 <span class="comment"> *</span>
<a name="l04423"></a>04423 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l04424"></a>04424 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04425"></a>04425 <span class="comment"> */</span>
<a name="l04426"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html">04426</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__iddq__mode.html" title="cvmx_gser::_iddq_mode">cvmx_gserx_iddq_mode</a> {
<a name="l04427"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html#a055be7e023ead04804fa112d0b63a327">04427</a>     uint64_t <a class="code" href="unioncvmx__gserx__iddq__mode.html#a055be7e023ead04804fa112d0b63a327">u64</a>;
<a name="l04428"></a><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">04428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">cvmx_gserx_iddq_mode_s</a> {
<a name="l04429"></a>04429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04430"></a>04430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#a001b362dba2a17006bf01ba9bcf12d54">reserved_1_63</a>                : 63;
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#aa726e46a8c32d0c457a1ba1455d074f1">phy_iddq_mode</a>                : 1;  <span class="comment">/**&lt; When set, power downs all circuitry in PHY for IDDQ testing */</span>
<a name="l04432"></a>04432 <span class="preprocessor">#else</span>
<a name="l04433"></a><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#aa726e46a8c32d0c457a1ba1455d074f1">04433</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#aa726e46a8c32d0c457a1ba1455d074f1">phy_iddq_mode</a>                : 1;
<a name="l04434"></a><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#a001b362dba2a17006bf01ba9bcf12d54">04434</a>     uint64_t <a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html#a001b362dba2a17006bf01ba9bcf12d54">reserved_1_63</a>                : 63;
<a name="l04435"></a>04435 <span class="preprocessor">#endif</span>
<a name="l04436"></a>04436 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__iddq__mode.html#ab4623e2891bc3445c258ed26867dda00">s</a>;
<a name="l04437"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html#ae6a9320b586eef48760625cc45322878">04437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">cvmx_gserx_iddq_mode_s</a>         <a class="code" href="unioncvmx__gserx__iddq__mode.html#ae6a9320b586eef48760625cc45322878">cn73xx</a>;
<a name="l04438"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html#a51317be71aeb011ee17349354389e94e">04438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">cvmx_gserx_iddq_mode_s</a>         <a class="code" href="unioncvmx__gserx__iddq__mode.html#a51317be71aeb011ee17349354389e94e">cn78xx</a>;
<a name="l04439"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html#a9685b5802b49a02b72e44329c2f87152">04439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">cvmx_gserx_iddq_mode_s</a>         <a class="code" href="unioncvmx__gserx__iddq__mode.html#a9685b5802b49a02b72e44329c2f87152">cn78xxp1</a>;
<a name="l04440"></a><a class="code" href="unioncvmx__gserx__iddq__mode.html#a2ed6d19558e33ecff680aae45134799d">04440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__iddq__mode_1_1cvmx__gserx__iddq__mode__s.html">cvmx_gserx_iddq_mode_s</a>         <a class="code" href="unioncvmx__gserx__iddq__mode.html#a2ed6d19558e33ecff680aae45134799d">cnf75xx</a>;
<a name="l04441"></a>04441 };
<a name="l04442"></a><a class="code" href="cvmx-gserx-defs_8h.html#acf40ee4867bf60e8777e0d6fc72e38a9">04442</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__iddq__mode.html" title="cvmx_gser::_iddq_mode">cvmx_gserx_iddq_mode</a> <a class="code" href="unioncvmx__gserx__iddq__mode.html" title="cvmx_gser::_iddq_mode">cvmx_gserx_iddq_mode_t</a>;
<a name="l04443"></a>04443 <span class="comment"></span>
<a name="l04444"></a>04444 <span class="comment">/**</span>
<a name="l04445"></a>04445 <span class="comment"> * cvmx_gser#_lane#_lbert_cfg</span>
<a name="l04446"></a>04446 <span class="comment"> *</span>
<a name="l04447"></a>04447 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04448"></a>04448 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04449"></a>04449 <span class="comment"> */</span>
<a name="l04450"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html">04450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html" title="cvmx_gser::_lane::_lbert_cfg">cvmx_gserx_lanex_lbert_cfg</a> {
<a name="l04451"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#ae3d0a8219eb78446b34811a076127dff">04451</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#ae3d0a8219eb78446b34811a076127dff">u64</a>;
<a name="l04452"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">04452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">cvmx_gserx_lanex_lbert_cfg_s</a> {
<a name="l04453"></a>04453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04454"></a>04454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abcfb931f8ed864067f89fb9f04235232">reserved_16_63</a>               : 48;
<a name="l04455"></a>04455     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ad88648cde3dbeac416fe233ff050f47d">lbert_pg_err_insert</a>          : 1;  <span class="comment">/**&lt; Insert one bit error into the LSB of the LBERT generated</span>
<a name="l04456"></a>04456 <span class="comment">                                                         stream.  A single write to this bit inserts a single bit</span>
<a name="l04457"></a>04457 <span class="comment">                                                         error. */</span>
<a name="l04458"></a>04458     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a40a229bf113f82b4c03a5c537c5c2d92">lbert_pm_sync_start</a>          : 1;  <span class="comment">/**&lt; Synchronize the pattern matcher LFSR with the incoming</span>
<a name="l04459"></a>04459 <span class="comment">                                                         data.  Writing this bit resets the error counter and</span>
<a name="l04460"></a>04460 <span class="comment">                                                         starts a synchronization of the PM.  There is no need</span>
<a name="l04461"></a>04461 <span class="comment">                                                         to write this bit back to a zero to run normally. */</span>
<a name="l04462"></a>04462     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ac92ede62223fb98fa0fa83f5dd16eff4">lbert_pg_en</a>                  : 1;  <span class="comment">/**&lt; Enable the LBERT pattern generator. */</span>
<a name="l04463"></a>04463     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7aa7f871c76e6fbcd1db9f57c02d4f90">lbert_pg_width</a>               : 2;  <span class="comment">/**&lt; LBERT pattern generator data width:</span>
<a name="l04464"></a>04464 <span class="comment">                                                         0x0 = 8-bit data.</span>
<a name="l04465"></a>04465 <span class="comment">                                                         0x1 = 10-bit data.</span>
<a name="l04466"></a>04466 <span class="comment">                                                         0x2 = 16-bit data.</span>
<a name="l04467"></a>04467 <span class="comment">                                                         0x3 = 20-bit data. */</span>
<a name="l04468"></a>04468     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7e87de59672a594a09fa9ad15d3de66a">lbert_pg_mode</a>                : 4;  <span class="comment">/**&lt; LBERT pattern generator mode; when changing modes,</span>
<a name="l04469"></a>04469 <span class="comment">                                                         must be disabled first:</span>
<a name="l04470"></a>04470 <span class="comment">                                                         0x0 = Disabled.</span>
<a name="l04471"></a>04471 <span class="comment">                                                         0x1 = lfsr31 = X^31 + X^28 + 1.</span>
<a name="l04472"></a>04472 <span class="comment">                                                         0x2 = lfsr23 = X^23 + X^18 + 1.</span>
<a name="l04473"></a>04473 <span class="comment">                                                         0x3 = lfsr23 = X^23 + X^21 + X^16 + X^8 + X^5 + X^2 + 1.</span>
<a name="l04474"></a>04474 <span class="comment">                                                         0x4 = lfsr16 = X^16 + X^5 + X^4 + X^3 + 1.</span>
<a name="l04475"></a>04475 <span class="comment">                                                         0x5 = lfsr15 = X^15 + X^14 + 1.</span>
<a name="l04476"></a>04476 <span class="comment">                                                         0x6 = lfsr11 = X^11 + X^9 + 1.</span>
<a name="l04477"></a>04477 <span class="comment">                                                         0x7 = lfsr7  = X^7 + X^6 + 1.</span>
<a name="l04478"></a>04478 <span class="comment">                                                         0x8 = Fixed word (PAT0).</span>
<a name="l04479"></a>04479 <span class="comment">                                                         0x9 = DC-balanced word (PAT0, ~PAT0).</span>
<a name="l04480"></a>04480 <span class="comment">                                                         0xA = Fixed Pattern (000, PAT0, 3ff, ~PAT0).</span>
<a name="l04481"></a>04481 <span class="comment">                                                         0xB-F = Reserved. */</span>
<a name="l04482"></a>04482     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#aff9e4176a5273f145fa2c9368b1c9693">lbert_pm_en</a>                  : 1;  <span class="comment">/**&lt; Enable LBERT pattern matcher. */</span>
<a name="l04483"></a>04483     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abfc75f73af6b691569e16213ee43562b">lbert_pm_width</a>               : 2;  <span class="comment">/**&lt; LBERT pattern matcher data width.</span>
<a name="l04484"></a>04484 <span class="comment">                                                         0x0 = 8-bit data.</span>
<a name="l04485"></a>04485 <span class="comment">                                                         0x1 = 10-bit data.</span>
<a name="l04486"></a>04486 <span class="comment">                                                         0x2 = 16-bit data.</span>
<a name="l04487"></a>04487 <span class="comment">                                                         0x3 = 20-bit data. */</span>
<a name="l04488"></a>04488     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#adb1984adcfc3162a0f0428e114e1ad6c">lbert_pm_mode</a>                : 4;  <span class="comment">/**&lt; LBERT pattern matcher mode; when changing modes,</span>
<a name="l04489"></a>04489 <span class="comment">                                                         must be disabled first:</span>
<a name="l04490"></a>04490 <span class="comment">                                                         0x0 = Disabled.</span>
<a name="l04491"></a>04491 <span class="comment">                                                         0x1 = lfsr31 = X^31 + X^28 + 1.</span>
<a name="l04492"></a>04492 <span class="comment">                                                         0x2 = lfsr23 = X^23 + X^18 + 1.</span>
<a name="l04493"></a>04493 <span class="comment">                                                         0x3 = lfsr23 = X^23 + X^21 + X^16 + X^8 + X^5 + X^2 + 1.</span>
<a name="l04494"></a>04494 <span class="comment">                                                         0x4 = lfsr16 = X^16 + X^5 + X^4 + X^3 + 1.</span>
<a name="l04495"></a>04495 <span class="comment">                                                         0x5 = lfsr15 = X^15 + X^14 + 1.</span>
<a name="l04496"></a>04496 <span class="comment">                                                         0x6 = lfsr11 = X^11 + X^9 + 1.</span>
<a name="l04497"></a>04497 <span class="comment">                                                         0x7 = lfsr7  = X^7 + X^6 + 1.</span>
<a name="l04498"></a>04498 <span class="comment">                                                         0x8 = Fixed word (PAT0).</span>
<a name="l04499"></a>04499 <span class="comment">                                                         0x9 = DC-balanced word (PAT0, ~PAT0).</span>
<a name="l04500"></a>04500 <span class="comment">                                                         0xA = Fixed Pattern: (000, PAT0, 3ff, ~PAT0).</span>
<a name="l04501"></a>04501 <span class="comment">                                                         0xB-F = Reserved. */</span>
<a name="l04502"></a>04502 <span class="preprocessor">#else</span>
<a name="l04503"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#adb1984adcfc3162a0f0428e114e1ad6c">04503</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#adb1984adcfc3162a0f0428e114e1ad6c">lbert_pm_mode</a>                : 4;
<a name="l04504"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abfc75f73af6b691569e16213ee43562b">04504</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abfc75f73af6b691569e16213ee43562b">lbert_pm_width</a>               : 2;
<a name="l04505"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#aff9e4176a5273f145fa2c9368b1c9693">04505</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#aff9e4176a5273f145fa2c9368b1c9693">lbert_pm_en</a>                  : 1;
<a name="l04506"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7e87de59672a594a09fa9ad15d3de66a">04506</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7e87de59672a594a09fa9ad15d3de66a">lbert_pg_mode</a>                : 4;
<a name="l04507"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7aa7f871c76e6fbcd1db9f57c02d4f90">04507</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a7aa7f871c76e6fbcd1db9f57c02d4f90">lbert_pg_width</a>               : 2;
<a name="l04508"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ac92ede62223fb98fa0fa83f5dd16eff4">04508</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ac92ede62223fb98fa0fa83f5dd16eff4">lbert_pg_en</a>                  : 1;
<a name="l04509"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a40a229bf113f82b4c03a5c537c5c2d92">04509</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#a40a229bf113f82b4c03a5c537c5c2d92">lbert_pm_sync_start</a>          : 1;
<a name="l04510"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ad88648cde3dbeac416fe233ff050f47d">04510</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#ad88648cde3dbeac416fe233ff050f47d">lbert_pg_err_insert</a>          : 1;
<a name="l04511"></a><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abcfb931f8ed864067f89fb9f04235232">04511</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html#abcfb931f8ed864067f89fb9f04235232">reserved_16_63</a>               : 48;
<a name="l04512"></a>04512 <span class="preprocessor">#endif</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#ae459d89d7dd71c4131acbbb6e161e4fe">s</a>;
<a name="l04514"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#a3a5d67fb1095bee56ea9f3aca69bd27b">04514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">cvmx_gserx_lanex_lbert_cfg_s</a>   <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#a3a5d67fb1095bee56ea9f3aca69bd27b">cn73xx</a>;
<a name="l04515"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#aba48bb5f21ceaa6f6f88999294a35e46">04515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">cvmx_gserx_lanex_lbert_cfg_s</a>   <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#aba48bb5f21ceaa6f6f88999294a35e46">cn78xx</a>;
<a name="l04516"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#a8963ff6fab9be2c94808a15259872ed7">04516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">cvmx_gserx_lanex_lbert_cfg_s</a>   <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#a8963ff6fab9be2c94808a15259872ed7">cn78xxp1</a>;
<a name="l04517"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#aa8be05c53b077bae9f57a6f7049e2f4b">04517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__cfg_1_1cvmx__gserx__lanex__lbert__cfg__s.html">cvmx_gserx_lanex_lbert_cfg_s</a>   <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html#aa8be05c53b077bae9f57a6f7049e2f4b">cnf75xx</a>;
<a name="l04518"></a>04518 };
<a name="l04519"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac679f0085e49a537f4b350159b65d264">04519</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html" title="cvmx_gser::_lane::_lbert_cfg">cvmx_gserx_lanex_lbert_cfg</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__cfg.html" title="cvmx_gser::_lane::_lbert_cfg">cvmx_gserx_lanex_lbert_cfg_t</a>;
<a name="l04520"></a>04520 <span class="comment"></span>
<a name="l04521"></a>04521 <span class="comment">/**</span>
<a name="l04522"></a>04522 <span class="comment"> * cvmx_gser#_lane#_lbert_ecnt</span>
<a name="l04523"></a>04523 <span class="comment"> *</span>
<a name="l04524"></a>04524 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04525"></a>04525 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04526"></a>04526 <span class="comment"> * The error registers are reset on a read-only when the pattern matcher is enabled.</span>
<a name="l04527"></a>04527 <span class="comment"> * If the pattern matcher is disabled, the registers return the error count that was</span>
<a name="l04528"></a>04528 <span class="comment"> * indicated when the pattern matcher was disabled and never reset.</span>
<a name="l04529"></a>04529 <span class="comment"> */</span>
<a name="l04530"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html">04530</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html" title="cvmx_gser::_lane::_lbert_ecnt">cvmx_gserx_lanex_lbert_ecnt</a> {
<a name="l04531"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#a16a97fb9b232092cd66bbf71be2ab0ab">04531</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#a16a97fb9b232092cd66bbf71be2ab0ab">u64</a>;
<a name="l04532"></a><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">04532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">cvmx_gserx_lanex_lbert_ecnt_s</a> {
<a name="l04533"></a>04533 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04534"></a>04534 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#abf0c57305925967fefa1d3a6c39997ac">reserved_16_63</a>               : 48;
<a name="l04535"></a>04535     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a23b8a57e92fcf07bab714c0e21d1ed14">lbert_err_ovbit14</a>            : 1;  <span class="comment">/**&lt; If this bit is set, multiply [LBERT_ERR_CNT] by 128.</span>
<a name="l04536"></a>04536 <span class="comment">                                                         If this bit is set and [LBERT_ERR_CNT] = 2^15-1, signals</span>
<a name="l04537"></a>04537 <span class="comment">                                                         overflow of the counter. */</span>
<a name="l04538"></a>04538     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a245218cb60c146968a746a871c515f52">lbert_err_cnt</a>                : 15; <span class="comment">/**&lt; Current error count.</span>
<a name="l04539"></a>04539 <span class="comment">                                                         If [LBERT_ERR_OVBIT14] is active, then multiply</span>
<a name="l04540"></a>04540 <span class="comment">                                                         count by 128. */</span>
<a name="l04541"></a>04541 <span class="preprocessor">#else</span>
<a name="l04542"></a><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a245218cb60c146968a746a871c515f52">04542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a245218cb60c146968a746a871c515f52">lbert_err_cnt</a>                : 15;
<a name="l04543"></a><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a23b8a57e92fcf07bab714c0e21d1ed14">04543</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#a23b8a57e92fcf07bab714c0e21d1ed14">lbert_err_ovbit14</a>            : 1;
<a name="l04544"></a><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#abf0c57305925967fefa1d3a6c39997ac">04544</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html#abf0c57305925967fefa1d3a6c39997ac">reserved_16_63</a>               : 48;
<a name="l04545"></a>04545 <span class="preprocessor">#endif</span>
<a name="l04546"></a>04546 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#ac9ce78688d00f3956eef10a01fb19b8b">s</a>;
<a name="l04547"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#ae40d939e3dacf2b0825509c8f3a7aecd">04547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">cvmx_gserx_lanex_lbert_ecnt_s</a>  <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#ae40d939e3dacf2b0825509c8f3a7aecd">cn73xx</a>;
<a name="l04548"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#ad3c829e9a2fb59426c607067bc6fd4e4">04548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">cvmx_gserx_lanex_lbert_ecnt_s</a>  <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#ad3c829e9a2fb59426c607067bc6fd4e4">cn78xx</a>;
<a name="l04549"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#aefcd7f4dce1eea0fe9e6015a7b9438a9">04549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">cvmx_gserx_lanex_lbert_ecnt_s</a>  <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#aefcd7f4dce1eea0fe9e6015a7b9438a9">cn78xxp1</a>;
<a name="l04550"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#a1bd2e11e613e5b8f1b4f236e57e145c6">04550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__ecnt_1_1cvmx__gserx__lanex__lbert__ecnt__s.html">cvmx_gserx_lanex_lbert_ecnt_s</a>  <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html#a1bd2e11e613e5b8f1b4f236e57e145c6">cnf75xx</a>;
<a name="l04551"></a>04551 };
<a name="l04552"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3a8cf8ba6412ca0ba8a00d433c938ec3">04552</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html" title="cvmx_gser::_lane::_lbert_ecnt">cvmx_gserx_lanex_lbert_ecnt</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__ecnt.html" title="cvmx_gser::_lane::_lbert_ecnt">cvmx_gserx_lanex_lbert_ecnt_t</a>;
<a name="l04553"></a>04553 <span class="comment"></span>
<a name="l04554"></a>04554 <span class="comment">/**</span>
<a name="l04555"></a>04555 <span class="comment"> * cvmx_gser#_lane#_lbert_pat_cfg</span>
<a name="l04556"></a>04556 <span class="comment"> *</span>
<a name="l04557"></a>04557 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04558"></a>04558 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04559"></a>04559 <span class="comment"> */</span>
<a name="l04560"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html">04560</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html" title="cvmx_gser::_lane::_lbert_pat_cfg">cvmx_gserx_lanex_lbert_pat_cfg</a> {
<a name="l04561"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#ab3a8808ffb3b853a040202f09e97d2ba">04561</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#ab3a8808ffb3b853a040202f09e97d2ba">u64</a>;
<a name="l04562"></a><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">04562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">cvmx_gserx_lanex_lbert_pat_cfg_s</a> {
<a name="l04563"></a>04563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04564"></a>04564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a3740174682caa2224bd98ea1f24ec01d">reserved_10_63</a>               : 54;
<a name="l04565"></a>04565     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a94e2a67eaa8daf508182ab632cd1a487">lbert_pg_pat</a>                 : 10; <span class="comment">/**&lt; Programmable 10-bit pattern to be used in the LBERT pattern mode;</span>
<a name="l04566"></a>04566 <span class="comment">                                                         applies when GSER()_LANE()_LBERT_CFG[LBERT_PG_MODE]</span>
<a name="l04567"></a>04567 <span class="comment">                                                         is equal to 8, 9, or 10. */</span>
<a name="l04568"></a>04568 <span class="preprocessor">#else</span>
<a name="l04569"></a><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a94e2a67eaa8daf508182ab632cd1a487">04569</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a94e2a67eaa8daf508182ab632cd1a487">lbert_pg_pat</a>                 : 10;
<a name="l04570"></a><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a3740174682caa2224bd98ea1f24ec01d">04570</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html#a3740174682caa2224bd98ea1f24ec01d">reserved_10_63</a>               : 54;
<a name="l04571"></a>04571 <span class="preprocessor">#endif</span>
<a name="l04572"></a>04572 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a8c42853ef5f2212cf460ad5aab775907">s</a>;
<a name="l04573"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a6dc357c0b40dda2bb1f4a1e82d6c81e7">04573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">cvmx_gserx_lanex_lbert_pat_cfg_s</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a6dc357c0b40dda2bb1f4a1e82d6c81e7">cn73xx</a>;
<a name="l04574"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a8e9fb6b4b1e52edf87ab26783dafbf67">04574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">cvmx_gserx_lanex_lbert_pat_cfg_s</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a8e9fb6b4b1e52edf87ab26783dafbf67">cn78xx</a>;
<a name="l04575"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a423a849b4f59e441e271a5f46e3d5978">04575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">cvmx_gserx_lanex_lbert_pat_cfg_s</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a423a849b4f59e441e271a5f46e3d5978">cn78xxp1</a>;
<a name="l04576"></a><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a8bd3f1b176ab38c20d37224c46c25d39">04576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__lbert__pat__cfg_1_1cvmx__gserx__lanex__lbert__pat__cfg__s.html">cvmx_gserx_lanex_lbert_pat_cfg_s</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html#a8bd3f1b176ab38c20d37224c46c25d39">cnf75xx</a>;
<a name="l04577"></a>04577 };
<a name="l04578"></a><a class="code" href="cvmx-gserx-defs_8h.html#afe168dbc863ed53fea3b29a9c6166e5f">04578</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html" title="cvmx_gser::_lane::_lbert_pat_cfg">cvmx_gserx_lanex_lbert_pat_cfg</a> <a class="code" href="unioncvmx__gserx__lanex__lbert__pat__cfg.html" title="cvmx_gser::_lane::_lbert_pat_cfg">cvmx_gserx_lanex_lbert_pat_cfg_t</a>;
<a name="l04579"></a>04579 <span class="comment"></span>
<a name="l04580"></a>04580 <span class="comment">/**</span>
<a name="l04581"></a>04581 <span class="comment"> * cvmx_gser#_lane#_misc_cfg_0</span>
<a name="l04582"></a>04582 <span class="comment"> *</span>
<a name="l04583"></a>04583 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04584"></a>04584 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04585"></a>04585 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04586"></a>04586 <span class="comment"> */</span>
<a name="l04587"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html">04587</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html" title="cvmx_gser::_lane::_misc_cfg_0">cvmx_gserx_lanex_misc_cfg_0</a> {
<a name="l04588"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#a8530daa70eb9769306c927cf7826c081">04588</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#a8530daa70eb9769306c927cf7826c081">u64</a>;
<a name="l04589"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">04589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">cvmx_gserx_lanex_misc_cfg_0_s</a> {
<a name="l04590"></a>04590 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04591"></a>04591 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1fd3932d9facced23b18a06628996db4">reserved_16_63</a>               : 48;
<a name="l04592"></a>04592     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a04b03ebc0a4f628d8f63655ed1ec741c">use_pma_polarity</a>             : 1;  <span class="comment">/**&lt; If set, the PMA control is used to define the polarity.</span>
<a name="l04593"></a>04593 <span class="comment">                                                         In not set, GSER()_LANE()_RX_CFG_0[CFG_RX_POL_INVERT]</span>
<a name="l04594"></a>04594 <span class="comment">                                                         is used. */</span>
<a name="l04595"></a>04595     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a94aa67bf464055863652536e298d34b6">cfg_pcs_loopback</a>             : 1;  <span class="comment">/**&lt; Assert for parallel loopback raw PCS TX to Raw PCS RX. */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a7ef59668cac7c747989c5eff71e53d50">pcs_tx_mode_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for raw PCS TX data width. */</span>
<a name="l04597"></a>04597     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#acc61d0dd111d6670bcec4417243d6505">pcs_rx_mode_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for raw PCS RX data width. */</span>
<a name="l04598"></a>04598     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a4f93464ec470e9a2eaf5a1efb2961565">cfg_eie_det_cnt</a>              : 4;  <span class="comment">/**&lt; EIE detect state machine required number of consecutive</span>
<a name="l04599"></a>04599 <span class="comment">                                                         PHY EIE status assertions to determine EIE and assert Raw</span>
<a name="l04600"></a>04600 <span class="comment">                                                         PCS output pcs_mac_rx_eie_det_sts. */</span>
<a name="l04601"></a>04601     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a6ccbf15fdbf409e623c8587b7fbf8b14">eie_det_stl_on_time</a>          : 3;  <span class="comment">/**&lt; EIE detec state machine &quot;on&quot; delay prior to sampling</span>
<a name="l04602"></a>04602 <span class="comment">                                                         PHY EIE status. */</span>
<a name="l04603"></a>04603     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#af30b8c5b05eb5499090c26edcaa0eca0">eie_det_stl_off_time</a>         : 3;  <span class="comment">/**&lt; EIE detec state machine &quot;off&quot; delay prior to sampling</span>
<a name="l04604"></a>04604 <span class="comment">                                                         PHY EIE status. */</span>
<a name="l04605"></a>04605     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#aceec28cf4c1f525c9fca9b179ccc52b4">tx_bit_order</a>                 : 1;  <span class="comment">/**&lt; 0x1: Reverse bit order of parallel data to SerDes TX.</span>
<a name="l04606"></a>04606 <span class="comment">                                                         0x0: Maintain bit order of parallel data to SerDes TX. */</span>
<a name="l04607"></a>04607     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1a8682006fd4337d04be37805af64026">rx_bit_order</a>                 : 1;  <span class="comment">/**&lt; 0x1: Reverse bit order of parallel data to SerDes RX.</span>
<a name="l04608"></a>04608 <span class="comment">                                                         0x0: Maintain bit order of parallel data to SerDes RX. */</span>
<a name="l04609"></a>04609 <span class="preprocessor">#else</span>
<a name="l04610"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1a8682006fd4337d04be37805af64026">04610</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1a8682006fd4337d04be37805af64026">rx_bit_order</a>                 : 1;
<a name="l04611"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#aceec28cf4c1f525c9fca9b179ccc52b4">04611</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#aceec28cf4c1f525c9fca9b179ccc52b4">tx_bit_order</a>                 : 1;
<a name="l04612"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#af30b8c5b05eb5499090c26edcaa0eca0">04612</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#af30b8c5b05eb5499090c26edcaa0eca0">eie_det_stl_off_time</a>         : 3;
<a name="l04613"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a6ccbf15fdbf409e623c8587b7fbf8b14">04613</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a6ccbf15fdbf409e623c8587b7fbf8b14">eie_det_stl_on_time</a>          : 3;
<a name="l04614"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a4f93464ec470e9a2eaf5a1efb2961565">04614</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a4f93464ec470e9a2eaf5a1efb2961565">cfg_eie_det_cnt</a>              : 4;
<a name="l04615"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#acc61d0dd111d6670bcec4417243d6505">04615</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#acc61d0dd111d6670bcec4417243d6505">pcs_rx_mode_ovrrd_en</a>         : 1;
<a name="l04616"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a7ef59668cac7c747989c5eff71e53d50">04616</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a7ef59668cac7c747989c5eff71e53d50">pcs_tx_mode_ovrrd_en</a>         : 1;
<a name="l04617"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a94aa67bf464055863652536e298d34b6">04617</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a94aa67bf464055863652536e298d34b6">cfg_pcs_loopback</a>             : 1;
<a name="l04618"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a04b03ebc0a4f628d8f63655ed1ec741c">04618</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a04b03ebc0a4f628d8f63655ed1ec741c">use_pma_polarity</a>             : 1;
<a name="l04619"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1fd3932d9facced23b18a06628996db4">04619</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html#a1fd3932d9facced23b18a06628996db4">reserved_16_63</a>               : 48;
<a name="l04620"></a>04620 <span class="preprocessor">#endif</span>
<a name="l04621"></a>04621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#ad3a5dda6d2f79aa35068b4be4e8be841">s</a>;
<a name="l04622"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#aaddd1c03e6b587343e8ceb1a7c1bb34e">04622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">cvmx_gserx_lanex_misc_cfg_0_s</a>  <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#aaddd1c03e6b587343e8ceb1a7c1bb34e">cn73xx</a>;
<a name="l04623"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#a9c1370ce7cda29bae418c8cef5c1aaee">04623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">cvmx_gserx_lanex_misc_cfg_0_s</a>  <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#a9c1370ce7cda29bae418c8cef5c1aaee">cn78xx</a>;
<a name="l04624"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#ae6d251eee9babd4f3d3bf8f958f2fb96">04624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">cvmx_gserx_lanex_misc_cfg_0_s</a>  <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#ae6d251eee9babd4f3d3bf8f958f2fb96">cn78xxp1</a>;
<a name="l04625"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#add14fe70a1cf047cd2f24b52e0b346d1">04625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__0_1_1cvmx__gserx__lanex__misc__cfg__0__s.html">cvmx_gserx_lanex_misc_cfg_0_s</a>  <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html#add14fe70a1cf047cd2f24b52e0b346d1">cnf75xx</a>;
<a name="l04626"></a>04626 };
<a name="l04627"></a><a class="code" href="cvmx-gserx-defs_8h.html#adad318b08ace7584e75d3f388247def0">04627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html" title="cvmx_gser::_lane::_misc_cfg_0">cvmx_gserx_lanex_misc_cfg_0</a> <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__0.html" title="cvmx_gser::_lane::_misc_cfg_0">cvmx_gserx_lanex_misc_cfg_0_t</a>;
<a name="l04628"></a>04628 <span class="comment"></span>
<a name="l04629"></a>04629 <span class="comment">/**</span>
<a name="l04630"></a>04630 <span class="comment"> * cvmx_gser#_lane#_misc_cfg_1</span>
<a name="l04631"></a>04631 <span class="comment"> *</span>
<a name="l04632"></a>04632 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04633"></a>04633 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04634"></a>04634 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04635"></a>04635 <span class="comment"> */</span>
<a name="l04636"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html">04636</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html" title="cvmx_gser::_lane::_misc_cfg_1">cvmx_gserx_lanex_misc_cfg_1</a> {
<a name="l04637"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a0a8eaa10b014d6107e8c2be269248d28">04637</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a0a8eaa10b014d6107e8c2be269248d28">u64</a>;
<a name="l04638"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html">04638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html">cvmx_gserx_lanex_misc_cfg_1_s</a> {
<a name="l04639"></a>04639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04640"></a>04640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a4477d42d5cfc840ec87e375baac6898b">reserved_13_63</a>               : 51;
<a name="l04641"></a>04641     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a03dda695d494d9cd03a3d71d0369e00c">par_tx_init</a>                  : 1;  <span class="comment">/**&lt; Performs parallel initialization of SerDes interface TX</span>
<a name="l04642"></a>04642 <span class="comment">                                                         FIFO pointers. */</span>
<a name="l04643"></a>04643     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#ad9ccccadcf4d9279facc67d61f024ebb">tx_polarity</a>                  : 1;  <span class="comment">/**&lt; Invert polarity of transmitted bit stream. Inversion is</span>
<a name="l04644"></a>04644 <span class="comment">                                                         performed in the SerDes interface transmit datapath. */</span>
<a name="l04645"></a>04645     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#af3fdd5ccb277916b8b710d40ec5f7b51">rx_polarity_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override mac_pcs_rxX_polarity control pin values</span>
<a name="l04646"></a>04646 <span class="comment">                                                         When set, RX polarity inversion is specified from</span>
<a name="l04647"></a>04647 <span class="comment">                                                         RX_POLARITY_OVRRD_VAL, and mac_pcs_rxX_polarity is ignored. */</span>
<a name="l04648"></a>04648     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a5ea55ad692797a5aa3db3f9bc48a8268">rx_polarity_ovrrd_val</a>        : 1;  <span class="comment">/**&lt; Controls RX polarity inversion when RX_POLARITY_OVRRD_EN</span>
<a name="l04649"></a>04649 <span class="comment">                                                         is set. Inversion is performed in the SerDes interface receive</span>
<a name="l04650"></a>04650 <span class="comment">                                                         datapath. */</span>
<a name="l04651"></a>04651     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a40aa8d0fe0613478dbcff7fff10242ca">reserved_2_8</a>                 : 7;
<a name="l04652"></a>04652     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a2fb0a32a980dd7772af901a57a46a3f1">mac_tx_fifo_rd_ptr_ival</a>      : 2;  <span class="comment">/**&lt; Initial value for MAC to PCS TX FIFO read pointer. */</span>
<a name="l04653"></a>04653 <span class="preprocessor">#else</span>
<a name="l04654"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a2fb0a32a980dd7772af901a57a46a3f1">04654</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a2fb0a32a980dd7772af901a57a46a3f1">mac_tx_fifo_rd_ptr_ival</a>      : 2;
<a name="l04655"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a40aa8d0fe0613478dbcff7fff10242ca">04655</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a40aa8d0fe0613478dbcff7fff10242ca">reserved_2_8</a>                 : 7;
<a name="l04656"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a5ea55ad692797a5aa3db3f9bc48a8268">04656</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a5ea55ad692797a5aa3db3f9bc48a8268">rx_polarity_ovrrd_val</a>        : 1;
<a name="l04657"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#af3fdd5ccb277916b8b710d40ec5f7b51">04657</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#af3fdd5ccb277916b8b710d40ec5f7b51">rx_polarity_ovrrd_en</a>         : 1;
<a name="l04658"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#ad9ccccadcf4d9279facc67d61f024ebb">04658</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#ad9ccccadcf4d9279facc67d61f024ebb">tx_polarity</a>                  : 1;
<a name="l04659"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a03dda695d494d9cd03a3d71d0369e00c">04659</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a03dda695d494d9cd03a3d71d0369e00c">par_tx_init</a>                  : 1;
<a name="l04660"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a4477d42d5cfc840ec87e375baac6898b">04660</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html#a4477d42d5cfc840ec87e375baac6898b">reserved_13_63</a>               : 51;
<a name="l04661"></a>04661 <span class="preprocessor">#endif</span>
<a name="l04662"></a>04662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a70152135e76bcd90f2a8b3ef9c11cc23">s</a>;
<a name="l04663"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html">04663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html">cvmx_gserx_lanex_misc_cfg_1_cn73xx</a> {
<a name="l04664"></a>04664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04665"></a>04665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#afb2d3a133e85f35eaf21d8e625de1e05">reserved_13_63</a>               : 51;
<a name="l04666"></a>04666     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#aac601c6127a0975b543e4cae6b3c4214">par_tx_init</a>                  : 1;  <span class="comment">/**&lt; Performs parallel initialization of SerDes interface TX</span>
<a name="l04667"></a>04667 <span class="comment">                                                         FIFO pointers. */</span>
<a name="l04668"></a>04668     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#ac462d8cf498b9e15e283429d0117f99a">tx_polarity</a>                  : 1;  <span class="comment">/**&lt; Invert polarity of transmitted bit stream. Inversion is</span>
<a name="l04669"></a>04669 <span class="comment">                                                         performed in the SerDes interface transmit datapath. */</span>
<a name="l04670"></a>04670     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#af956c234afda2953ec1555ddba148b96">rx_polarity_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override mac_pcs_rxX_polarity control pin values</span>
<a name="l04671"></a>04671 <span class="comment">                                                         When set, RX polarity inversion is specified from</span>
<a name="l04672"></a>04672 <span class="comment">                                                         RX_POLARITY_OVRRD_VAL, and mac_pcs_rxX_polarity is ignored. */</span>
<a name="l04673"></a>04673     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a0f714754d9d5a6a76eaea898339ce65d">rx_polarity_ovrrd_val</a>        : 1;  <span class="comment">/**&lt; Controls RX polarity inversion when RX_POLARITY_OVRRD_EN</span>
<a name="l04674"></a>04674 <span class="comment">                                                         is set. Inversion is performed in the SerDes interface receive</span>
<a name="l04675"></a>04675 <span class="comment">                                                         datapath. */</span>
<a name="l04676"></a>04676     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a654360cdaa77feb0a9021efb7f3432b9">reserved_8_2</a>                 : 7;
<a name="l04677"></a>04677     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a6fd5f537ac275cda48470301b5538c8f">mac_tx_fifo_rd_ptr_ival</a>      : 2;  <span class="comment">/**&lt; Initial value for MAC to PCS TX FIFO read pointer. */</span>
<a name="l04678"></a>04678 <span class="preprocessor">#else</span>
<a name="l04679"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a6fd5f537ac275cda48470301b5538c8f">04679</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a6fd5f537ac275cda48470301b5538c8f">mac_tx_fifo_rd_ptr_ival</a>      : 2;
<a name="l04680"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a654360cdaa77feb0a9021efb7f3432b9">04680</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a654360cdaa77feb0a9021efb7f3432b9">reserved_8_2</a>                 : 7;
<a name="l04681"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a0f714754d9d5a6a76eaea898339ce65d">04681</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#a0f714754d9d5a6a76eaea898339ce65d">rx_polarity_ovrrd_val</a>        : 1;
<a name="l04682"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#af956c234afda2953ec1555ddba148b96">04682</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#af956c234afda2953ec1555ddba148b96">rx_polarity_ovrrd_en</a>         : 1;
<a name="l04683"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#ac462d8cf498b9e15e283429d0117f99a">04683</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#ac462d8cf498b9e15e283429d0117f99a">tx_polarity</a>                  : 1;
<a name="l04684"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#aac601c6127a0975b543e4cae6b3c4214">04684</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#aac601c6127a0975b543e4cae6b3c4214">par_tx_init</a>                  : 1;
<a name="l04685"></a><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#afb2d3a133e85f35eaf21d8e625de1e05">04685</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html#afb2d3a133e85f35eaf21d8e625de1e05">reserved_13_63</a>               : 51;
<a name="l04686"></a>04686 <span class="preprocessor">#endif</span>
<a name="l04687"></a>04687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#ab224b32516a38af767509bbedfa465d9">cn73xx</a>;
<a name="l04688"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#ad5eec2eaade40be003101a82ca16633f">04688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html">cvmx_gserx_lanex_misc_cfg_1_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#ad5eec2eaade40be003101a82ca16633f">cn78xx</a>;
<a name="l04689"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a7e6db0f8352baad60c7bd9b3e097c7cd">04689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__s.html">cvmx_gserx_lanex_misc_cfg_1_s</a>  <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a7e6db0f8352baad60c7bd9b3e097c7cd">cn78xxp1</a>;
<a name="l04690"></a><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a92b927bfe4eafc22baf13b60cacc9715">04690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__misc__cfg__1_1_1cvmx__gserx__lanex__misc__cfg__1__cn73xx.html">cvmx_gserx_lanex_misc_cfg_1_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html#a92b927bfe4eafc22baf13b60cacc9715">cnf75xx</a>;
<a name="l04691"></a>04691 };
<a name="l04692"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5dd6e3921a258007afa33ff7938b1db1">04692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html" title="cvmx_gser::_lane::_misc_cfg_1">cvmx_gserx_lanex_misc_cfg_1</a> <a class="code" href="unioncvmx__gserx__lanex__misc__cfg__1.html" title="cvmx_gser::_lane::_misc_cfg_1">cvmx_gserx_lanex_misc_cfg_1_t</a>;
<a name="l04693"></a>04693 <span class="comment"></span>
<a name="l04694"></a>04694 <span class="comment">/**</span>
<a name="l04695"></a>04695 <span class="comment"> * cvmx_gser#_lane#_pcs_ctlifc_0</span>
<a name="l04696"></a>04696 <span class="comment"> *</span>
<a name="l04697"></a>04697 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04698"></a>04698 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04699"></a>04699 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04700"></a>04700 <span class="comment"> */</span>
<a name="l04701"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html">04701</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html" title="cvmx_gser::_lane::_pcs_ctlifc_0">cvmx_gserx_lanex_pcs_ctlifc_0</a> {
<a name="l04702"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9751e421a5cc2f447e8add6d23983b7d">04702</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9751e421a5cc2f447e8add6d23983b7d">u64</a>;
<a name="l04703"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">04703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">cvmx_gserx_lanex_pcs_ctlifc_0_s</a> {
<a name="l04704"></a>04704 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04705"></a>04705 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a20f3c171a7f30f51c3ed2a971219ee9d">reserved_14_63</a>               : 50;
<a name="l04706"></a>04706     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a33f076c0cee716a2b8163ee577313d56">cfg_tx_vboost_en_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Specifies TX VBOOST enable request when its override bit</span>
<a name="l04707"></a>04707 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_VBOOST_EN_OVRRD_EN]. */</span>
<a name="l04708"></a>04708     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a91bb9dd161aadfe24a1f61c730607153">cfg_tx_coeff_req_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Specifies TX coefficient request when its override bit</span>
<a name="l04709"></a>04709 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_COEFF_REQ_OVRRD_EN].</span>
<a name="l04710"></a>04710 <span class="comment">                                                         See GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ]. */</span>
<a name="l04711"></a>04711     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a865a624bc6f3158efc83af057216f207">cfg_rx_cdr_coast_req_ovrrd_val</a> : 1;<span class="comment">/**&lt; Specifies RX CDR coast request when its override bit</span>
<a name="l04712"></a>04712 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_COAST_REQ_OVRRD_EN]. */</span>
<a name="l04713"></a>04713     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adc0c1ded0084a3c34902c032e72f0218">cfg_tx_detrx_en_req_ovrrd_val</a> : 1; <span class="comment">/**&lt; Specifies TX detect RX request when its override bit</span>
<a name="l04714"></a>04714 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_DETRX_EN_REQ_OVRRD_EN]. */</span>
<a name="l04715"></a>04715     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a8306e6f14dbb0a146e33bc008cac132a">cfg_soft_reset_req_ovrrd_val</a> : 1;  <span class="comment">/**&lt; Specifies Soft reset request when its override bit</span>
<a name="l04716"></a>04716 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_SOFT_RESET_REQ_OVRRD_EN]. */</span>
<a name="l04717"></a>04717     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adcbf69e6de57a1813f5dbdac9ccd4db8">cfg_lane_pwr_off_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Specifies lane power off reset request when its override bit</span>
<a name="l04718"></a>04718 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_PWR_OFF_OVRRD_EN]. */</span>
<a name="l04719"></a>04719     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a484f452d13b1203d2c4388729c57823a">cfg_tx_mode_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Override PCS TX mode (data width) when its override bit</span>
<a name="l04720"></a>04720 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_MODE_OVRRD_EN].</span>
<a name="l04721"></a>04721 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l04722"></a>04722 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l04723"></a>04723 <span class="comment">                                                         0x2 = 16-bit raw data (for PCIe Gen3 8Gb only).</span>
<a name="l04724"></a>04724 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l04725"></a>04725     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a7f23468a0cf04f712a25de69151da5d3">cfg_tx_pstate_req_ovrrd_val</a>  : 2;  <span class="comment">/**&lt; Override TX pstate request when its override bit</span>
<a name="l04726"></a>04726 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_PSTATE_REQ_OVRRD_EN]. */</span>
<a name="l04727"></a>04727     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a4859da708ccd54dfa5115219b679aef0">cfg_lane_mode_req_ovrrd_val</a>  : 4;  <span class="comment">/**&lt; Override lane mode request when its override bit</span>
<a name="l04728"></a>04728 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_MODE_REQ_OVRRD_EN]. */</span>
<a name="l04729"></a>04729 <span class="preprocessor">#else</span>
<a name="l04730"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a4859da708ccd54dfa5115219b679aef0">04730</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a4859da708ccd54dfa5115219b679aef0">cfg_lane_mode_req_ovrrd_val</a>  : 4;
<a name="l04731"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a7f23468a0cf04f712a25de69151da5d3">04731</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a7f23468a0cf04f712a25de69151da5d3">cfg_tx_pstate_req_ovrrd_val</a>  : 2;
<a name="l04732"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a484f452d13b1203d2c4388729c57823a">04732</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a484f452d13b1203d2c4388729c57823a">cfg_tx_mode_ovrrd_val</a>        : 2;
<a name="l04733"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adcbf69e6de57a1813f5dbdac9ccd4db8">04733</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adcbf69e6de57a1813f5dbdac9ccd4db8">cfg_lane_pwr_off_ovrrd_val</a>   : 1;
<a name="l04734"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a8306e6f14dbb0a146e33bc008cac132a">04734</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a8306e6f14dbb0a146e33bc008cac132a">cfg_soft_reset_req_ovrrd_val</a> : 1;
<a name="l04735"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adc0c1ded0084a3c34902c032e72f0218">04735</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#adc0c1ded0084a3c34902c032e72f0218">cfg_tx_detrx_en_req_ovrrd_val</a> : 1;
<a name="l04736"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a865a624bc6f3158efc83af057216f207">04736</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a865a624bc6f3158efc83af057216f207">cfg_rx_cdr_coast_req_ovrrd_val</a> : 1;
<a name="l04737"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a91bb9dd161aadfe24a1f61c730607153">04737</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a91bb9dd161aadfe24a1f61c730607153">cfg_tx_coeff_req_ovrrd_val</a>   : 1;
<a name="l04738"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a33f076c0cee716a2b8163ee577313d56">04738</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a33f076c0cee716a2b8163ee577313d56">cfg_tx_vboost_en_ovrrd_val</a>   : 1;
<a name="l04739"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a20f3c171a7f30f51c3ed2a971219ee9d">04739</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html#a20f3c171a7f30f51c3ed2a971219ee9d">reserved_14_63</a>               : 50;
<a name="l04740"></a>04740 <span class="preprocessor">#endif</span>
<a name="l04741"></a>04741 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#aea5190ad902aa734c77b09f05eba6591">s</a>;
<a name="l04742"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9c787ca7ced99d9beef07055834301ee">04742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">cvmx_gserx_lanex_pcs_ctlifc_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9c787ca7ced99d9beef07055834301ee">cn73xx</a>;
<a name="l04743"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9d29a49005446d6a1a667a081e44604f">04743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">cvmx_gserx_lanex_pcs_ctlifc_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a9d29a49005446d6a1a667a081e44604f">cn78xx</a>;
<a name="l04744"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a46169fd0d629462e4172bef25acd2e0c">04744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">cvmx_gserx_lanex_pcs_ctlifc_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a46169fd0d629462e4172bef25acd2e0c">cn78xxp1</a>;
<a name="l04745"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a838775a987083907f6088a0d41ad0349">04745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__0_1_1cvmx__gserx__lanex__pcs__ctlifc__0__s.html">cvmx_gserx_lanex_pcs_ctlifc_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html#a838775a987083907f6088a0d41ad0349">cnf75xx</a>;
<a name="l04746"></a>04746 };
<a name="l04747"></a><a class="code" href="cvmx-gserx-defs_8h.html#ace7a960fde2b3758d2355088747fbb04">04747</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html" title="cvmx_gser::_lane::_pcs_ctlifc_0">cvmx_gserx_lanex_pcs_ctlifc_0</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__0.html" title="cvmx_gser::_lane::_pcs_ctlifc_0">cvmx_gserx_lanex_pcs_ctlifc_0_t</a>;
<a name="l04748"></a>04748 <span class="comment"></span>
<a name="l04749"></a>04749 <span class="comment">/**</span>
<a name="l04750"></a>04750 <span class="comment"> * cvmx_gser#_lane#_pcs_ctlifc_1</span>
<a name="l04751"></a>04751 <span class="comment"> *</span>
<a name="l04752"></a>04752 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04753"></a>04753 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04754"></a>04754 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04755"></a>04755 <span class="comment"> */</span>
<a name="l04756"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html">04756</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html" title="cvmx_gser::_lane::_pcs_ctlifc_1">cvmx_gserx_lanex_pcs_ctlifc_1</a> {
<a name="l04757"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a609a740dc5010b4b340ef0cfd82ca4ac">04757</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a609a740dc5010b4b340ef0cfd82ca4ac">u64</a>;
<a name="l04758"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html">04758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html">cvmx_gserx_lanex_pcs_ctlifc_1_s</a> {
<a name="l04759"></a>04759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04760"></a>04760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a78014ae693be17399f5d6f6b4e33f632">reserved_9_63</a>                : 55;
<a name="l04761"></a>04761     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#acaf939dfbba659b6f253b113f4a0cf67">cfg_rx_pstate_req_ovrrd_val</a>  : 2;  <span class="comment">/**&lt; Override RX pstate request when its override bit</span>
<a name="l04762"></a>04762 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_PSTATE_REQ_OVRRD_EN]. */</span>
<a name="l04763"></a>04763     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a669067234da4d1cdf1b2514b65ec7530">reserved_2_6</a>                 : 5;
<a name="l04764"></a>04764     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a2bd09b8c75a11670b83a4517931333f7">cfg_rx_mode_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Override PCS RX mode (data width) when its override bit</span>
<a name="l04765"></a>04765 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_MODE_OVRRD_EN].</span>
<a name="l04766"></a>04766 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l04767"></a>04767 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l04768"></a>04768 <span class="comment">                                                         0x2 = 16-bit raw data (not supported).</span>
<a name="l04769"></a>04769 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l04770"></a>04770 <span class="preprocessor">#else</span>
<a name="l04771"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a2bd09b8c75a11670b83a4517931333f7">04771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a2bd09b8c75a11670b83a4517931333f7">cfg_rx_mode_ovrrd_val</a>        : 2;
<a name="l04772"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a669067234da4d1cdf1b2514b65ec7530">04772</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a669067234da4d1cdf1b2514b65ec7530">reserved_2_6</a>                 : 5;
<a name="l04773"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#acaf939dfbba659b6f253b113f4a0cf67">04773</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#acaf939dfbba659b6f253b113f4a0cf67">cfg_rx_pstate_req_ovrrd_val</a>  : 2;
<a name="l04774"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a78014ae693be17399f5d6f6b4e33f632">04774</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html#a78014ae693be17399f5d6f6b4e33f632">reserved_9_63</a>                : 55;
<a name="l04775"></a>04775 <span class="preprocessor">#endif</span>
<a name="l04776"></a>04776 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#ae26ef6d37cd13d7747173cfd66b7350d">s</a>;
<a name="l04777"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html">04777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_1_cn73xx</a> {
<a name="l04778"></a>04778 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a557277dbd25880b0f9bad69a5925c88c">reserved_9_63</a>                : 55;
<a name="l04780"></a>04780     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a863dc27e8a8671d8495becaf9119c32d">cfg_rx_pstate_req_ovrrd_val</a>  : 2;  <span class="comment">/**&lt; Override RX pstate request when its override bit</span>
<a name="l04781"></a>04781 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_PSTATE_REQ_OVRRD_EN]. */</span>
<a name="l04782"></a>04782     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#aa1225b1a828d072dfea81d1f9aff170b">reserved_6_2</a>                 : 5;
<a name="l04783"></a>04783     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#af520580247255e110cb965baf7e40c35">cfg_rx_mode_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Override PCS RX mode (data width) when its override bit</span>
<a name="l04784"></a>04784 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_MODE_OVRRD_EN].</span>
<a name="l04785"></a>04785 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l04786"></a>04786 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l04787"></a>04787 <span class="comment">                                                         0x2 = 16-bit raw data (not supported).</span>
<a name="l04788"></a>04788 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l04789"></a>04789 <span class="preprocessor">#else</span>
<a name="l04790"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#af520580247255e110cb965baf7e40c35">04790</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#af520580247255e110cb965baf7e40c35">cfg_rx_mode_ovrrd_val</a>        : 2;
<a name="l04791"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#aa1225b1a828d072dfea81d1f9aff170b">04791</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#aa1225b1a828d072dfea81d1f9aff170b">reserved_6_2</a>                 : 5;
<a name="l04792"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a863dc27e8a8671d8495becaf9119c32d">04792</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a863dc27e8a8671d8495becaf9119c32d">cfg_rx_pstate_req_ovrrd_val</a>  : 2;
<a name="l04793"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a557277dbd25880b0f9bad69a5925c88c">04793</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html#a557277dbd25880b0f9bad69a5925c88c">reserved_9_63</a>                : 55;
<a name="l04794"></a>04794 <span class="preprocessor">#endif</span>
<a name="l04795"></a>04795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a092dda6e880d9304b69af1bea40f6f80">cn73xx</a>;
<a name="l04796"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a3e71f16d12ede1f773b1f882c2a32ebd">04796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_1_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a3e71f16d12ede1f773b1f882c2a32ebd">cn78xx</a>;
<a name="l04797"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#ac5464d6cd835db32723080fdd341dcd7">04797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__s.html">cvmx_gserx_lanex_pcs_ctlifc_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#ac5464d6cd835db32723080fdd341dcd7">cn78xxp1</a>;
<a name="l04798"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a8cee71454b861b5640d00012936d838b">04798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__1_1_1cvmx__gserx__lanex__pcs__ctlifc__1__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_1_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html#a8cee71454b861b5640d00012936d838b">cnf75xx</a>;
<a name="l04799"></a>04799 };
<a name="l04800"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8c811b73f943bd67abc02e77fbd42492">04800</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html" title="cvmx_gser::_lane::_pcs_ctlifc_1">cvmx_gserx_lanex_pcs_ctlifc_1</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__1.html" title="cvmx_gser::_lane::_pcs_ctlifc_1">cvmx_gserx_lanex_pcs_ctlifc_1_t</a>;
<a name="l04801"></a>04801 <span class="comment"></span>
<a name="l04802"></a>04802 <span class="comment">/**</span>
<a name="l04803"></a>04803 <span class="comment"> * cvmx_gser#_lane#_pcs_ctlifc_2</span>
<a name="l04804"></a>04804 <span class="comment"> *</span>
<a name="l04805"></a>04805 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04806"></a>04806 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04807"></a>04807 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04808"></a>04808 <span class="comment"> */</span>
<a name="l04809"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html">04809</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html" title="cvmx_gser::_lane::_pcs_ctlifc_2">cvmx_gserx_lanex_pcs_ctlifc_2</a> {
<a name="l04810"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#a3909f09af56c467376ceeadd408c0ef6">04810</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#a3909f09af56c467376ceeadd408c0ef6">u64</a>;
<a name="l04811"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html">04811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html">cvmx_gserx_lanex_pcs_ctlifc_2_s</a> {
<a name="l04812"></a>04812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04813"></a>04813 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1c35e235e6fe3b33c6016ee9f06e9f00">reserved_16_63</a>               : 48;
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a299c7b8d0bc118843017a47915e51f58">ctlifc_ovrrd_req</a>             : 1;  <span class="comment">/**&lt; Writing to set this bit initiates a state machine interface request</span>
<a name="l04815"></a>04815 <span class="comment">                                                         for GSER()_LANE()_PCS_CTLIFC_0 and GSER()_LANE()_PCS_CTLIFC_1</span>
<a name="l04816"></a>04816 <span class="comment">                                                         override values.</span>
<a name="l04817"></a>04817 <span class="comment">                                                         [CTLIFC_OVRRD_REQ] should be written with a one (with</span>
<a name="l04818"></a>04818 <span class="comment">                                                         [CFG_TX_COEFF_REQ_OVRRD_EN]=1 and</span>
<a name="l04819"></a>04819 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_0[CFG_TX_COEFF_REQ_OVRRD_VAL]=1) to initiate</span>
<a name="l04820"></a>04820 <span class="comment">                                                         a control interface configuration over-ride after manually programming</span>
<a name="l04821"></a>04821 <span class="comment">                                                         transmitter settings. See GSER()_LANE()_TX_PRE_EMPHASIS[CFG_TX_PREMPTAP]</span>
<a name="l04822"></a>04822 <span class="comment">                                                         and GSER()_LANE()_TX_CFG_0[CFG_TX_SWING]. */</span>
<a name="l04823"></a>04823     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#affa18e2fa27da322868fb11b8138f068">reserved_9_14</a>                : 6;
<a name="l04824"></a>04824     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a609ea7cb41bb4f078df78e8c96b5734f">cfg_tx_vboost_en_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_txX vboost_en signal with the value specified in</span>
<a name="l04825"></a>04825 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_VBOOST_EN_OVRRD_VAL]. */</span>
<a name="l04826"></a>04826     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1069bc81e4e03b559d78535fda408d72">cfg_tx_coeff_req_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_coeff_req signal with the value specified in</span>
<a name="l04827"></a>04827 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_0[CFG_TX_COEFF_REQ_OVRRD_VAL]. See</span>
<a name="l04828"></a>04828 <span class="comment">                                                         [CTLIFC_OVRRD_REQ]. */</span>
<a name="l04829"></a>04829     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a744259ac52328a6e58c78550643f13a8">cfg_rx_cdr_coast_req_ovrrd_en</a> : 1; <span class="comment">/**&lt; Override mac_pcs_rxX_cdr_coast signal with the value specified in</span>
<a name="l04830"></a>04830 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_COAST_REQ_OVRRD_VAL]. */</span>
<a name="l04831"></a>04831     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a7b7af05d2bb68e5696246d0139cf17d2">cfg_tx_detrx_en_req_ovrrd_en</a> : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_detrx_en signal with the value specified in</span>
<a name="l04832"></a>04832 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_DETRX_EN_REQ_OVRRD_VAL]. */</span>
<a name="l04833"></a>04833     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad5324c0bc724ba7338851ec920cc97ab">cfg_soft_reset_req_ovrrd_en</a>  : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_soft_rst signal with the value specified in</span>
<a name="l04834"></a>04834 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_SOFT_RESET_REQ_OVRRD_VAL]. */</span>
<a name="l04835"></a>04835     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ab6ec82852435b267affc9142a517b673">cfg_lane_pwr_off_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_pwr_off signal with the value specified in</span>
<a name="l04836"></a>04836 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_PWR_OFF_OVRRD_VAL]. */</span>
<a name="l04837"></a>04837     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad20bbdb5cc5819c9380b2420e6eab8b0">cfg_tx_pstate_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_pstate[1:0] signal with the value specified in</span>
<a name="l04838"></a>04838 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_PSTATE_REQ_OVRRD_VAL].</span>
<a name="l04839"></a>04839 <span class="comment">                                                         When using this field to change the TX power state, you must also set</span>
<a name="l04840"></a>04840 <span class="comment">                                                         the override enable bits for the lane_mode, soft_reset and lane_pwr_off</span>
<a name="l04841"></a>04841 <span class="comment">                                                         fields.  The corresponding orrd_val fields should be programmed so as</span>
<a name="l04842"></a>04842 <span class="comment">                                                         not to cause undesired changes. */</span>
<a name="l04843"></a>04843     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#aa13804091d92fdbea39b3a5a87e4adcd">cfg_rx_pstate_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_rxX_pstate[1:0] signal with the value specified in</span>
<a name="l04844"></a>04844 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_PSTATE_REQ_OVRRD_VAL].</span>
<a name="l04845"></a>04845 <span class="comment">                                                         When using this field to change the RX power state, you must also set</span>
<a name="l04846"></a>04846 <span class="comment">                                                         the override enable bits for the lane_mode, soft_reset and lane_pwr_off</span>
<a name="l04847"></a>04847 <span class="comment">                                                         fields.  The corresponding orrd_val fields should be programmed so as</span>
<a name="l04848"></a>04848 <span class="comment">                                                         not to cause undesired changes. */</span>
<a name="l04849"></a>04849     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#af909f837f4634c108b256077416ed860">cfg_lane_mode_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_mode[3:0] signal with the value specified in</span>
<a name="l04850"></a>04850 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_MODE_REQ_OVRRD_VAL]. */</span>
<a name="l04851"></a>04851 <span class="preprocessor">#else</span>
<a name="l04852"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#af909f837f4634c108b256077416ed860">04852</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#af909f837f4634c108b256077416ed860">cfg_lane_mode_req_ovrrd_en</a>   : 1;
<a name="l04853"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#aa13804091d92fdbea39b3a5a87e4adcd">04853</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#aa13804091d92fdbea39b3a5a87e4adcd">cfg_rx_pstate_req_ovrrd_en</a>   : 1;
<a name="l04854"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad20bbdb5cc5819c9380b2420e6eab8b0">04854</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad20bbdb5cc5819c9380b2420e6eab8b0">cfg_tx_pstate_req_ovrrd_en</a>   : 1;
<a name="l04855"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ab6ec82852435b267affc9142a517b673">04855</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ab6ec82852435b267affc9142a517b673">cfg_lane_pwr_off_ovrrd_en</a>    : 1;
<a name="l04856"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad5324c0bc724ba7338851ec920cc97ab">04856</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#ad5324c0bc724ba7338851ec920cc97ab">cfg_soft_reset_req_ovrrd_en</a>  : 1;
<a name="l04857"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a7b7af05d2bb68e5696246d0139cf17d2">04857</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a7b7af05d2bb68e5696246d0139cf17d2">cfg_tx_detrx_en_req_ovrrd_en</a> : 1;
<a name="l04858"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a744259ac52328a6e58c78550643f13a8">04858</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a744259ac52328a6e58c78550643f13a8">cfg_rx_cdr_coast_req_ovrrd_en</a> : 1;
<a name="l04859"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1069bc81e4e03b559d78535fda408d72">04859</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1069bc81e4e03b559d78535fda408d72">cfg_tx_coeff_req_ovrrd_en</a>    : 1;
<a name="l04860"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a609ea7cb41bb4f078df78e8c96b5734f">04860</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a609ea7cb41bb4f078df78e8c96b5734f">cfg_tx_vboost_en_ovrrd_en</a>    : 1;
<a name="l04861"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#affa18e2fa27da322868fb11b8138f068">04861</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#affa18e2fa27da322868fb11b8138f068">reserved_9_14</a>                : 6;
<a name="l04862"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a299c7b8d0bc118843017a47915e51f58">04862</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a299c7b8d0bc118843017a47915e51f58">ctlifc_ovrrd_req</a>             : 1;
<a name="l04863"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1c35e235e6fe3b33c6016ee9f06e9f00">04863</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html#a1c35e235e6fe3b33c6016ee9f06e9f00">reserved_16_63</a>               : 48;
<a name="l04864"></a>04864 <span class="preprocessor">#endif</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#af615f2f1265f94f3e773cdc0259ad69a">s</a>;
<a name="l04866"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html">04866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_2_cn73xx</a> {
<a name="l04867"></a>04867 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04868"></a>04868 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aa9f73fa7872511c2a3b7519252ecdde3">reserved_16_63</a>               : 48;
<a name="l04869"></a>04869     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#adcaae266e93a54c8dc78029825730ef7">ctlifc_ovrrd_req</a>             : 1;  <span class="comment">/**&lt; Writing to set this bit initiates a state machine interface request</span>
<a name="l04870"></a>04870 <span class="comment">                                                         for GSER()_LANE()_PCS_CTLIFC_0 and GSER()_LANE()_PCS_CTLIFC_1</span>
<a name="l04871"></a>04871 <span class="comment">                                                         override values.</span>
<a name="l04872"></a>04872 <span class="comment">                                                         [CTLIFC_OVRRD_REQ] should be written with a one (with</span>
<a name="l04873"></a>04873 <span class="comment">                                                         [CFG_TX_COEFF_REQ_OVRRD_EN]=1 and</span>
<a name="l04874"></a>04874 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_0[CFG_TX_COEFF_REQ_OVRRD_VAL]=1) to initiate</span>
<a name="l04875"></a>04875 <span class="comment">                                                         a control interface configuration over-ride after manually programming</span>
<a name="l04876"></a>04876 <span class="comment">                                                         transmitter settings. See GSER()_LANE()_TX_PRE_EMPHASIS[CFG_TX_PREMPTAP]</span>
<a name="l04877"></a>04877 <span class="comment">                                                         and GSER()_LANE()_TX_CFG_0[CFG_TX_SWING]. */</span>
<a name="l04878"></a>04878     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ae59b09afb1e7261fe558191f9a31fd19">reserved_14_9</a>                : 6;
<a name="l04879"></a>04879     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6d54d2bb2c77878e9df4b45fc8486533">cfg_tx_vboost_en_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_txX vboost_en signal with the value specified in</span>
<a name="l04880"></a>04880 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_VBOOST_EN_OVRRD_VAL]. */</span>
<a name="l04881"></a>04881     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ace99447d1faf7780d960102662b40680">cfg_tx_coeff_req_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_coeff_req signal with the value specified in</span>
<a name="l04882"></a>04882 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_0[CFG_TX_COEFF_REQ_OVRRD_VAL]. See</span>
<a name="l04883"></a>04883 <span class="comment">                                                         [CTLIFC_OVRRD_REQ]. */</span>
<a name="l04884"></a>04884     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a9e8f79246eabc26f1c8c09d36e30a398">cfg_rx_cdr_coast_req_ovrrd_en</a> : 1; <span class="comment">/**&lt; Override mac_pcs_rxX_cdr_coast signal with the value specified in</span>
<a name="l04885"></a>04885 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_COAST_REQ_OVRRD_VAL]. */</span>
<a name="l04886"></a>04886     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a5c0bb59f7789f0f2443af4f0f2356bd8">cfg_tx_detrx_en_req_ovrrd_en</a> : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_detrx_en signal with the value specified in</span>
<a name="l04887"></a>04887 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_DETRX_EN_REQ_OVRRD_VAL]. */</span>
<a name="l04888"></a>04888     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a4aa2314cce1ff6e618cf000d97ba3489">cfg_soft_reset_req_ovrrd_en</a>  : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_soft_rst signal with the value specified in</span>
<a name="l04889"></a>04889 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_SOFT_RESET_REQ_OVRRD_VAL]. */</span>
<a name="l04890"></a>04890     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6befa3c6cceba1e68f50a3eed53e0eb7">cfg_lane_pwr_off_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_pwr_off signal with the value specified in</span>
<a name="l04891"></a>04891 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_PWR_OFF_OVRRD_VAL]. */</span>
<a name="l04892"></a>04892     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aed9c199c91dd88fff17cfce92041ecaf">cfg_tx_pstate_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_pstate[1:0] signal with the value specified in</span>
<a name="l04893"></a>04893 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_TX_PSTATE_REQ_OVRRD_VAL].</span>
<a name="l04894"></a>04894 <span class="comment">                                                         When using this field to change the TX power state, you must also set</span>
<a name="l04895"></a>04895 <span class="comment">                                                         the override enable bits for the lane_mode, soft_reset and lane_pwr_off</span>
<a name="l04896"></a>04896 <span class="comment">                                                         fields.  The corresponding orrd_val fields should be programmed so as</span>
<a name="l04897"></a>04897 <span class="comment">                                                         not to cause undesired changes. */</span>
<a name="l04898"></a>04898     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a503a89e21835fdb8bdeca84e1986e10c">cfg_rx_pstate_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_rxX_pstate[1:0] signal with the value specified in</span>
<a name="l04899"></a>04899 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CFG_RX_PSTATE_REQ_OVRRD_VAL].</span>
<a name="l04900"></a>04900 <span class="comment">                                                         When using this field to change the RX power state, you must also set</span>
<a name="l04901"></a>04901 <span class="comment">                                                         the override enable bits for the lane_mode, soft_reset and lane_pwr_off</span>
<a name="l04902"></a>04902 <span class="comment">                                                         fields.  The corresponding orrd_val fields should be programmed so as</span>
<a name="l04903"></a>04903 <span class="comment">                                                         not to cause undesired changes. */</span>
<a name="l04904"></a>04904     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ac8cce3061b93053bd4ad42160db508eb">cfg_lane_mode_req_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override mac_pcs_laneX_mode[3:0] signal with the value specified in</span>
<a name="l04905"></a>04905 <span class="comment">                                                         is asserted GSER()_LANE()_PCS_CTLIFC_2[CFG_LANE_MODE_REQ_OVRRD_VAL]. */</span>
<a name="l04906"></a>04906 <span class="preprocessor">#else</span>
<a name="l04907"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ac8cce3061b93053bd4ad42160db508eb">04907</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ac8cce3061b93053bd4ad42160db508eb">cfg_lane_mode_req_ovrrd_en</a>   : 1;
<a name="l04908"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a503a89e21835fdb8bdeca84e1986e10c">04908</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a503a89e21835fdb8bdeca84e1986e10c">cfg_rx_pstate_req_ovrrd_en</a>   : 1;
<a name="l04909"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aed9c199c91dd88fff17cfce92041ecaf">04909</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aed9c199c91dd88fff17cfce92041ecaf">cfg_tx_pstate_req_ovrrd_en</a>   : 1;
<a name="l04910"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6befa3c6cceba1e68f50a3eed53e0eb7">04910</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6befa3c6cceba1e68f50a3eed53e0eb7">cfg_lane_pwr_off_ovrrd_en</a>    : 1;
<a name="l04911"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a4aa2314cce1ff6e618cf000d97ba3489">04911</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a4aa2314cce1ff6e618cf000d97ba3489">cfg_soft_reset_req_ovrrd_en</a>  : 1;
<a name="l04912"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a5c0bb59f7789f0f2443af4f0f2356bd8">04912</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a5c0bb59f7789f0f2443af4f0f2356bd8">cfg_tx_detrx_en_req_ovrrd_en</a> : 1;
<a name="l04913"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a9e8f79246eabc26f1c8c09d36e30a398">04913</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a9e8f79246eabc26f1c8c09d36e30a398">cfg_rx_cdr_coast_req_ovrrd_en</a> : 1;
<a name="l04914"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ace99447d1faf7780d960102662b40680">04914</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ace99447d1faf7780d960102662b40680">cfg_tx_coeff_req_ovrrd_en</a>    : 1;
<a name="l04915"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6d54d2bb2c77878e9df4b45fc8486533">04915</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#a6d54d2bb2c77878e9df4b45fc8486533">cfg_tx_vboost_en_ovrrd_en</a>    : 1;
<a name="l04916"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ae59b09afb1e7261fe558191f9a31fd19">04916</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#ae59b09afb1e7261fe558191f9a31fd19">reserved_14_9</a>                : 6;
<a name="l04917"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#adcaae266e93a54c8dc78029825730ef7">04917</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#adcaae266e93a54c8dc78029825730ef7">ctlifc_ovrrd_req</a>             : 1;
<a name="l04918"></a><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aa9f73fa7872511c2a3b7519252ecdde3">04918</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html#aa9f73fa7872511c2a3b7519252ecdde3">reserved_16_63</a>               : 48;
<a name="l04919"></a>04919 <span class="preprocessor">#endif</span>
<a name="l04920"></a>04920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#a140fff298cba2b85cf80037bab9f947d">cn73xx</a>;
<a name="l04921"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#abc9da99a260b7b4555d03fbbe83d9c6a">04921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_2_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#abc9da99a260b7b4555d03fbbe83d9c6a">cn78xx</a>;
<a name="l04922"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#af631043ee06875a3a74641bac06f8490">04922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__s.html">cvmx_gserx_lanex_pcs_ctlifc_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#af631043ee06875a3a74641bac06f8490">cn78xxp1</a>;
<a name="l04923"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#ad5adb13a360ec4aed802c30b4d0a3072">04923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__ctlifc__2_1_1cvmx__gserx__lanex__pcs__ctlifc__2__cn73xx.html">cvmx_gserx_lanex_pcs_ctlifc_2_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html#ad5adb13a360ec4aed802c30b4d0a3072">cnf75xx</a>;
<a name="l04924"></a>04924 };
<a name="l04925"></a><a class="code" href="cvmx-gserx-defs_8h.html#af23f8195bfd1c91b2176154d6ae61277">04925</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html" title="cvmx_gser::_lane::_pcs_ctlifc_2">cvmx_gserx_lanex_pcs_ctlifc_2</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__ctlifc__2.html" title="cvmx_gser::_lane::_pcs_ctlifc_2">cvmx_gserx_lanex_pcs_ctlifc_2_t</a>;
<a name="l04926"></a>04926 <span class="comment"></span>
<a name="l04927"></a>04927 <span class="comment">/**</span>
<a name="l04928"></a>04928 <span class="comment"> * cvmx_gser#_lane#_pcs_macifc_mon_0</span>
<a name="l04929"></a>04929 <span class="comment"> *</span>
<a name="l04930"></a>04930 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04931"></a>04931 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04932"></a>04932 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04933"></a>04933 <span class="comment"> */</span>
<a name="l04934"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html">04934</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html" title="cvmx_gser::_lane::_pcs_macifc_mon_0">cvmx_gserx_lanex_pcs_macifc_mon_0</a> {
<a name="l04935"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#adcecd10a52cc83d19f73e46b740f34a1">04935</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#adcecd10a52cc83d19f73e46b740f34a1">u64</a>;
<a name="l04936"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">04936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">cvmx_gserx_lanex_pcs_macifc_mon_0_s</a> {
<a name="l04937"></a>04937 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04938"></a>04938 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a74e1f84559e6eb633fd0d7ed672a2b67">reserved_16_63</a>               : 48;
<a name="l04939"></a>04939     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0097ff9717b1bb444a65ea8cdc5dcb80">mac_pcs_tx_pstate</a>            : 2;  <span class="comment">/**&lt; Current state of the MAC to PCS TX power state&lt;2:0&gt; input. */</span>
<a name="l04940"></a>04940     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a19b74c4a52f3f7d29c4c0009462f48bf">mac_pcs_rx_pstate</a>            : 2;  <span class="comment">/**&lt; Current state of the MAC to PCS RX power state&lt;2:0&gt; input. */</span>
<a name="l04941"></a>04941     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a7171fbc1c0b7ad86e0f83769028670fe">mac_pcs_lane_pwr_off</a>         : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS lane power off input. */</span>
<a name="l04942"></a>04942     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a1a26d57f646b0f71814e1a2e47efcd6b">reserved_10_10</a>               : 1;
<a name="l04943"></a>04943     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a4936f8e0557f71788eeb2f94ec3f241b">mac_pcs_lane_soft_reset</a>      : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS soft reset input. */</span>
<a name="l04944"></a>04944     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a580ea33d0bd43130bb6a990224bbac14">mac_pcs_lane_loopbk_en</a>       : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS lane loopback enable input. */</span>
<a name="l04945"></a>04945     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0acb604373015a037eac6b44edf35f0c">mac_pcs_rx_eie_det_en</a>        : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS receiver electrical idle exit</span>
<a name="l04946"></a>04946 <span class="comment">                                                         detect enable input. */</span>
<a name="l04947"></a>04947     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac5ce5995ffaba810a3d1bafb112b2f80">mac_pcs_rx_cdr_coast</a>         : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS lane receiver CDR coast input. */</span>
<a name="l04948"></a>04948     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a3499ad1e3f5d1102388a199667380181">mac_pcs_tx_detrx_en</a>          : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS transmitter receiver detect</span>
<a name="l04949"></a>04949 <span class="comment">                                                         enable input. */</span>
<a name="l04950"></a>04950     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a18ad82e798df0e56e8e1e4638bce5541">mac_pcs_rx_eq_eval</a>           : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS receiver equalizer evaluation</span>
<a name="l04951"></a>04951 <span class="comment">                                                         request input. */</span>
<a name="l04952"></a>04952     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac2f7d51572e9289e1688330408897ae3">mac_pcs_lane_mode</a>            : 4;  <span class="comment">/**&lt; Current state of the MAC to PCS lane mode input. */</span>
<a name="l04953"></a>04953 <span class="preprocessor">#else</span>
<a name="l04954"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac2f7d51572e9289e1688330408897ae3">04954</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac2f7d51572e9289e1688330408897ae3">mac_pcs_lane_mode</a>            : 4;
<a name="l04955"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a18ad82e798df0e56e8e1e4638bce5541">04955</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a18ad82e798df0e56e8e1e4638bce5541">mac_pcs_rx_eq_eval</a>           : 1;
<a name="l04956"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a3499ad1e3f5d1102388a199667380181">04956</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a3499ad1e3f5d1102388a199667380181">mac_pcs_tx_detrx_en</a>          : 1;
<a name="l04957"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac5ce5995ffaba810a3d1bafb112b2f80">04957</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#ac5ce5995ffaba810a3d1bafb112b2f80">mac_pcs_rx_cdr_coast</a>         : 1;
<a name="l04958"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0acb604373015a037eac6b44edf35f0c">04958</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0acb604373015a037eac6b44edf35f0c">mac_pcs_rx_eie_det_en</a>        : 1;
<a name="l04959"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a580ea33d0bd43130bb6a990224bbac14">04959</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a580ea33d0bd43130bb6a990224bbac14">mac_pcs_lane_loopbk_en</a>       : 1;
<a name="l04960"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a4936f8e0557f71788eeb2f94ec3f241b">04960</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a4936f8e0557f71788eeb2f94ec3f241b">mac_pcs_lane_soft_reset</a>      : 1;
<a name="l04961"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a1a26d57f646b0f71814e1a2e47efcd6b">04961</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a1a26d57f646b0f71814e1a2e47efcd6b">reserved_10_10</a>               : 1;
<a name="l04962"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a7171fbc1c0b7ad86e0f83769028670fe">04962</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a7171fbc1c0b7ad86e0f83769028670fe">mac_pcs_lane_pwr_off</a>         : 1;
<a name="l04963"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a19b74c4a52f3f7d29c4c0009462f48bf">04963</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a19b74c4a52f3f7d29c4c0009462f48bf">mac_pcs_rx_pstate</a>            : 2;
<a name="l04964"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0097ff9717b1bb444a65ea8cdc5dcb80">04964</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a0097ff9717b1bb444a65ea8cdc5dcb80">mac_pcs_tx_pstate</a>            : 2;
<a name="l04965"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a74e1f84559e6eb633fd0d7ed672a2b67">04965</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html#a74e1f84559e6eb633fd0d7ed672a2b67">reserved_16_63</a>               : 48;
<a name="l04966"></a>04966 <span class="preprocessor">#endif</span>
<a name="l04967"></a>04967 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#aeebf25a297ee04613b9ad79978289e40">s</a>;
<a name="l04968"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a4237ddfdeec5c176aeb41591587581ca">04968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">cvmx_gserx_lanex_pcs_macifc_mon_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a4237ddfdeec5c176aeb41591587581ca">cn73xx</a>;
<a name="l04969"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a1556147d3a7f56c3254d8b64d678a8ec">04969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">cvmx_gserx_lanex_pcs_macifc_mon_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a1556147d3a7f56c3254d8b64d678a8ec">cn78xx</a>;
<a name="l04970"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#aa21fc2ee53b09ac1243fb822d6e95709">04970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">cvmx_gserx_lanex_pcs_macifc_mon_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#aa21fc2ee53b09ac1243fb822d6e95709">cn78xxp1</a>;
<a name="l04971"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a0099ed7aaae2ffa44c81da90c874da37">04971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__0_1_1cvmx__gserx__lanex__pcs__macifc__mon__0__s.html">cvmx_gserx_lanex_pcs_macifc_mon_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html#a0099ed7aaae2ffa44c81da90c874da37">cnf75xx</a>;
<a name="l04972"></a>04972 };
<a name="l04973"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac397e15a701094e63330e11061062757">04973</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html" title="cvmx_gser::_lane::_pcs_macifc_mon_0">cvmx_gserx_lanex_pcs_macifc_mon_0</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__0.html" title="cvmx_gser::_lane::_pcs_macifc_mon_0">cvmx_gserx_lanex_pcs_macifc_mon_0_t</a>;
<a name="l04974"></a>04974 <span class="comment"></span>
<a name="l04975"></a>04975 <span class="comment">/**</span>
<a name="l04976"></a>04976 <span class="comment"> * cvmx_gser#_lane#_pcs_macifc_mon_2</span>
<a name="l04977"></a>04977 <span class="comment"> *</span>
<a name="l04978"></a>04978 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l04979"></a>04979 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l04980"></a>04980 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l04981"></a>04981 <span class="comment"> */</span>
<a name="l04982"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html">04982</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html" title="cvmx_gser::_lane::_pcs_macifc_mon_2">cvmx_gserx_lanex_pcs_macifc_mon_2</a> {
<a name="l04983"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a26907ce614d43635a5d22e38b3010b38">04983</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a26907ce614d43635a5d22e38b3010b38">u64</a>;
<a name="l04984"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">04984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">cvmx_gserx_lanex_pcs_macifc_mon_2_s</a> {
<a name="l04985"></a>04985 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04986"></a>04986 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a13a1d4f4a8b2c19c38099b129205fd2b">reserved_16_63</a>               : 48;
<a name="l04987"></a>04987     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab6b46ab1053c0f16c64efa541302161d">tx_coeff_req</a>                 : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS TX coefficient request input. */</span>
<a name="l04988"></a>04988     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ac7238ad374eb04d872e7eec497b42a9f">tx_vboost_en</a>                 : 1;  <span class="comment">/**&lt; Current state of the MAC to PCS TX Vboost enable input. */</span>
<a name="l04989"></a>04989     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a54b8d0d590506b24336ff23a81e31401">tx_swing</a>                     : 5;  <span class="comment">/**&lt; Current state of the MAC to PCS TX equalizer swing&lt;4:0&gt; input. */</span>
<a name="l04990"></a>04990     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab32fdd5662ab964d9a04c7ee7a023dea">tx_pre</a>                       : 4;  <span class="comment">/**&lt; Current state of the MAC to PCS TX equalizer pre emphasis&lt;3:0&gt; input. */</span>
<a name="l04991"></a>04991     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a8f00061ea80c208ebfa3ba6aa7daba2b">tx_post</a>                      : 5;  <span class="comment">/**&lt; Current state of the MAC to PCS TX equalizer post emphasis&lt;4:0&gt; input. */</span>
<a name="l04992"></a>04992 <span class="preprocessor">#else</span>
<a name="l04993"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a8f00061ea80c208ebfa3ba6aa7daba2b">04993</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a8f00061ea80c208ebfa3ba6aa7daba2b">tx_post</a>                      : 5;
<a name="l04994"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab32fdd5662ab964d9a04c7ee7a023dea">04994</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab32fdd5662ab964d9a04c7ee7a023dea">tx_pre</a>                       : 4;
<a name="l04995"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a54b8d0d590506b24336ff23a81e31401">04995</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a54b8d0d590506b24336ff23a81e31401">tx_swing</a>                     : 5;
<a name="l04996"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ac7238ad374eb04d872e7eec497b42a9f">04996</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ac7238ad374eb04d872e7eec497b42a9f">tx_vboost_en</a>                 : 1;
<a name="l04997"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab6b46ab1053c0f16c64efa541302161d">04997</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#ab6b46ab1053c0f16c64efa541302161d">tx_coeff_req</a>                 : 1;
<a name="l04998"></a><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a13a1d4f4a8b2c19c38099b129205fd2b">04998</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html#a13a1d4f4a8b2c19c38099b129205fd2b">reserved_16_63</a>               : 48;
<a name="l04999"></a>04999 <span class="preprocessor">#endif</span>
<a name="l05000"></a>05000 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a3a18f0d9f8577c1ce4aadc247a888b06">s</a>;
<a name="l05001"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#aee3cc254aa96d198c6c0037bfe5d02a7">05001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">cvmx_gserx_lanex_pcs_macifc_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#aee3cc254aa96d198c6c0037bfe5d02a7">cn73xx</a>;
<a name="l05002"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a85bbac9e13a23ff8315cf2a1cc3f633a">05002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">cvmx_gserx_lanex_pcs_macifc_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a85bbac9e13a23ff8315cf2a1cc3f633a">cn78xx</a>;
<a name="l05003"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a0f6bebc43ef739f1c725688b98478870">05003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">cvmx_gserx_lanex_pcs_macifc_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a0f6bebc43ef739f1c725688b98478870">cn78xxp1</a>;
<a name="l05004"></a><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a42f7d9d0f51297e2d7f1fb86131a98f9">05004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pcs__macifc__mon__2_1_1cvmx__gserx__lanex__pcs__macifc__mon__2__s.html">cvmx_gserx_lanex_pcs_macifc_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html#a42f7d9d0f51297e2d7f1fb86131a98f9">cnf75xx</a>;
<a name="l05005"></a>05005 };
<a name="l05006"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9699066157c93b3cefaf21090d394fcb">05006</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html" title="cvmx_gser::_lane::_pcs_macifc_mon_2">cvmx_gserx_lanex_pcs_macifc_mon_2</a> <a class="code" href="unioncvmx__gserx__lanex__pcs__macifc__mon__2.html" title="cvmx_gser::_lane::_pcs_macifc_mon_2">cvmx_gserx_lanex_pcs_macifc_mon_2_t</a>;
<a name="l05007"></a>05007 <span class="comment"></span>
<a name="l05008"></a>05008 <span class="comment">/**</span>
<a name="l05009"></a>05009 <span class="comment"> * cvmx_gser#_lane#_pma_loopback_ctrl</span>
<a name="l05010"></a>05010 <span class="comment"> *</span>
<a name="l05011"></a>05011 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05012"></a>05012 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05013"></a>05013 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05014"></a>05014 <span class="comment"> */</span>
<a name="l05015"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html">05015</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html" title="cvmx_gser::_lane::_pma_loopback_ctrl">cvmx_gserx_lanex_pma_loopback_ctrl</a> {
<a name="l05016"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a45dfb28a47b3a584db415c5c274db3cf">05016</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a45dfb28a47b3a584db415c5c274db3cf">u64</a>;
<a name="l05017"></a><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">05017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">cvmx_gserx_lanex_pma_loopback_ctrl_s</a> {
<a name="l05018"></a>05018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a20ffe01b8bfbdb1399c14601fb92699c">reserved_2_63</a>                : 62;
<a name="l05020"></a>05020     uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#acdf790f8cad98d50a5cc3049baed55ae">cfg_ln_lpbk_mode_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Enable override mac_pcs_loopbk_mode[3:0] with value of FG_LN_LPBK_MODE. */</span>
<a name="l05021"></a>05021     uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a9902b9b2cf0e81ec5ff718c10e5419a6">cfg_ln_lpbk_mode</a>             : 1;  <span class="comment">/**&lt; Override value when CFG_LN_LPBK_MODE_OVRRD_EN is set. */</span>
<a name="l05022"></a>05022 <span class="preprocessor">#else</span>
<a name="l05023"></a><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a9902b9b2cf0e81ec5ff718c10e5419a6">05023</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a9902b9b2cf0e81ec5ff718c10e5419a6">cfg_ln_lpbk_mode</a>             : 1;
<a name="l05024"></a><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#acdf790f8cad98d50a5cc3049baed55ae">05024</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#acdf790f8cad98d50a5cc3049baed55ae">cfg_ln_lpbk_mode_ovrrd_en</a>    : 1;
<a name="l05025"></a><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a20ffe01b8bfbdb1399c14601fb92699c">05025</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html#a20ffe01b8bfbdb1399c14601fb92699c">reserved_2_63</a>                : 62;
<a name="l05026"></a>05026 <span class="preprocessor">#endif</span>
<a name="l05027"></a>05027 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a3f7a3111485f7601406fd356a146cc2a">s</a>;
<a name="l05028"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#afda83d3e2d2c985a877a96b81a3a37d9">05028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">cvmx_gserx_lanex_pma_loopback_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#afda83d3e2d2c985a877a96b81a3a37d9">cn73xx</a>;
<a name="l05029"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#ab04e2742e96af4b6dd82e0868272cfea">05029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">cvmx_gserx_lanex_pma_loopback_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#ab04e2742e96af4b6dd82e0868272cfea">cn78xx</a>;
<a name="l05030"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a9ca7439c780eea1896e5c322725ddab4">05030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">cvmx_gserx_lanex_pma_loopback_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a9ca7439c780eea1896e5c322725ddab4">cn78xxp1</a>;
<a name="l05031"></a><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a659cbde58acd5ed80b4b940fd8242138">05031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pma__loopback__ctrl_1_1cvmx__gserx__lanex__pma__loopback__ctrl__s.html">cvmx_gserx_lanex_pma_loopback_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html#a659cbde58acd5ed80b4b940fd8242138">cnf75xx</a>;
<a name="l05032"></a>05032 };
<a name="l05033"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1082e0ed3d1a41ab29f64ecd1bc0fb29">05033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html" title="cvmx_gser::_lane::_pma_loopback_ctrl">cvmx_gserx_lanex_pma_loopback_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__pma__loopback__ctrl.html" title="cvmx_gser::_lane::_pma_loopback_ctrl">cvmx_gserx_lanex_pma_loopback_ctrl_t</a>;
<a name="l05034"></a>05034 <span class="comment"></span>
<a name="l05035"></a>05035 <span class="comment">/**</span>
<a name="l05036"></a>05036 <span class="comment"> * cvmx_gser#_lane#_pwr_ctrl</span>
<a name="l05037"></a>05037 <span class="comment"> *</span>
<a name="l05038"></a>05038 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05039"></a>05039 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05040"></a>05040 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05041"></a>05041 <span class="comment"> */</span>
<a name="l05042"></a><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html">05042</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html" title="cvmx_gser::_lane::_pwr_ctrl">cvmx_gserx_lanex_pwr_ctrl</a> {
<a name="l05043"></a><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ae3ff67b93ce1e2d57994a77249aa36cb">05043</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ae3ff67b93ce1e2d57994a77249aa36cb">u64</a>;
<a name="l05044"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html">05044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html">cvmx_gserx_lanex_pwr_ctrl_s</a> {
<a name="l05045"></a>05045 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a40e800603f1390bec985829148732989">reserved_15_63</a>               : 49;
<a name="l05047"></a>05047     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad8674ed2acd0f13132b89542a2b39561">tx_sds_fifo_reset_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; When asserted, TX_SDS_FIFO_RESET_OVRRD_VAL is used to specify the value of the reset</span>
<a name="l05048"></a>05048 <span class="comment">                                                         signal for the TX FIFO supplying data to the SerDes p2s interface. */</span>
<a name="l05049"></a>05049     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a500cc86c2817a36731038b1625abf8af">tx_sds_fifo_reset_ovrrd_val</a>  : 1;  <span class="comment">/**&lt; When asserted, TX_SDS_FIFO_RESET_OVRRD_EN is asserted, this field is</span>
<a name="l05050"></a>05050 <span class="comment">                                                         used to specify the value of the reset</span>
<a name="l05051"></a>05051 <span class="comment">                                                         signal for the TX FIFO supplying data to the SerDes p2s interface. */</span>
<a name="l05052"></a>05052     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#af0a87e5e0ea88ecd42e1fdad0b1d4523">tx_pcs_reset_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; When TX_PCS_RESET_OVRRD_EN is</span>
<a name="l05053"></a>05053 <span class="comment">                                                         asserted, this field is used to specify the value of</span>
<a name="l05054"></a>05054 <span class="comment">                                                         the reset signal for PCS TX logic. */</span>
<a name="l05055"></a>05055     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a00321553e3c1d24ea457ccb16e936b4b">rx_pcs_reset_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; When RX_PCS_RESET_OVRRD_EN is</span>
<a name="l05056"></a>05056 <span class="comment">                                                         asserted, this field is used to specify the value of</span>
<a name="l05057"></a>05057 <span class="comment">                                                         the reset signal for PCS RX logic. */</span>
<a name="l05058"></a>05058     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a4541523a9d24a4bf3c33dd86120b6434">reserved_9_10</a>                : 2;
<a name="l05059"></a>05059     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a80bb6655850a02174bb91e2424f5c2b4">rx_resetn_ovrrd_en</a>           : 1;  <span class="comment">/**&lt; Override RX power state machine rx_resetn</span>
<a name="l05060"></a>05060 <span class="comment">                                                         control signal.  When set, the rx_resetn control signal is taken</span>
<a name="l05061"></a>05061 <span class="comment">                                                         from the GSER()_LANE()_RX_CFG_0[RX_RESETN_OVRRD_VAL]</span>
<a name="l05062"></a>05062 <span class="comment">                                                         control bit. */</span>
<a name="l05063"></a>05063     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a8447810ba77193a7ff0b9cf4c47e6c08">rx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; Override RX power state machine reset control</span>
<a name="l05064"></a>05064 <span class="comment">                                                         signal. When set, reset control signals are specified in</span>
<a name="l05065"></a>05065 <span class="comment">                                                         [RX_PCS_RESET_OVRRD_VAL]. */</span>
<a name="l05066"></a>05066     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6f93fec3773f81f9e93b3bdcc33c215e">rx_lctrl_ovrrd_en</a>            : 1;  <span class="comment">/**&lt; Override RX power state machine loop control</span>
<a name="l05067"></a>05067 <span class="comment">                                                         signals.  When set, the loop control settings are</span>
<a name="l05068"></a>05068 <span class="comment">                                                         specified in the GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL] field. */</span>
<a name="l05069"></a>05069     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a9d55bb499293768dad3c36e82559ff68">rx_lctrl_ovrrd_val</a>           : 1;  <span class="comment">/**&lt; Override RX power state machine power down</span>
<a name="l05070"></a>05070 <span class="comment">                                                         control signal. When set, the power down control signal is</span>
<a name="l05071"></a>05071 <span class="comment">                                                         specified by GSER()_LANE()_RX_CFG_1[RX_CHPD_OVRRD_VAL]. */</span>
<a name="l05072"></a>05072     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6661ae55f462583aacaac7650e293f03">tx_tristate_en_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override TX power state machine TX tristate</span>
<a name="l05073"></a>05073 <span class="comment">                                                         control signal. When set, TX tristate control signal is specified</span>
<a name="l05074"></a>05074 <span class="comment">                                                         in GSER()_LANE()_TX_CFG_0[TX_TRISTATE_EN_OVRRD_VAL]. */</span>
<a name="l05075"></a>05075     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#abda3b805c91a43d34e5efdb4e405cde0">tx_pcs_reset_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override TX power state machine reset control</span>
<a name="l05076"></a>05076 <span class="comment">                                                         signal. When set, reset control signals is specified in</span>
<a name="l05077"></a>05077 <span class="comment">                                                         [TX_PCS_RESET_OVRRD_VAL]. */</span>
<a name="l05078"></a>05078     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a65cfa5045f7a2c48bf4c090e6cb7f56a">tx_elec_idle_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_elec_idle signal</span>
<a name="l05079"></a>05079 <span class="comment">                                                         When set, TX electrical idle is controlled from</span>
<a name="l05080"></a>05080 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_ELEC_IDLE_OVRRD_VAL]</span>
<a name="l05081"></a>05081 <span class="comment">                                                         mac_pcs_txX_elec_idle signal is ignored. */</span>
<a name="l05082"></a>05082     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#aaa6e24fcd0b168f8e29ccb8ce4661e10">tx_pd_ovrrd_en</a>               : 1;  <span class="comment">/**&lt; Override TX power state machine TX lane</span>
<a name="l05083"></a>05083 <span class="comment">                                                         power-down control signal</span>
<a name="l05084"></a>05084 <span class="comment">                                                         When set, TX lane power down is controlled by</span>
<a name="l05085"></a>05085 <span class="comment">                                                         GSER()_LANE()_TX_CFG_0[TX_CHPD_OVRRD_VAL]. */</span>
<a name="l05086"></a>05086     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad3523cf6d881359be71bfebf9d27c0cf">tx_p2s_resetn_ovrrd_en</a>       : 1;  <span class="comment">/**&lt; Override TX power state machine TX reset</span>
<a name="l05087"></a>05087 <span class="comment">                                                         control signal</span>
<a name="l05088"></a>05088 <span class="comment">                                                         When set, TX reset is controlled by</span>
<a name="l05089"></a>05089 <span class="comment">                                                         GSER()_LANE()_TX_CFG_0[TX_RESETN_OVRRD_VAL]. */</span>
<a name="l05090"></a>05090 <span class="preprocessor">#else</span>
<a name="l05091"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad3523cf6d881359be71bfebf9d27c0cf">05091</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad3523cf6d881359be71bfebf9d27c0cf">tx_p2s_resetn_ovrrd_en</a>       : 1;
<a name="l05092"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#aaa6e24fcd0b168f8e29ccb8ce4661e10">05092</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#aaa6e24fcd0b168f8e29ccb8ce4661e10">tx_pd_ovrrd_en</a>               : 1;
<a name="l05093"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a65cfa5045f7a2c48bf4c090e6cb7f56a">05093</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a65cfa5045f7a2c48bf4c090e6cb7f56a">tx_elec_idle_ovrrd_en</a>        : 1;
<a name="l05094"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#abda3b805c91a43d34e5efdb4e405cde0">05094</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#abda3b805c91a43d34e5efdb4e405cde0">tx_pcs_reset_ovrrd_en</a>        : 1;
<a name="l05095"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6661ae55f462583aacaac7650e293f03">05095</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6661ae55f462583aacaac7650e293f03">tx_tristate_en_ovrrd_en</a>      : 1;
<a name="l05096"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a9d55bb499293768dad3c36e82559ff68">05096</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a9d55bb499293768dad3c36e82559ff68">rx_lctrl_ovrrd_val</a>           : 1;
<a name="l05097"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6f93fec3773f81f9e93b3bdcc33c215e">05097</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a6f93fec3773f81f9e93b3bdcc33c215e">rx_lctrl_ovrrd_en</a>            : 1;
<a name="l05098"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a8447810ba77193a7ff0b9cf4c47e6c08">05098</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a8447810ba77193a7ff0b9cf4c47e6c08">rx_resetn_ovrrd_val</a>          : 1;
<a name="l05099"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a80bb6655850a02174bb91e2424f5c2b4">05099</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a80bb6655850a02174bb91e2424f5c2b4">rx_resetn_ovrrd_en</a>           : 1;
<a name="l05100"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a4541523a9d24a4bf3c33dd86120b6434">05100</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a4541523a9d24a4bf3c33dd86120b6434">reserved_9_10</a>                : 2;
<a name="l05101"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a00321553e3c1d24ea457ccb16e936b4b">05101</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a00321553e3c1d24ea457ccb16e936b4b">rx_pcs_reset_ovrrd_val</a>       : 1;
<a name="l05102"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#af0a87e5e0ea88ecd42e1fdad0b1d4523">05102</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#af0a87e5e0ea88ecd42e1fdad0b1d4523">tx_pcs_reset_ovrrd_val</a>       : 1;
<a name="l05103"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a500cc86c2817a36731038b1625abf8af">05103</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a500cc86c2817a36731038b1625abf8af">tx_sds_fifo_reset_ovrrd_val</a>  : 1;
<a name="l05104"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad8674ed2acd0f13132b89542a2b39561">05104</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#ad8674ed2acd0f13132b89542a2b39561">tx_sds_fifo_reset_ovrrd_en</a>   : 1;
<a name="l05105"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a40e800603f1390bec985829148732989">05105</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html#a40e800603f1390bec985829148732989">reserved_15_63</a>               : 49;
<a name="l05106"></a>05106 <span class="preprocessor">#endif</span>
<a name="l05107"></a>05107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#af29e0da5c75c316cb95f92f8098527df">s</a>;
<a name="l05108"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html">05108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html">cvmx_gserx_lanex_pwr_ctrl_cn73xx</a> {
<a name="l05109"></a>05109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05110"></a>05110 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7199b33d0f1eeba0c1eed352d406b9bd">reserved_15_63</a>               : 49;
<a name="l05111"></a>05111     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab651b7311711ce67f92fe15bc6a3d089">tx_sds_fifo_reset_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; When asserted, TX_SDS_FIFO_RESET_OVRRD_VAL is used to specify the value of the reset</span>
<a name="l05112"></a>05112 <span class="comment">                                                         signal for the TX FIFO supplying data to the SerDes p2s interface. */</span>
<a name="l05113"></a>05113     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ade385e7e50d7ebe056185ddc169748ed">tx_sds_fifo_reset_ovrrd_val</a>  : 1;  <span class="comment">/**&lt; When asserted, TX_SDS_FIFO_RESET_OVRRD_EN is asserted, this field is</span>
<a name="l05114"></a>05114 <span class="comment">                                                         used to specify the value of the reset</span>
<a name="l05115"></a>05115 <span class="comment">                                                         signal for the TX FIFO supplying data to the SerDes p2s interface. */</span>
<a name="l05116"></a>05116     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a8081bf546bafbeede0fd742fdcd4068c">tx_pcs_reset_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; When TX_PCS_RESET_OVRRD_EN is</span>
<a name="l05117"></a>05117 <span class="comment">                                                         asserted, this field is used to specify the value of</span>
<a name="l05118"></a>05118 <span class="comment">                                                         the reset signal for PCS TX logic. */</span>
<a name="l05119"></a>05119     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#abc663fc1899fdad019f60be2d2760788">rx_pcs_reset_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; When RX_PCS_RESET_OVRRD_EN is</span>
<a name="l05120"></a>05120 <span class="comment">                                                         asserted, this field is used to specify the value of</span>
<a name="l05121"></a>05121 <span class="comment">                                                         the reset signal for PCS RX logic. */</span>
<a name="l05122"></a>05122     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a2393255642ee5816c7c14de345e60290">reserved_10_9</a>                : 2;
<a name="l05123"></a>05123     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab6e02ad40484ca48c5b939087c552309">rx_resetn_ovrrd_en</a>           : 1;  <span class="comment">/**&lt; Override RX power state machine rx_resetn</span>
<a name="l05124"></a>05124 <span class="comment">                                                         control signal.  When set, the rx_resetn control signal is taken</span>
<a name="l05125"></a>05125 <span class="comment">                                                         from the GSER()_LANE()_RX_CFG_0[RX_RESETN_OVRRD_VAL]</span>
<a name="l05126"></a>05126 <span class="comment">                                                         control bit. */</span>
<a name="l05127"></a>05127     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a909b4cae41c3a346dd7845a593eb5823">rx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; Override RX power state machine reset control</span>
<a name="l05128"></a>05128 <span class="comment">                                                         signal. When set, reset control signals are specified in</span>
<a name="l05129"></a>05129 <span class="comment">                                                         [RX_PCS_RESET_OVRRD_VAL]. */</span>
<a name="l05130"></a>05130     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#afeedb401ab3105abf06b820bc45c9557">rx_lctrl_ovrrd_en</a>            : 1;  <span class="comment">/**&lt; Override RX power state machine loop control</span>
<a name="l05131"></a>05131 <span class="comment">                                                         signals.  When set, the loop control settings are</span>
<a name="l05132"></a>05132 <span class="comment">                                                         specified in the GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL] field. */</span>
<a name="l05133"></a>05133     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a25994bba77679e82c9c12aae404be44c">rx_lctrl_ovrrd_val</a>           : 1;  <span class="comment">/**&lt; Override RX power state machine power down</span>
<a name="l05134"></a>05134 <span class="comment">                                                         control signal. When set, the power down control signal is</span>
<a name="l05135"></a>05135 <span class="comment">                                                         specified by GSER()_LANE()_RX_CFG_1[RX_CHPD_OVRRD_VAL]. */</span>
<a name="l05136"></a>05136     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a869418b2af05ed3f96decf37d26669f2">tx_tristate_en_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override TX power state machine TX tristate</span>
<a name="l05137"></a>05137 <span class="comment">                                                         control signal. When set, TX tristate control signal is specified</span>
<a name="l05138"></a>05138 <span class="comment">                                                         in GSER()_LANE()_TX_CFG_0[TX_TRISTATE_EN_OVRRD_VAL]. */</span>
<a name="l05139"></a>05139     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a9c13a69859fdfb2745c095e59e307557">tx_pcs_reset_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override TX power state machine reset control</span>
<a name="l05140"></a>05140 <span class="comment">                                                         signal. When set, reset control signals is specified in</span>
<a name="l05141"></a>05141 <span class="comment">                                                         [TX_PCS_RESET_OVRRD_VAL]. */</span>
<a name="l05142"></a>05142     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a39f60040d43c54a0be8526f27b99cda6">tx_elec_idle_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override mac_pcs_txX_elec_idle signal</span>
<a name="l05143"></a>05143 <span class="comment">                                                         When set, TX electrical idle is controlled from</span>
<a name="l05144"></a>05144 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_ELEC_IDLE_OVRRD_VAL]</span>
<a name="l05145"></a>05145 <span class="comment">                                                         mac_pcs_txX_elec_idle signal is ignored. */</span>
<a name="l05146"></a>05146     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#af737f55c5fe3da61c692c80b5f0c6701">tx_pd_ovrrd_en</a>               : 1;  <span class="comment">/**&lt; Override TX power state machine TX lane</span>
<a name="l05147"></a>05147 <span class="comment">                                                         power-down control signal</span>
<a name="l05148"></a>05148 <span class="comment">                                                         When set, TX lane power down is controlled by</span>
<a name="l05149"></a>05149 <span class="comment">                                                         GSER()_LANE()_TX_CFG_0[TX_CHPD_OVRRD_VAL]. */</span>
<a name="l05150"></a>05150     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7b36d3f83a6bc82f91e7856a1af50555">tx_p2s_resetn_ovrrd_en</a>       : 1;  <span class="comment">/**&lt; Override TX power state machine TX reset</span>
<a name="l05151"></a>05151 <span class="comment">                                                         control signal</span>
<a name="l05152"></a>05152 <span class="comment">                                                         When set, TX reset is controlled by</span>
<a name="l05153"></a>05153 <span class="comment">                                                         GSER()_LANE()_TX_CFG_0[TX_RESETN_OVRRD_VAL]. */</span>
<a name="l05154"></a>05154 <span class="preprocessor">#else</span>
<a name="l05155"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7b36d3f83a6bc82f91e7856a1af50555">05155</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7b36d3f83a6bc82f91e7856a1af50555">tx_p2s_resetn_ovrrd_en</a>       : 1;
<a name="l05156"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#af737f55c5fe3da61c692c80b5f0c6701">05156</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#af737f55c5fe3da61c692c80b5f0c6701">tx_pd_ovrrd_en</a>               : 1;
<a name="l05157"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a39f60040d43c54a0be8526f27b99cda6">05157</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a39f60040d43c54a0be8526f27b99cda6">tx_elec_idle_ovrrd_en</a>        : 1;
<a name="l05158"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a9c13a69859fdfb2745c095e59e307557">05158</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a9c13a69859fdfb2745c095e59e307557">tx_pcs_reset_ovrrd_en</a>        : 1;
<a name="l05159"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a869418b2af05ed3f96decf37d26669f2">05159</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a869418b2af05ed3f96decf37d26669f2">tx_tristate_en_ovrrd_en</a>      : 1;
<a name="l05160"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a25994bba77679e82c9c12aae404be44c">05160</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a25994bba77679e82c9c12aae404be44c">rx_lctrl_ovrrd_val</a>           : 1;
<a name="l05161"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#afeedb401ab3105abf06b820bc45c9557">05161</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#afeedb401ab3105abf06b820bc45c9557">rx_lctrl_ovrrd_en</a>            : 1;
<a name="l05162"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a909b4cae41c3a346dd7845a593eb5823">05162</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a909b4cae41c3a346dd7845a593eb5823">rx_resetn_ovrrd_val</a>          : 1;
<a name="l05163"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab6e02ad40484ca48c5b939087c552309">05163</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab6e02ad40484ca48c5b939087c552309">rx_resetn_ovrrd_en</a>           : 1;
<a name="l05164"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a2393255642ee5816c7c14de345e60290">05164</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a2393255642ee5816c7c14de345e60290">reserved_10_9</a>                : 2;
<a name="l05165"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#abc663fc1899fdad019f60be2d2760788">05165</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#abc663fc1899fdad019f60be2d2760788">rx_pcs_reset_ovrrd_val</a>       : 1;
<a name="l05166"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a8081bf546bafbeede0fd742fdcd4068c">05166</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a8081bf546bafbeede0fd742fdcd4068c">tx_pcs_reset_ovrrd_val</a>       : 1;
<a name="l05167"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ade385e7e50d7ebe056185ddc169748ed">05167</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ade385e7e50d7ebe056185ddc169748ed">tx_sds_fifo_reset_ovrrd_val</a>  : 1;
<a name="l05168"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab651b7311711ce67f92fe15bc6a3d089">05168</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#ab651b7311711ce67f92fe15bc6a3d089">tx_sds_fifo_reset_ovrrd_en</a>   : 1;
<a name="l05169"></a><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7199b33d0f1eeba0c1eed352d406b9bd">05169</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html#a7199b33d0f1eeba0c1eed352d406b9bd">reserved_15_63</a>               : 49;
<a name="l05170"></a>05170 <span class="preprocessor">#endif</span>
<a name="l05171"></a>05171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#a069cff74a5f68d5b2c6a7c7176d11e56">cn73xx</a>;
<a name="l05172"></a><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ad3f706daee94b87d26e0e31fbd13cb9d">05172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html">cvmx_gserx_lanex_pwr_ctrl_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ad3f706daee94b87d26e0e31fbd13cb9d">cn78xx</a>;
<a name="l05173"></a><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ab5ca540757c73a28984ea8dd67806f36">05173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__s.html">cvmx_gserx_lanex_pwr_ctrl_s</a>    <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#ab5ca540757c73a28984ea8dd67806f36">cn78xxp1</a>;
<a name="l05174"></a><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#a914eaf9ea12fcbaf348c8d40520ef880">05174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__pwr__ctrl_1_1cvmx__gserx__lanex__pwr__ctrl__cn73xx.html">cvmx_gserx_lanex_pwr_ctrl_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html#a914eaf9ea12fcbaf348c8d40520ef880">cnf75xx</a>;
<a name="l05175"></a>05175 };
<a name="l05176"></a><a class="code" href="cvmx-gserx-defs_8h.html#a08e11ba4656cdb0766898c6f73ef0257">05176</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html" title="cvmx_gser::_lane::_pwr_ctrl">cvmx_gserx_lanex_pwr_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__pwr__ctrl.html" title="cvmx_gser::_lane::_pwr_ctrl">cvmx_gserx_lanex_pwr_ctrl_t</a>;
<a name="l05177"></a>05177 <span class="comment"></span>
<a name="l05178"></a>05178 <span class="comment">/**</span>
<a name="l05179"></a>05179 <span class="comment"> * cvmx_gser#_lane#_rx_aeq_out_0</span>
<a name="l05180"></a>05180 <span class="comment"> *</span>
<a name="l05181"></a>05181 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05182"></a>05182 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05183"></a>05183 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05184"></a>05184 <span class="comment"> */</span>
<a name="l05185"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html">05185</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html" title="cvmx_gser::_lane::_rx_aeq_out_0">cvmx_gserx_lanex_rx_aeq_out_0</a> {
<a name="l05186"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a5c8c598ce6e61b580f143819cf5433b4">05186</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a5c8c598ce6e61b580f143819cf5433b4">u64</a>;
<a name="l05187"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">05187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">cvmx_gserx_lanex_rx_aeq_out_0_s</a> {
<a name="l05188"></a>05188 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05189"></a>05189 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a56c24c4ecafb059659e10670d8ce7e58">reserved_10_63</a>               : 54;
<a name="l05190"></a>05190     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a6ed956923667c06a831a77c65e40db6d">sds_pcs_rx_aeq_out</a>           : 10; <span class="comment">/**&lt; &lt;9:5&gt;: DFE TAP5.</span>
<a name="l05191"></a>05191 <span class="comment">                                                         &lt;4:0&gt;: DFE TAP4. */</span>
<a name="l05192"></a>05192 <span class="preprocessor">#else</span>
<a name="l05193"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a6ed956923667c06a831a77c65e40db6d">05193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a6ed956923667c06a831a77c65e40db6d">sds_pcs_rx_aeq_out</a>           : 10;
<a name="l05194"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a56c24c4ecafb059659e10670d8ce7e58">05194</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html#a56c24c4ecafb059659e10670d8ce7e58">reserved_10_63</a>               : 54;
<a name="l05195"></a>05195 <span class="preprocessor">#endif</span>
<a name="l05196"></a>05196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a74c32797070e7f6e111a8b71838ac197">s</a>;
<a name="l05197"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a875fe80060519f7aa62b81364f274a60">05197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">cvmx_gserx_lanex_rx_aeq_out_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a875fe80060519f7aa62b81364f274a60">cn73xx</a>;
<a name="l05198"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#aee67aa9bd94f45fc4c0a70b0d0da07fe">05198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">cvmx_gserx_lanex_rx_aeq_out_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#aee67aa9bd94f45fc4c0a70b0d0da07fe">cn78xx</a>;
<a name="l05199"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#aa5048b6791f951dc50957ece4e79485f">05199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">cvmx_gserx_lanex_rx_aeq_out_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#aa5048b6791f951dc50957ece4e79485f">cn78xxp1</a>;
<a name="l05200"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a8d1394d06873d88514feeb65ce50059b">05200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__0_1_1cvmx__gserx__lanex__rx__aeq__out__0__s.html">cvmx_gserx_lanex_rx_aeq_out_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html#a8d1394d06873d88514feeb65ce50059b">cnf75xx</a>;
<a name="l05201"></a>05201 };
<a name="l05202"></a><a class="code" href="cvmx-gserx-defs_8h.html#afa3ec2e8faff4190241945726aaa0fba">05202</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html" title="cvmx_gser::_lane::_rx_aeq_out_0">cvmx_gserx_lanex_rx_aeq_out_0</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__0.html" title="cvmx_gser::_lane::_rx_aeq_out_0">cvmx_gserx_lanex_rx_aeq_out_0_t</a>;
<a name="l05203"></a>05203 <span class="comment"></span>
<a name="l05204"></a>05204 <span class="comment">/**</span>
<a name="l05205"></a>05205 <span class="comment"> * cvmx_gser#_lane#_rx_aeq_out_1</span>
<a name="l05206"></a>05206 <span class="comment"> *</span>
<a name="l05207"></a>05207 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05208"></a>05208 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05209"></a>05209 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05210"></a>05210 <span class="comment"> */</span>
<a name="l05211"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html">05211</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html" title="cvmx_gser::_lane::_rx_aeq_out_1">cvmx_gserx_lanex_rx_aeq_out_1</a> {
<a name="l05212"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#aa7e26da07c1080f6e8f93e2daa698a9a">05212</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#aa7e26da07c1080f6e8f93e2daa698a9a">u64</a>;
<a name="l05213"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">05213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">cvmx_gserx_lanex_rx_aeq_out_1_s</a> {
<a name="l05214"></a>05214 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#abc7e773945751356bf003051dcf95d32">reserved_15_63</a>               : 49;
<a name="l05216"></a>05216     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#a06606e0aaee8c4f92073cf613b4f0db2">sds_pcs_rx_aeq_out</a>           : 15; <span class="comment">/**&lt; &lt;14:10&gt; = DFE TAP3.</span>
<a name="l05217"></a>05217 <span class="comment">                                                         &lt;9:5&gt; = DFE TAP2.</span>
<a name="l05218"></a>05218 <span class="comment">                                                         &lt;4:0&gt; = DFE TAP1. */</span>
<a name="l05219"></a>05219 <span class="preprocessor">#else</span>
<a name="l05220"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#a06606e0aaee8c4f92073cf613b4f0db2">05220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#a06606e0aaee8c4f92073cf613b4f0db2">sds_pcs_rx_aeq_out</a>           : 15;
<a name="l05221"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#abc7e773945751356bf003051dcf95d32">05221</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html#abc7e773945751356bf003051dcf95d32">reserved_15_63</a>               : 49;
<a name="l05222"></a>05222 <span class="preprocessor">#endif</span>
<a name="l05223"></a>05223 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a0a2ff775ba66f4c49265972736624595">s</a>;
<a name="l05224"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a1846259357426919048d20b523a3e020">05224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">cvmx_gserx_lanex_rx_aeq_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a1846259357426919048d20b523a3e020">cn73xx</a>;
<a name="l05225"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a16edcf79af3ed8baac9c1cebcc157226">05225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">cvmx_gserx_lanex_rx_aeq_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a16edcf79af3ed8baac9c1cebcc157226">cn78xx</a>;
<a name="l05226"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#ab5cc97ff021bad0a8eed984082b80401">05226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">cvmx_gserx_lanex_rx_aeq_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#ab5cc97ff021bad0a8eed984082b80401">cn78xxp1</a>;
<a name="l05227"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a514151adde07d6f36f847a90de86e11a">05227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__1_1_1cvmx__gserx__lanex__rx__aeq__out__1__s.html">cvmx_gserx_lanex_rx_aeq_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html#a514151adde07d6f36f847a90de86e11a">cnf75xx</a>;
<a name="l05228"></a>05228 };
<a name="l05229"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5c4ca21a6a81e146c0dcff547dcf8a9b">05229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html" title="cvmx_gser::_lane::_rx_aeq_out_1">cvmx_gserx_lanex_rx_aeq_out_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__1.html" title="cvmx_gser::_lane::_rx_aeq_out_1">cvmx_gserx_lanex_rx_aeq_out_1_t</a>;
<a name="l05230"></a>05230 <span class="comment"></span>
<a name="l05231"></a>05231 <span class="comment">/**</span>
<a name="l05232"></a>05232 <span class="comment"> * cvmx_gser#_lane#_rx_aeq_out_2</span>
<a name="l05233"></a>05233 <span class="comment"> *</span>
<a name="l05234"></a>05234 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05235"></a>05235 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05236"></a>05236 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05237"></a>05237 <span class="comment"> */</span>
<a name="l05238"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html">05238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html" title="cvmx_gser::_lane::_rx_aeq_out_2">cvmx_gserx_lanex_rx_aeq_out_2</a> {
<a name="l05239"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a0c36c68a6a38ceb12771ac4fbaaa95ed">05239</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a0c36c68a6a38ceb12771ac4fbaaa95ed">u64</a>;
<a name="l05240"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">05240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">cvmx_gserx_lanex_rx_aeq_out_2_s</a> {
<a name="l05241"></a>05241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05242"></a>05242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#a24f989dc05671663fb398846eec8d800">reserved_15_63</a>               : 49;
<a name="l05243"></a>05243     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#aa7133a586df6896a6e45c346765e6d4e">sds_pcs_rx_aeq_out</a>           : 15; <span class="comment">/**&lt; &lt;9:8&gt; = Reserved.</span>
<a name="l05244"></a>05244 <span class="comment">                                                         &lt;7:4&gt; = Pre-CTLE gain.</span>
<a name="l05245"></a>05245 <span class="comment">                                                         &lt;3:0&gt; = Post-CTLE gain. */</span>
<a name="l05246"></a>05246 <span class="preprocessor">#else</span>
<a name="l05247"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#aa7133a586df6896a6e45c346765e6d4e">05247</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#aa7133a586df6896a6e45c346765e6d4e">sds_pcs_rx_aeq_out</a>           : 15;
<a name="l05248"></a><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#a24f989dc05671663fb398846eec8d800">05248</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html#a24f989dc05671663fb398846eec8d800">reserved_15_63</a>               : 49;
<a name="l05249"></a>05249 <span class="preprocessor">#endif</span>
<a name="l05250"></a>05250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#add1f4c8c9d6d501c396d24b6d85baf5e">s</a>;
<a name="l05251"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#ab22e6a2668642368a6a8303a84e80ea1">05251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">cvmx_gserx_lanex_rx_aeq_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#ab22e6a2668642368a6a8303a84e80ea1">cn73xx</a>;
<a name="l05252"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a28304e97d15991777c935cb8850238b7">05252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">cvmx_gserx_lanex_rx_aeq_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a28304e97d15991777c935cb8850238b7">cn78xx</a>;
<a name="l05253"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a58ea6d1b82f1fff6f5861ef4379859c7">05253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">cvmx_gserx_lanex_rx_aeq_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a58ea6d1b82f1fff6f5861ef4379859c7">cn78xxp1</a>;
<a name="l05254"></a><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a787c51787a6a6d769e3b4fd198bb5f00">05254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__aeq__out__2_1_1cvmx__gserx__lanex__rx__aeq__out__2__s.html">cvmx_gserx_lanex_rx_aeq_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html#a787c51787a6a6d769e3b4fd198bb5f00">cnf75xx</a>;
<a name="l05255"></a>05255 };
<a name="l05256"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac5fe3854f499b5dfdd3f9fdccb6ce722">05256</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html" title="cvmx_gser::_lane::_rx_aeq_out_2">cvmx_gserx_lanex_rx_aeq_out_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__aeq__out__2.html" title="cvmx_gser::_lane::_rx_aeq_out_2">cvmx_gserx_lanex_rx_aeq_out_2_t</a>;
<a name="l05257"></a>05257 <span class="comment"></span>
<a name="l05258"></a>05258 <span class="comment">/**</span>
<a name="l05259"></a>05259 <span class="comment"> * cvmx_gser#_lane#_rx_cdr_ctrl_1</span>
<a name="l05260"></a>05260 <span class="comment"> *</span>
<a name="l05261"></a>05261 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05262"></a>05262 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05263"></a>05263 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05264"></a>05264 <span class="comment"> */</span>
<a name="l05265"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html">05265</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_1">cvmx_gserx_lanex_rx_cdr_ctrl_1</a> {
<a name="l05266"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#ab8a3e5002396789d95e433e9ed7e30fd">05266</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#ab8a3e5002396789d95e433e9ed7e30fd">u64</a>;
<a name="l05267"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">05267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_1_s</a> {
<a name="l05268"></a>05268 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05269"></a>05269 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a4ff5cd6e8ed9d67495f6e366101caafa">reserved_16_63</a>               : 48;
<a name="l05270"></a>05270     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a7db05055280f322e3574561d2ac11e6e">cfg_rx_cdr_ctrl_ovrrd_val</a>    : 16; <span class="comment">/**&lt; Set CFG_RX_CDR_CTRL_OVRRD_EN in register</span>
<a name="l05271"></a>05271 <span class="comment">                                                         GSER()_LANE()_RX_MISC_OVRRD to override pcs_sds_rx_cdr_ctrl.</span>
<a name="l05272"></a>05272 <span class="comment">                                                         &lt;15:13&gt; = CDR frequency gain.</span>
<a name="l05273"></a>05273 <span class="comment">                                                         &lt;12&gt;    = Frequency accumulator manual enable.</span>
<a name="l05274"></a>05274 <span class="comment">                                                         &lt;11:5&gt;  = Frequency accumulator manual value.</span>
<a name="l05275"></a>05275 <span class="comment">                                                         &lt;4&gt;     = CDR phase offset override enable.</span>
<a name="l05276"></a>05276 <span class="comment">                                                         &lt;3:0&gt;   = CDR phase offset override, DLL IQ. */</span>
<a name="l05277"></a>05277 <span class="preprocessor">#else</span>
<a name="l05278"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a7db05055280f322e3574561d2ac11e6e">05278</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a7db05055280f322e3574561d2ac11e6e">cfg_rx_cdr_ctrl_ovrrd_val</a>    : 16;
<a name="l05279"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a4ff5cd6e8ed9d67495f6e366101caafa">05279</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html#a4ff5cd6e8ed9d67495f6e366101caafa">reserved_16_63</a>               : 48;
<a name="l05280"></a>05280 <span class="preprocessor">#endif</span>
<a name="l05281"></a>05281 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#a8b8ca3fcce4f60326a31ae038934e239">s</a>;
<a name="l05282"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#ab933aa291958e001c92c28b70b64071b">05282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#ab933aa291958e001c92c28b70b64071b">cn73xx</a>;
<a name="l05283"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#abd676f7095752a928b4d154b6d79f1e9">05283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#abd676f7095752a928b4d154b6d79f1e9">cn78xx</a>;
<a name="l05284"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#a0a04211a9c6eed38c18c0f55adbfe5e3">05284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#a0a04211a9c6eed38c18c0f55adbfe5e3">cn78xxp1</a>;
<a name="l05285"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#a3946b902082d31a428ab5bb9e3041e39">05285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__1_1_1cvmx__gserx__lanex__rx__cdr__ctrl__1__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html#a3946b902082d31a428ab5bb9e3041e39">cnf75xx</a>;
<a name="l05286"></a>05286 };
<a name="l05287"></a><a class="code" href="cvmx-gserx-defs_8h.html#a995b2318e5132281de4bf34ed03e19e2">05287</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_1">cvmx_gserx_lanex_rx_cdr_ctrl_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__1.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_1">cvmx_gserx_lanex_rx_cdr_ctrl_1_t</a>;
<a name="l05288"></a>05288 <span class="comment"></span>
<a name="l05289"></a>05289 <span class="comment">/**</span>
<a name="l05290"></a>05290 <span class="comment"> * cvmx_gser#_lane#_rx_cdr_ctrl_2</span>
<a name="l05291"></a>05291 <span class="comment"> *</span>
<a name="l05292"></a>05292 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05293"></a>05293 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05294"></a>05294 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05295"></a>05295 <span class="comment"> */</span>
<a name="l05296"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html">05296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_2">cvmx_gserx_lanex_rx_cdr_ctrl_2</a> {
<a name="l05297"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#ae81f7fcb1f7656cc3de23a3170ba5f8d">05297</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#ae81f7fcb1f7656cc3de23a3170ba5f8d">u64</a>;
<a name="l05298"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">05298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_2_s</a> {
<a name="l05299"></a>05299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#aed6bfcb088adf7cda8a1e87909008377">reserved_16_63</a>               : 48;
<a name="l05301"></a>05301     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#a5d68013bb0e5ef3c37bfb8f30b1fd73b">cfg_rx_cdr_ctrl_ovrrd_val</a>    : 16; <span class="comment">/**&lt; Set CFG_RX_CDR_CTRL_OVRRD_EN in register</span>
<a name="l05302"></a>05302 <span class="comment">                                                         GSER()_LANE()_RX_MISC_OVRRD to override pcs_sds_rx_cdr_ctrl.</span>
<a name="l05303"></a>05303 <span class="comment">                                                         &lt;15&gt;   = Shadow PI phase enable.</span>
<a name="l05304"></a>05304 <span class="comment">                                                         &lt;14:8&gt; = Shadow PI phase value.</span>
<a name="l05305"></a>05305 <span class="comment">                                                         &lt;7&gt;    = CDR manual phase enable.</span>
<a name="l05306"></a>05306 <span class="comment">                                                         &lt;6:0&gt;  = CDR manual phase value. */</span>
<a name="l05307"></a>05307 <span class="preprocessor">#else</span>
<a name="l05308"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#a5d68013bb0e5ef3c37bfb8f30b1fd73b">05308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#a5d68013bb0e5ef3c37bfb8f30b1fd73b">cfg_rx_cdr_ctrl_ovrrd_val</a>    : 16;
<a name="l05309"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#aed6bfcb088adf7cda8a1e87909008377">05309</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html#aed6bfcb088adf7cda8a1e87909008377">reserved_16_63</a>               : 48;
<a name="l05310"></a>05310 <span class="preprocessor">#endif</span>
<a name="l05311"></a>05311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#a7f9561c0ff21b0ca063f5dc5d2e1f525">s</a>;
<a name="l05312"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#aa0f7c7f9afaacdb64f4e75acdab89d44">05312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#aa0f7c7f9afaacdb64f4e75acdab89d44">cn73xx</a>;
<a name="l05313"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#afb608d4a287a46a4efa50e75f19f9ae9">05313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#afb608d4a287a46a4efa50e75f19f9ae9">cn78xx</a>;
<a name="l05314"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#aec81dc60bcea3a81156cb3eeecc7669f">05314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#aec81dc60bcea3a81156cb3eeecc7669f">cn78xxp1</a>;
<a name="l05315"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#a0b1ea8938f845147ef1ac766f66a70fa">05315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__ctrl__2_1_1cvmx__gserx__lanex__rx__cdr__ctrl__2__s.html">cvmx_gserx_lanex_rx_cdr_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html#a0b1ea8938f845147ef1ac766f66a70fa">cnf75xx</a>;
<a name="l05316"></a>05316 };
<a name="l05317"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9f8e1e2a2a0bce4b06b4af7f5b62ce5d">05317</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_2">cvmx_gserx_lanex_rx_cdr_ctrl_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__ctrl__2.html" title="cvmx_gser::_lane::_rx_cdr_ctrl_2">cvmx_gserx_lanex_rx_cdr_ctrl_2_t</a>;
<a name="l05318"></a>05318 <span class="comment"></span>
<a name="l05319"></a>05319 <span class="comment">/**</span>
<a name="l05320"></a>05320 <span class="comment"> * cvmx_gser#_lane#_rx_cdr_misc_ctrl_0</span>
<a name="l05321"></a>05321 <span class="comment"> *</span>
<a name="l05322"></a>05322 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05323"></a>05323 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05324"></a>05324 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05325"></a>05325 <span class="comment"> */</span>
<a name="l05326"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html">05326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html" title="cvmx_gser::_lane::_rx_cdr_misc_ctrl_0">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0</a> {
<a name="l05327"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#aa9abe9d78cbebeaf196021f1fcb9921e">05327</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#aa9abe9d78cbebeaf196021f1fcb9921e">u64</a>;
<a name="l05328"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">05328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_s</a> {
<a name="l05329"></a>05329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05330"></a>05330 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#abac463c9a7fab41a7c79d2ec385b24d1">reserved_8_63</a>                : 56;
<a name="l05331"></a>05331     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#a52bc4bab337db57e8a64d0bf82696637">pcs_sds_rx_cdr_misc_ctrl</a>     : 8;  <span class="comment">/**&lt; Per lane RX miscellaneous CDR control:</span>
<a name="l05332"></a>05332 <span class="comment">                                                         &lt;7&gt; = RT-Eyemon counter enable, will start counting 5.4e9 bits.</span>
<a name="l05333"></a>05333 <span class="comment">                                                         &lt;6&gt; = RT-Eyemon shadow PI control enable.</span>
<a name="l05334"></a>05334 <span class="comment">                                                         &lt;5:4&gt; = RT-Eyemon error counter byte selection observable on</span>
<a name="l05335"></a>05335 <span class="comment">                                                                 SDS_OCS_RX_CDR_STATUS[14:7] in register GSER_LANE_RX_CDR_STATUS_1.</span>
<a name="l05336"></a>05336 <span class="comment">                                                         &lt;3:0&gt; = LBW adjustment thresholds. */</span>
<a name="l05337"></a>05337 <span class="preprocessor">#else</span>
<a name="l05338"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#a52bc4bab337db57e8a64d0bf82696637">05338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#a52bc4bab337db57e8a64d0bf82696637">pcs_sds_rx_cdr_misc_ctrl</a>     : 8;
<a name="l05339"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#abac463c9a7fab41a7c79d2ec385b24d1">05339</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html#abac463c9a7fab41a7c79d2ec385b24d1">reserved_8_63</a>                : 56;
<a name="l05340"></a>05340 <span class="preprocessor">#endif</span>
<a name="l05341"></a>05341 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a38af35a170ed10b6f2cfeefdbf20150f">s</a>;
<a name="l05342"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a7e61743ccbdd117e719613de37b06d69">05342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a7e61743ccbdd117e719613de37b06d69">cn73xx</a>;
<a name="l05343"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a0d69dbd7639715a47169148f06cae743">05343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a0d69dbd7639715a47169148f06cae743">cn78xx</a>;
<a name="l05344"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a70e0bcb3a84f5b2782b2d2f5c720afed">05344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a70e0bcb3a84f5b2782b2d2f5c720afed">cn78xxp1</a>;
<a name="l05345"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a5648f0fbdc365ab4dec4d339ef390506">05345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__misc__ctrl__0_1_1cvmx__gserx__lanex__rx__cdr__misc__ctrl__0__s.html">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html#a5648f0fbdc365ab4dec4d339ef390506">cnf75xx</a>;
<a name="l05346"></a>05346 };
<a name="l05347"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1b7f7b786e7590bff8bd69c5c661b67f">05347</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html" title="cvmx_gser::_lane::_rx_cdr_misc_ctrl_0">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__misc__ctrl__0.html" title="cvmx_gser::_lane::_rx_cdr_misc_ctrl_0">cvmx_gserx_lanex_rx_cdr_misc_ctrl_0_t</a>;
<a name="l05348"></a>05348 <span class="comment"></span>
<a name="l05349"></a>05349 <span class="comment">/**</span>
<a name="l05350"></a>05350 <span class="comment"> * cvmx_gser#_lane#_rx_cdr_status_1</span>
<a name="l05351"></a>05351 <span class="comment"> *</span>
<a name="l05352"></a>05352 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05353"></a>05353 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05354"></a>05354 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05355"></a>05355 <span class="comment"> */</span>
<a name="l05356"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html">05356</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html" title="cvmx_gser::_lane::_rx_cdr_status_1">cvmx_gserx_lanex_rx_cdr_status_1</a> {
<a name="l05357"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a9846a21e12b7c366bfa630cc2fe8db00">05357</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a9846a21e12b7c366bfa630cc2fe8db00">u64</a>;
<a name="l05358"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">05358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">cvmx_gserx_lanex_rx_cdr_status_1_s</a> {
<a name="l05359"></a>05359 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05360"></a>05360 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#a0d395d93becc80689372252c4c7848b2">reserved_15_63</a>               : 49;
<a name="l05361"></a>05361     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#ae30df19120c0f05e54fcae43146b5088">sds_pcs_rx_cdr_status</a>        : 15; <span class="comment">/**&lt; Per lane RX CDR status:</span>
<a name="l05362"></a>05362 <span class="comment">                                                         &lt;14:7&gt; = RT-Eyemon error counter.</span>
<a name="l05363"></a>05363 <span class="comment">                                                         &lt;6:4&gt;  = LBW adjustment value.</span>
<a name="l05364"></a>05364 <span class="comment">                                                         &lt;3:0&gt;  = LBW adjustment state. */</span>
<a name="l05365"></a>05365 <span class="preprocessor">#else</span>
<a name="l05366"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#ae30df19120c0f05e54fcae43146b5088">05366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#ae30df19120c0f05e54fcae43146b5088">sds_pcs_rx_cdr_status</a>        : 15;
<a name="l05367"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#a0d395d93becc80689372252c4c7848b2">05367</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html#a0d395d93becc80689372252c4c7848b2">reserved_15_63</a>               : 49;
<a name="l05368"></a>05368 <span class="preprocessor">#endif</span>
<a name="l05369"></a>05369 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a4fcb13a43232c0fa18183664a4f01b18">s</a>;
<a name="l05370"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#af5f0e2ac7e941e1b125ea54ec96fb914">05370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">cvmx_gserx_lanex_rx_cdr_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#af5f0e2ac7e941e1b125ea54ec96fb914">cn73xx</a>;
<a name="l05371"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a3ac448217d124f1c1513141213a499b3">05371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">cvmx_gserx_lanex_rx_cdr_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a3ac448217d124f1c1513141213a499b3">cn78xx</a>;
<a name="l05372"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a5f09fc421f2dc3624e1cbdd1b7c9799c">05372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">cvmx_gserx_lanex_rx_cdr_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#a5f09fc421f2dc3624e1cbdd1b7c9799c">cn78xxp1</a>;
<a name="l05373"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#ac74a75e1d7d89e5af595543d80f63fd8">05373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__1_1_1cvmx__gserx__lanex__rx__cdr__status__1__s.html">cvmx_gserx_lanex_rx_cdr_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html#ac74a75e1d7d89e5af595543d80f63fd8">cnf75xx</a>;
<a name="l05374"></a>05374 };
<a name="l05375"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab9409c358d2aebef90a5cf47b714bafc">05375</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html" title="cvmx_gser::_lane::_rx_cdr_status_1">cvmx_gserx_lanex_rx_cdr_status_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__1.html" title="cvmx_gser::_lane::_rx_cdr_status_1">cvmx_gserx_lanex_rx_cdr_status_1_t</a>;
<a name="l05376"></a>05376 <span class="comment"></span>
<a name="l05377"></a>05377 <span class="comment">/**</span>
<a name="l05378"></a>05378 <span class="comment"> * cvmx_gser#_lane#_rx_cdr_status_2</span>
<a name="l05379"></a>05379 <span class="comment"> *</span>
<a name="l05380"></a>05380 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05381"></a>05381 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05382"></a>05382 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05383"></a>05383 <span class="comment"> */</span>
<a name="l05384"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html">05384</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html" title="cvmx_gser::_lane::_rx_cdr_status_2">cvmx_gserx_lanex_rx_cdr_status_2</a> {
<a name="l05385"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#aabc3636cca9ac4a985cd9abd27990fb8">05385</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#aabc3636cca9ac4a985cd9abd27990fb8">u64</a>;
<a name="l05386"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">05386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">cvmx_gserx_lanex_rx_cdr_status_2_s</a> {
<a name="l05387"></a>05387 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05388"></a>05388 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a49c460a643c6760d492330f1f5408039">reserved_14_63</a>               : 50;
<a name="l05389"></a>05389     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a36dd54be7e30b8f496707d19aac91aa5">sds_pcs_rx_cdr_status</a>        : 14; <span class="comment">/**&lt; CDR status.</span>
<a name="l05390"></a>05390 <span class="comment">                                                         &lt;13:7&gt; = CDR phase control output.</span>
<a name="l05391"></a>05391 <span class="comment">                                                         &lt;6:0&gt; = CDR frequency accumulator output. */</span>
<a name="l05392"></a>05392 <span class="preprocessor">#else</span>
<a name="l05393"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a36dd54be7e30b8f496707d19aac91aa5">05393</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a36dd54be7e30b8f496707d19aac91aa5">sds_pcs_rx_cdr_status</a>        : 14;
<a name="l05394"></a><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a49c460a643c6760d492330f1f5408039">05394</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html#a49c460a643c6760d492330f1f5408039">reserved_14_63</a>               : 50;
<a name="l05395"></a>05395 <span class="preprocessor">#endif</span>
<a name="l05396"></a>05396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a2f9eda6fe9188c5c28adec9d2e614066">s</a>;
<a name="l05397"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a3d91175674b1c86eb433fe088e803259">05397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">cvmx_gserx_lanex_rx_cdr_status_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a3d91175674b1c86eb433fe088e803259">cn73xx</a>;
<a name="l05398"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a37b55ed30774ad9adcae5226915c66a5">05398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">cvmx_gserx_lanex_rx_cdr_status_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a37b55ed30774ad9adcae5226915c66a5">cn78xx</a>;
<a name="l05399"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#aa7ec232263719d85eb49d48914aeed8c">05399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">cvmx_gserx_lanex_rx_cdr_status_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#aa7ec232263719d85eb49d48914aeed8c">cn78xxp1</a>;
<a name="l05400"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a6071e30d5c94ba17c108d9619c5cd4f3">05400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cdr__status__2_1_1cvmx__gserx__lanex__rx__cdr__status__2__s.html">cvmx_gserx_lanex_rx_cdr_status_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html#a6071e30d5c94ba17c108d9619c5cd4f3">cnf75xx</a>;
<a name="l05401"></a>05401 };
<a name="l05402"></a><a class="code" href="cvmx-gserx-defs_8h.html#af36dbd5ac06d71501c2f21c68a270d25">05402</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html" title="cvmx_gser::_lane::_rx_cdr_status_2">cvmx_gserx_lanex_rx_cdr_status_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cdr__status__2.html" title="cvmx_gser::_lane::_rx_cdr_status_2">cvmx_gserx_lanex_rx_cdr_status_2_t</a>;
<a name="l05403"></a>05403 <span class="comment"></span>
<a name="l05404"></a>05404 <span class="comment">/**</span>
<a name="l05405"></a>05405 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_0</span>
<a name="l05406"></a>05406 <span class="comment"> *</span>
<a name="l05407"></a>05407 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05408"></a>05408 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05409"></a>05409 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05410"></a>05410 <span class="comment"> */</span>
<a name="l05411"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html">05411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html" title="cvmx_gser::_lane::_rx_cfg_0">cvmx_gserx_lanex_rx_cfg_0</a> {
<a name="l05412"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#ac24e48fceb79318dbeaf88549e24390c">05412</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#ac24e48fceb79318dbeaf88549e24390c">u64</a>;
<a name="l05413"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html">05413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html">cvmx_gserx_lanex_rx_cfg_0_s</a> {
<a name="l05414"></a>05414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05415"></a>05415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#af1032314fba54838c5b43ae1f9e81a24">reserved_16_63</a>               : 48;
<a name="l05416"></a>05416     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aa049366b0f6ced786a81c04ef1caf9a7">rx_datarate_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for RX power state machine data rate signal. */</span>
<a name="l05417"></a>05417     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aca720cab9b0c4c3555a152cd68fd7224">reserved_14_14</a>               : 1;
<a name="l05418"></a>05418     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a406502ae622fdc73ec5c624fd3dd1ab2">rx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; This value overrides the RX power state machine rx_resetn control</span>
<a name="l05419"></a>05419 <span class="comment">                                                         signal when GSER()_LANE()_PWR_CTRL[RX_RESETN_OVRRD_EN] is set. */</span>
<a name="l05420"></a>05420     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#abe3f0bd1f472269fc82b5371d2e1a283">pcs_sds_rx_eyemon_en</a>         : 1;  <span class="comment">/**&lt; RX eyemon test enable. */</span>
<a name="l05421"></a>05421     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a8f9bb800e475654a8d002e1bdb5a1cb4">pcs_sds_rx_pcm_ctrl</a>          : 4;  <span class="comment">/**&lt; &lt;11&gt;: Reserved.</span>
<a name="l05422"></a>05422 <span class="comment">                                                         &lt;10-8&gt;:</span>
<a name="l05423"></a>05423 <span class="comment">                                                           0x0 = 540mV.</span>
<a name="l05424"></a>05424 <span class="comment">                                                           0x1 = 540mV + 20mV.</span>
<a name="l05425"></a>05425 <span class="comment">                                                           0x2-0x3 = Reserved.</span>
<a name="l05426"></a>05426 <span class="comment">                                                           0x4 = 100-620mV (default).</span>
<a name="l05427"></a>05427 <span class="comment">                                                           0x5-0x7 = Reserved. */</span>
<a name="l05428"></a>05428     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a811c550496e3d04a643602f94d61145a">rx_datarate_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Specifies the data rate when RX_DATARATE_OVRRD_EN is asserted:</span>
<a name="l05429"></a>05429 <span class="comment">                                                         0x0 = Full rate.</span>
<a name="l05430"></a>05430 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l05431"></a>05431 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l05432"></a>05432 <span class="comment">                                                         0x3 = 1/8 data rate. */</span>
<a name="l05433"></a>05433     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a019167eabcfcbfbe635b83da96254379">cfg_rx_pol_invert</a>            : 1;  <span class="comment">/**&lt; Invert the receive data. Allies with GSER()_LANE()_MISC_CFG_0[USE_PMA_POLARITY]</span>
<a name="l05434"></a>05434 <span class="comment">                                                         is deasserted. */</span>
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a4651faffed416a9d051c7ef0de4676f3">rx_subblk_pd_ovrrd_val</a>       : 5;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05436"></a>05436 <span class="preprocessor">#else</span>
<a name="l05437"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a4651faffed416a9d051c7ef0de4676f3">05437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a4651faffed416a9d051c7ef0de4676f3">rx_subblk_pd_ovrrd_val</a>       : 5;
<a name="l05438"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a019167eabcfcbfbe635b83da96254379">05438</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a019167eabcfcbfbe635b83da96254379">cfg_rx_pol_invert</a>            : 1;
<a name="l05439"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a811c550496e3d04a643602f94d61145a">05439</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a811c550496e3d04a643602f94d61145a">rx_datarate_ovrrd_val</a>        : 2;
<a name="l05440"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a8f9bb800e475654a8d002e1bdb5a1cb4">05440</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a8f9bb800e475654a8d002e1bdb5a1cb4">pcs_sds_rx_pcm_ctrl</a>          : 4;
<a name="l05441"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#abe3f0bd1f472269fc82b5371d2e1a283">05441</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#abe3f0bd1f472269fc82b5371d2e1a283">pcs_sds_rx_eyemon_en</a>         : 1;
<a name="l05442"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a406502ae622fdc73ec5c624fd3dd1ab2">05442</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#a406502ae622fdc73ec5c624fd3dd1ab2">rx_resetn_ovrrd_val</a>          : 1;
<a name="l05443"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aca720cab9b0c4c3555a152cd68fd7224">05443</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aca720cab9b0c4c3555a152cd68fd7224">reserved_14_14</a>               : 1;
<a name="l05444"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aa049366b0f6ced786a81c04ef1caf9a7">05444</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#aa049366b0f6ced786a81c04ef1caf9a7">rx_datarate_ovrrd_en</a>         : 1;
<a name="l05445"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#af1032314fba54838c5b43ae1f9e81a24">05445</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__s.html#af1032314fba54838c5b43ae1f9e81a24">reserved_16_63</a>               : 48;
<a name="l05446"></a>05446 <span class="preprocessor">#endif</span>
<a name="l05447"></a>05447 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#a706f0ce566032c08628cb1af9711b904">s</a>;
<a name="l05448"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html">05448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html">cvmx_gserx_lanex_rx_cfg_0_cn73xx</a> {
<a name="l05449"></a>05449 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05450"></a>05450 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#aee03abb2a44b369a2612ad8bde74cf62">reserved_16_63</a>               : 48;
<a name="l05451"></a>05451     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1b461dc6eb485ae514616f7c1a5959ce">rx_datarate_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for RX power state machine data rate signal. */</span>
<a name="l05452"></a>05452     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ab5d506d03feb82e20b9e4b1f95ae06c2">pcs_rx_tristate_enable</a>       : 1;  <span class="comment">/**&lt; RX termination high-Z enable. */</span>
<a name="l05453"></a>05453     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1d55018a7e52bb43f7ae1c72ddec198c">rx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; This value overrides the RX power state machine rx_resetn control</span>
<a name="l05454"></a>05454 <span class="comment">                                                         signal when GSER()_LANE()_PWR_CTRL[RX_RESETN_OVRRD_EN] is set. */</span>
<a name="l05455"></a>05455     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a9f1f9b91da65d30aab7c5ba0834e3044">pcs_sds_rx_eyemon_en</a>         : 1;  <span class="comment">/**&lt; RX eyemon test enable. */</span>
<a name="l05456"></a>05456     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ad7274eba021520ea714f182e810cdd5a">pcs_sds_rx_pcm_ctrl</a>          : 4;  <span class="comment">/**&lt; &lt;11&gt;: Reserved.</span>
<a name="l05457"></a>05457 <span class="comment">                                                         &lt;10-8&gt;:</span>
<a name="l05458"></a>05458 <span class="comment">                                                           0x0 = 540mV.</span>
<a name="l05459"></a>05459 <span class="comment">                                                           0x1 = 540mV + 20mV.</span>
<a name="l05460"></a>05460 <span class="comment">                                                           0x2-0x3 = Reserved.</span>
<a name="l05461"></a>05461 <span class="comment">                                                           0x4 = 100-620mV (default).</span>
<a name="l05462"></a>05462 <span class="comment">                                                           0x5-0x7 = Reserved. */</span>
<a name="l05463"></a>05463     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a5baf1527450c2804caeb84dfbb4f6f93">rx_datarate_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Specifies the data rate when RX_DATARATE_OVRRD_EN is asserted:</span>
<a name="l05464"></a>05464 <span class="comment">                                                         0x0 = Full rate.</span>
<a name="l05465"></a>05465 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l05466"></a>05466 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l05467"></a>05467 <span class="comment">                                                         0x3 = 1/8 data rate. */</span>
<a name="l05468"></a>05468     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1c22679050f3deb1742827104ecebe9f">cfg_rx_pol_invert</a>            : 1;  <span class="comment">/**&lt; Invert the receive data. Allies with GSER()_LANE()_MISC_CFG_0[USE_PMA_POLARITY]</span>
<a name="l05469"></a>05469 <span class="comment">                                                         is deasserted. */</span>
<a name="l05470"></a>05470     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a4a1061f238fd89c80d963e36b64f628e">rx_subblk_pd_ovrrd_val</a>       : 5;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05471"></a>05471 <span class="preprocessor">#else</span>
<a name="l05472"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a4a1061f238fd89c80d963e36b64f628e">05472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a4a1061f238fd89c80d963e36b64f628e">rx_subblk_pd_ovrrd_val</a>       : 5;
<a name="l05473"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1c22679050f3deb1742827104ecebe9f">05473</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1c22679050f3deb1742827104ecebe9f">cfg_rx_pol_invert</a>            : 1;
<a name="l05474"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a5baf1527450c2804caeb84dfbb4f6f93">05474</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a5baf1527450c2804caeb84dfbb4f6f93">rx_datarate_ovrrd_val</a>        : 2;
<a name="l05475"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ad7274eba021520ea714f182e810cdd5a">05475</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ad7274eba021520ea714f182e810cdd5a">pcs_sds_rx_pcm_ctrl</a>          : 4;
<a name="l05476"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a9f1f9b91da65d30aab7c5ba0834e3044">05476</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a9f1f9b91da65d30aab7c5ba0834e3044">pcs_sds_rx_eyemon_en</a>         : 1;
<a name="l05477"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1d55018a7e52bb43f7ae1c72ddec198c">05477</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1d55018a7e52bb43f7ae1c72ddec198c">rx_resetn_ovrrd_val</a>          : 1;
<a name="l05478"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ab5d506d03feb82e20b9e4b1f95ae06c2">05478</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#ab5d506d03feb82e20b9e4b1f95ae06c2">pcs_rx_tristate_enable</a>       : 1;
<a name="l05479"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1b461dc6eb485ae514616f7c1a5959ce">05479</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#a1b461dc6eb485ae514616f7c1a5959ce">rx_datarate_ovrrd_en</a>         : 1;
<a name="l05480"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#aee03abb2a44b369a2612ad8bde74cf62">05480</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html#aee03abb2a44b369a2612ad8bde74cf62">reserved_16_63</a>               : 48;
<a name="l05481"></a>05481 <span class="preprocessor">#endif</span>
<a name="l05482"></a>05482 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#a40bc175af0a0cadb7f8ac06644d8684b">cn73xx</a>;
<a name="l05483"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html">05483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html">cvmx_gserx_lanex_rx_cfg_0_cn78xx</a> {
<a name="l05484"></a>05484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05485"></a>05485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9160f229f321ebfb92775b400fbcc522">reserved_16_63</a>               : 48;
<a name="l05486"></a>05486     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#adc49ca2078c6284c91e3c53e3488f5bb">rx_datarate_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for RX power state machine data rate signal. */</span>
<a name="l05487"></a>05487     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a7dba1384a829cf51083e18ccc303e674">pcs_sds_rx_tristate_enable</a>   : 1;  <span class="comment">/**&lt; RX termination high-Z enable. */</span>
<a name="l05488"></a>05488     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ac7f90a895f3905042eaec5022eee7e4f">rx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; This value overrides the RX power state machine rx_resetn control</span>
<a name="l05489"></a>05489 <span class="comment">                                                         signal when GSER()_LANE()_PWR_CTRL[RX_RESETN_OVRRD_EN] is set. */</span>
<a name="l05490"></a>05490     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ad8531095f147d0a0e806082866373dbe">pcs_sds_rx_eyemon_en</a>         : 1;  <span class="comment">/**&lt; RX eyemon test enable. */</span>
<a name="l05491"></a>05491     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ab6593db882218477d05d033f2388d25c">pcs_sds_rx_pcm_ctrl</a>          : 4;  <span class="comment">/**&lt; &lt;11&gt;: Reserved.</span>
<a name="l05492"></a>05492 <span class="comment">                                                         &lt;10-8&gt;:</span>
<a name="l05493"></a>05493 <span class="comment">                                                           0x0 = 540mV.</span>
<a name="l05494"></a>05494 <span class="comment">                                                           0x1 = 540mV + 20mV.</span>
<a name="l05495"></a>05495 <span class="comment">                                                           0x2-0x3 = Reserved.</span>
<a name="l05496"></a>05496 <span class="comment">                                                           0x4 = 100-620mV (default).</span>
<a name="l05497"></a>05497 <span class="comment">                                                           0x5-0x7 = Reserved. */</span>
<a name="l05498"></a>05498     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9030cba37a3da3e59367ad68865cfe98">rx_datarate_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Specifies the data rate when RX_DATARATE_OVRRD_EN is asserted:</span>
<a name="l05499"></a>05499 <span class="comment">                                                         0x0 = Full rate.</span>
<a name="l05500"></a>05500 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l05501"></a>05501 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l05502"></a>05502 <span class="comment">                                                         0x3 = 1/8 data rate. */</span>
<a name="l05503"></a>05503     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a99529113b6701174b0e966f79338231a">cfg_rx_pol_invert</a>            : 1;  <span class="comment">/**&lt; Invert the receive data. Allies with GSER()_LANE()_MISC_CFG_0[USE_PMA_POLARITY]</span>
<a name="l05504"></a>05504 <span class="comment">                                                         is deasserted. */</span>
<a name="l05505"></a>05505     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a83de8a6d2e8d224f72a28cd6e4114e61">rx_subblk_pd_ovrrd_val</a>       : 5;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05506"></a>05506 <span class="preprocessor">#else</span>
<a name="l05507"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a83de8a6d2e8d224f72a28cd6e4114e61">05507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a83de8a6d2e8d224f72a28cd6e4114e61">rx_subblk_pd_ovrrd_val</a>       : 5;
<a name="l05508"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a99529113b6701174b0e966f79338231a">05508</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a99529113b6701174b0e966f79338231a">cfg_rx_pol_invert</a>            : 1;
<a name="l05509"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9030cba37a3da3e59367ad68865cfe98">05509</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9030cba37a3da3e59367ad68865cfe98">rx_datarate_ovrrd_val</a>        : 2;
<a name="l05510"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ab6593db882218477d05d033f2388d25c">05510</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ab6593db882218477d05d033f2388d25c">pcs_sds_rx_pcm_ctrl</a>          : 4;
<a name="l05511"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ad8531095f147d0a0e806082866373dbe">05511</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ad8531095f147d0a0e806082866373dbe">pcs_sds_rx_eyemon_en</a>         : 1;
<a name="l05512"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ac7f90a895f3905042eaec5022eee7e4f">05512</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#ac7f90a895f3905042eaec5022eee7e4f">rx_resetn_ovrrd_val</a>          : 1;
<a name="l05513"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a7dba1384a829cf51083e18ccc303e674">05513</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a7dba1384a829cf51083e18ccc303e674">pcs_sds_rx_tristate_enable</a>   : 1;
<a name="l05514"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#adc49ca2078c6284c91e3c53e3488f5bb">05514</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#adc49ca2078c6284c91e3c53e3488f5bb">rx_datarate_ovrrd_en</a>         : 1;
<a name="l05515"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9160f229f321ebfb92775b400fbcc522">05515</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html#a9160f229f321ebfb92775b400fbcc522">reserved_16_63</a>               : 48;
<a name="l05516"></a>05516 <span class="preprocessor">#endif</span>
<a name="l05517"></a>05517 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#a41aeba0a09b8e4449f09a725f53bd164">cn78xx</a>;
<a name="l05518"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#abe390890d23b2bb904a592fcd829e4db">05518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn78xx.html">cvmx_gserx_lanex_rx_cfg_0_cn78xx</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#abe390890d23b2bb904a592fcd829e4db">cn78xxp1</a>;
<a name="l05519"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#afafa8c0b3fb91b8e3cb9cbc2be7a5ac6">05519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__0_1_1cvmx__gserx__lanex__rx__cfg__0__cn73xx.html">cvmx_gserx_lanex_rx_cfg_0_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html#afafa8c0b3fb91b8e3cb9cbc2be7a5ac6">cnf75xx</a>;
<a name="l05520"></a>05520 };
<a name="l05521"></a><a class="code" href="cvmx-gserx-defs_8h.html#afda4088da51fe1a7229c94c74ca54f7f">05521</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html" title="cvmx_gser::_lane::_rx_cfg_0">cvmx_gserx_lanex_rx_cfg_0</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__0.html" title="cvmx_gser::_lane::_rx_cfg_0">cvmx_gserx_lanex_rx_cfg_0_t</a>;
<a name="l05522"></a>05522 <span class="comment"></span>
<a name="l05523"></a>05523 <span class="comment">/**</span>
<a name="l05524"></a>05524 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_1</span>
<a name="l05525"></a>05525 <span class="comment"> *</span>
<a name="l05526"></a>05526 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05527"></a>05527 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05528"></a>05528 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05529"></a>05529 <span class="comment"> */</span>
<a name="l05530"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html">05530</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html" title="cvmx_gser::_lane::_rx_cfg_1">cvmx_gserx_lanex_rx_cfg_1</a> {
<a name="l05531"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a182000dc520be0e7e09f3c8cb4010c8c">05531</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a182000dc520be0e7e09f3c8cb4010c8c">u64</a>;
<a name="l05532"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">05532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">cvmx_gserx_lanex_rx_cfg_1_s</a> {
<a name="l05533"></a>05533 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05534"></a>05534 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a7846efb7c43535015041f8461be0d496">reserved_16_63</a>               : 48;
<a name="l05535"></a>05535     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a58190dbe8ee3c8a172de660343b342a7">rx_chpd_ovrrd_val</a>            : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05536"></a>05536     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a5a4cfd156c15b92359231f9a011436ea">pcs_sds_rx_os_men</a>            : 1;  <span class="comment">/**&lt; RX offset manual enable. */</span>
<a name="l05537"></a>05537     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a56e9b15e61758c7f3ecb055e63255062">eie_en_ovrrd_en</a>              : 1;  <span class="comment">/**&lt; Override enable for electrical-idle-exit circuit. */</span>
<a name="l05538"></a>05538     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3a2be73d243dd881dc89a925ffcd78c4">eie_en_ovrrd_val</a>             : 1;  <span class="comment">/**&lt; Override value for electrical-idle-exit circuit. */</span>
<a name="l05539"></a>05539     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#acb5690efe9e470f4abf5c9dcd38d3ebb">reserved_11_11</a>               : 1;
<a name="l05540"></a>05540     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a9881852b8d42b23b8e1f65c76f80eb01">rx_pcie_mode_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override enable for RX_PCIE_MODE_OVRRD_VAL. */</span>
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3f92f7ff7e2877925dd8f6526c641ff6">rx_pcie_mode_ovrrd_val</a>       : 1;  <span class="comment">/**&lt; Override value for RX_PCIE_MODE_OVRRD_VAL;</span>
<a name="l05542"></a>05542 <span class="comment">                                                         selects between RX terminations.</span>
<a name="l05543"></a>05543 <span class="comment">                                                         0x0 = pcs_sds_rx_terminate_to_vdda.</span>
<a name="l05544"></a>05544 <span class="comment">                                                         0x1 = VDDA. */</span>
<a name="l05545"></a>05545     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a467e4353f7ffe2981da60c5346fd1c89">cfg_rx_dll_locken</a>            : 1;  <span class="comment">/**&lt; Enable DLL lock when GSER()_LANE()_RX_MISC_OVRRD[CFG_RX_DLL_LOCKEN_OVRRD_EN] is asserted. */</span>
<a name="l05546"></a>05546     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a658f61398e814349069e839211b2a199">pcs_sds_rx_cdr_ssc_mode</a>      : 8;  <span class="comment">/**&lt; Per-lane RX CDR SSC control:</span>
<a name="l05547"></a>05547 <span class="comment">                                                         &lt;7:4&gt; = Reserved.</span>
<a name="l05548"></a>05548 <span class="comment">                                                         &lt;3&gt; = Clean SSC error flag.</span>
<a name="l05549"></a>05549 <span class="comment">                                                         &lt;2&gt; = Disable SSC filter.</span>
<a name="l05550"></a>05550 <span class="comment">                                                         &lt;1&gt; = Enable SSC value usage.</span>
<a name="l05551"></a>05551 <span class="comment">                                                         &lt;0&gt; = Reserved. */</span>
<a name="l05552"></a>05552 <span class="preprocessor">#else</span>
<a name="l05553"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a658f61398e814349069e839211b2a199">05553</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a658f61398e814349069e839211b2a199">pcs_sds_rx_cdr_ssc_mode</a>      : 8;
<a name="l05554"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a467e4353f7ffe2981da60c5346fd1c89">05554</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a467e4353f7ffe2981da60c5346fd1c89">cfg_rx_dll_locken</a>            : 1;
<a name="l05555"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3f92f7ff7e2877925dd8f6526c641ff6">05555</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3f92f7ff7e2877925dd8f6526c641ff6">rx_pcie_mode_ovrrd_val</a>       : 1;
<a name="l05556"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a9881852b8d42b23b8e1f65c76f80eb01">05556</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a9881852b8d42b23b8e1f65c76f80eb01">rx_pcie_mode_ovrrd_en</a>        : 1;
<a name="l05557"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#acb5690efe9e470f4abf5c9dcd38d3ebb">05557</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#acb5690efe9e470f4abf5c9dcd38d3ebb">reserved_11_11</a>               : 1;
<a name="l05558"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3a2be73d243dd881dc89a925ffcd78c4">05558</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a3a2be73d243dd881dc89a925ffcd78c4">eie_en_ovrrd_val</a>             : 1;
<a name="l05559"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a56e9b15e61758c7f3ecb055e63255062">05559</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a56e9b15e61758c7f3ecb055e63255062">eie_en_ovrrd_en</a>              : 1;
<a name="l05560"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a5a4cfd156c15b92359231f9a011436ea">05560</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a5a4cfd156c15b92359231f9a011436ea">pcs_sds_rx_os_men</a>            : 1;
<a name="l05561"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a58190dbe8ee3c8a172de660343b342a7">05561</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a58190dbe8ee3c8a172de660343b342a7">rx_chpd_ovrrd_val</a>            : 1;
<a name="l05562"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a7846efb7c43535015041f8461be0d496">05562</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html#a7846efb7c43535015041f8461be0d496">reserved_16_63</a>               : 48;
<a name="l05563"></a>05563 <span class="preprocessor">#endif</span>
<a name="l05564"></a>05564 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#ae6e05f53a440e89375224afb6d8f3359">s</a>;
<a name="l05565"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#ad8a8ddfbcfad0df73e54c3a969f50dee">05565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">cvmx_gserx_lanex_rx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#ad8a8ddfbcfad0df73e54c3a969f50dee">cn73xx</a>;
<a name="l05566"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#aabc42f4eaf1db60d17fdd54e0b5d6e0a">05566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">cvmx_gserx_lanex_rx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#aabc42f4eaf1db60d17fdd54e0b5d6e0a">cn78xx</a>;
<a name="l05567"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a473e533eea40d5908742fdaa553fc025">05567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">cvmx_gserx_lanex_rx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a473e533eea40d5908742fdaa553fc025">cn78xxp1</a>;
<a name="l05568"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a15bd249551459680a1be501d7f4e4096">05568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__1_1_1cvmx__gserx__lanex__rx__cfg__1__s.html">cvmx_gserx_lanex_rx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html#a15bd249551459680a1be501d7f4e4096">cnf75xx</a>;
<a name="l05569"></a>05569 };
<a name="l05570"></a><a class="code" href="cvmx-gserx-defs_8h.html#a54888d05e4999d11858a6fc639e139bc">05570</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html" title="cvmx_gser::_lane::_rx_cfg_1">cvmx_gserx_lanex_rx_cfg_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__1.html" title="cvmx_gser::_lane::_rx_cfg_1">cvmx_gserx_lanex_rx_cfg_1_t</a>;
<a name="l05571"></a>05571 <span class="comment"></span>
<a name="l05572"></a>05572 <span class="comment">/**</span>
<a name="l05573"></a>05573 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_2</span>
<a name="l05574"></a>05574 <span class="comment"> *</span>
<a name="l05575"></a>05575 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05576"></a>05576 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05577"></a>05577 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05578"></a>05578 <span class="comment"> */</span>
<a name="l05579"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html">05579</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html" title="cvmx_gser::_lane::_rx_cfg_2">cvmx_gserx_lanex_rx_cfg_2</a> {
<a name="l05580"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#acb0ed562e94bb6e2d0d06c4a134db5de">05580</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#acb0ed562e94bb6e2d0d06c4a134db5de">u64</a>;
<a name="l05581"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">05581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">cvmx_gserx_lanex_rx_cfg_2_s</a> {
<a name="l05582"></a>05582 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05583"></a>05583 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#ade669d66a200a4a514f34b434af266c5">reserved_15_63</a>               : 49;
<a name="l05584"></a>05584     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a0cc42ff1c06c779d32272f2efac42a3b">pcs_sds_rx_terminate_to_vdda</a> : 1;  <span class="comment">/**&lt; RX termination control:</span>
<a name="l05585"></a>05585 <span class="comment">                                                         0 = Floating.</span>
<a name="l05586"></a>05586 <span class="comment">                                                         1 = Terminate to sds_vdda. */</span>
<a name="l05587"></a>05587     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#aad80a976eecd5076e01998380b45dd22">pcs_sds_rx_sampler_boost</a>     : 2;  <span class="comment">/**&lt; Controls amount of boost.</span>
<a name="l05588"></a>05588 <span class="comment">                                                         Note that this control can negatively impact reliability. */</span>
<a name="l05589"></a>05589     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a5f99d2294fffc270f1706625b2b0c83f">pcs_sds_rx_sampler_boost_en</a>  : 1;  <span class="comment">/**&lt; Faster sampler c2q.</span>
<a name="l05590"></a>05590 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l05591"></a>05591     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a7577ce9dd6c857c9f130c17d1793174d">reserved_10_10</a>               : 1;
<a name="l05592"></a>05592     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a768c38f343c56dd8dc7b3542a94e1fc9">rx_sds_rx_agc_mval</a>           : 10; <span class="comment">/**&lt; AGC manual value used when</span>
<a name="l05593"></a>05593 <span class="comment">                                                         GSER()_LANE()_RX_CFG_5[RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL]</span>
<a name="l05594"></a>05594 <span class="comment">                                                         are set.</span>
<a name="l05595"></a>05595 <span class="comment">                                                         &lt;9:8&gt;: Reserved.</span>
<a name="l05596"></a>05596 <span class="comment">                                                         &lt;7:4&gt;: Pre-CTLE (continuous time linear equalizer) gain (steps of approximately 0.75dB):</span>
<a name="l05597"></a>05597 <span class="comment">                                                         _ 0x0 = -6dB.</span>
<a name="l05598"></a>05598 <span class="comment">                                                         _ 0x1 = -5dB.</span>
<a name="l05599"></a>05599 <span class="comment">                                                         _ 0xF = +5dB.</span>
<a name="l05600"></a>05600 <span class="comment">                                                         &lt;3:0&gt;: Post-CTLE gain (steps of 0.0875):</span>
<a name="l05601"></a>05601 <span class="comment">                                                         _ 0x0 = lowest.</span>
<a name="l05602"></a>05602 <span class="comment">                                                         _ 0xF = lowest * 2.3125.</span>
<a name="l05603"></a>05603 <span class="comment">                                                         Recommended settings:</span>
<a name="l05604"></a>05604 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;</span>
<a name="l05605"></a>05605 <span class="comment">                                                         5 Gbaud, pre-CTLE, post-CTLE, and peaking control settings should be manually</span>
<a name="l05606"></a>05606 <span class="comment">                                                         configured. GSER()_LANE()_RX_CFG_5[RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL]</span>
<a name="l05607"></a>05607 <span class="comment">                                                         should both be set, [RX_SDS_RX_AGC_MVAL] has the pre and post settings,</span>
<a name="l05608"></a>05608 <span class="comment">                                                         and GSER()_LANE()_RX_CTLE_CTRL[PCS_SDS_RX_CTLE_ZERO] controls equalizer</span>
<a name="l05609"></a>05609 <span class="comment">                                                         peaking.</span>
<a name="l05610"></a>05610 <span class="comment">                                                         The [RX_SDS_RX_AGC_MVAL] settings should be derived from signal integrity</span>
<a name="l05611"></a>05611 <span class="comment">                                                         simulations with the IBIS-AMI model supplied by Cavium when</span>
<a name="l05612"></a>05612 <span class="comment">                                                         GSER()_LANE()_RX_CFG_5[RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL] are set. */</span>
<a name="l05613"></a>05613 <span class="preprocessor">#else</span>
<a name="l05614"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a768c38f343c56dd8dc7b3542a94e1fc9">05614</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a768c38f343c56dd8dc7b3542a94e1fc9">rx_sds_rx_agc_mval</a>           : 10;
<a name="l05615"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a7577ce9dd6c857c9f130c17d1793174d">05615</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a7577ce9dd6c857c9f130c17d1793174d">reserved_10_10</a>               : 1;
<a name="l05616"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a5f99d2294fffc270f1706625b2b0c83f">05616</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a5f99d2294fffc270f1706625b2b0c83f">pcs_sds_rx_sampler_boost_en</a>  : 1;
<a name="l05617"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#aad80a976eecd5076e01998380b45dd22">05617</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#aad80a976eecd5076e01998380b45dd22">pcs_sds_rx_sampler_boost</a>     : 2;
<a name="l05618"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a0cc42ff1c06c779d32272f2efac42a3b">05618</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#a0cc42ff1c06c779d32272f2efac42a3b">pcs_sds_rx_terminate_to_vdda</a> : 1;
<a name="l05619"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#ade669d66a200a4a514f34b434af266c5">05619</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html#ade669d66a200a4a514f34b434af266c5">reserved_15_63</a>               : 49;
<a name="l05620"></a>05620 <span class="preprocessor">#endif</span>
<a name="l05621"></a>05621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a8be06ce4bdd69f7da361adc2383d09b1">s</a>;
<a name="l05622"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#aeb0e9f18fce6769ca78badcc643ac723">05622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">cvmx_gserx_lanex_rx_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#aeb0e9f18fce6769ca78badcc643ac723">cn73xx</a>;
<a name="l05623"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a59f60617b7cb55e34087c36dfad6c669">05623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">cvmx_gserx_lanex_rx_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a59f60617b7cb55e34087c36dfad6c669">cn78xx</a>;
<a name="l05624"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a1ff0c6a283e16edffb36ce5f8ac83069">05624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">cvmx_gserx_lanex_rx_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a1ff0c6a283e16edffb36ce5f8ac83069">cn78xxp1</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a7b66d863d7b27b29a9b6220cb8adb9fe">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__2_1_1cvmx__gserx__lanex__rx__cfg__2__s.html">cvmx_gserx_lanex_rx_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html#a7b66d863d7b27b29a9b6220cb8adb9fe">cnf75xx</a>;
<a name="l05626"></a>05626 };
<a name="l05627"></a><a class="code" href="cvmx-gserx-defs_8h.html#a34e17aecacfcf314931ce9f81dee492a">05627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html" title="cvmx_gser::_lane::_rx_cfg_2">cvmx_gserx_lanex_rx_cfg_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__2.html" title="cvmx_gser::_lane::_rx_cfg_2">cvmx_gserx_lanex_rx_cfg_2_t</a>;
<a name="l05628"></a>05628 <span class="comment"></span>
<a name="l05629"></a>05629 <span class="comment">/**</span>
<a name="l05630"></a>05630 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_3</span>
<a name="l05631"></a>05631 <span class="comment"> *</span>
<a name="l05632"></a>05632 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05633"></a>05633 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05634"></a>05634 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05635"></a>05635 <span class="comment"> */</span>
<a name="l05636"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html">05636</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html" title="cvmx_gser::_lane::_rx_cfg_3">cvmx_gserx_lanex_rx_cfg_3</a> {
<a name="l05637"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#aacaefb7d28c4a289f99fe6e32f18e31d">05637</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#aacaefb7d28c4a289f99fe6e32f18e31d">u64</a>;
<a name="l05638"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">05638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">cvmx_gserx_lanex_rx_cfg_3_s</a> {
<a name="l05639"></a>05639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05640"></a>05640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#ae5380bac4fcac56e5359596830881973">reserved_16_63</a>               : 48;
<a name="l05641"></a>05641     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#a3a5834a90170a308353b42ed2618a865">cfg_rx_errdet_ctrl</a>           : 16; <span class="comment">/**&lt; RX adaptive equalizer control.</span>
<a name="l05642"></a>05642 <span class="comment">                                                         Value of pcs_sds_rx_err_det_ctrl when</span>
<a name="l05643"></a>05643 <span class="comment">                                                         GSER()_LANE()_RX_MISC_OVRRD[CFG_RS_ERRDET_CTRL_OVRRD_EN]</span>
<a name="l05644"></a>05644 <span class="comment">                                                         is set.</span>
<a name="l05645"></a>05645 <span class="comment">                                                         &lt;15:13&gt;: Starting delta (6.7mV/step, 13.4mV + 6.7mV*N).</span>
<a name="l05646"></a>05646 <span class="comment">                                                         &lt;12:10&gt;: Minimum delta to adapt to (6.7mV/step, 13.4mV + 6.7mV*N).</span>
<a name="l05647"></a>05647 <span class="comment">                                                         &lt;9:7&gt;: Window mode (PM) delta (6.7mV/step, 13.4mV + 6.7mV*N).</span>
<a name="l05648"></a>05648 <span class="comment">                                                         &lt;6&gt;: Enable DFE for edge samplers.</span>
<a name="l05649"></a>05649 <span class="comment">                                                         &lt;5:4&gt;: Edge sampler DEF alpha:</span>
<a name="l05650"></a>05650 <span class="comment">                                                         0x0 = 1/4.</span>
<a name="l05651"></a>05651 <span class="comment">                                                         0x1 = 1/2.</span>
<a name="l05652"></a>05652 <span class="comment">                                                         0x2 = 3/4.</span>
<a name="l05653"></a>05653 <span class="comment">                                                         0x3 = 1.</span>
<a name="l05654"></a>05654 <span class="comment">                                                         &lt;3:0&gt;: Q/QB error sampler 1 threshold, 6.7mV/step. */</span>
<a name="l05655"></a>05655 <span class="preprocessor">#else</span>
<a name="l05656"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#a3a5834a90170a308353b42ed2618a865">05656</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#a3a5834a90170a308353b42ed2618a865">cfg_rx_errdet_ctrl</a>           : 16;
<a name="l05657"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#ae5380bac4fcac56e5359596830881973">05657</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html#ae5380bac4fcac56e5359596830881973">reserved_16_63</a>               : 48;
<a name="l05658"></a>05658 <span class="preprocessor">#endif</span>
<a name="l05659"></a>05659 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#aba3823486788c83d6325fa9f82da5a7e">s</a>;
<a name="l05660"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#aaa7241b3768f0d037124109d379e7f56">05660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">cvmx_gserx_lanex_rx_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#aaa7241b3768f0d037124109d379e7f56">cn73xx</a>;
<a name="l05661"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#a0c4554bc9819c10d1ce1bf59296616bb">05661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">cvmx_gserx_lanex_rx_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#a0c4554bc9819c10d1ce1bf59296616bb">cn78xx</a>;
<a name="l05662"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#ae0ab377b5ab00edd34fdaa8013245537">05662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">cvmx_gserx_lanex_rx_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#ae0ab377b5ab00edd34fdaa8013245537">cn78xxp1</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#a90225dee1617635b8c108d3088db99d3">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__3_1_1cvmx__gserx__lanex__rx__cfg__3__s.html">cvmx_gserx_lanex_rx_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html#a90225dee1617635b8c108d3088db99d3">cnf75xx</a>;
<a name="l05664"></a>05664 };
<a name="l05665"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa276d0a2078ac74c48f82e24e1015ad5">05665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html" title="cvmx_gser::_lane::_rx_cfg_3">cvmx_gserx_lanex_rx_cfg_3</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__3.html" title="cvmx_gser::_lane::_rx_cfg_3">cvmx_gserx_lanex_rx_cfg_3_t</a>;
<a name="l05666"></a>05666 <span class="comment"></span>
<a name="l05667"></a>05667 <span class="comment">/**</span>
<a name="l05668"></a>05668 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_4</span>
<a name="l05669"></a>05669 <span class="comment"> *</span>
<a name="l05670"></a>05670 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05671"></a>05671 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05672"></a>05672 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05673"></a>05673 <span class="comment"> */</span>
<a name="l05674"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html">05674</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html" title="cvmx_gser::_lane::_rx_cfg_4">cvmx_gserx_lanex_rx_cfg_4</a> {
<a name="l05675"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a0f8bbf8d4d1b64f1b15db71cf9be0eaf">05675</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a0f8bbf8d4d1b64f1b15db71cf9be0eaf">u64</a>;
<a name="l05676"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">05676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">cvmx_gserx_lanex_rx_cfg_4_s</a> {
<a name="l05677"></a>05677 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05678"></a>05678 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#a5eace0cf8563f7cbd2f731d1157c05b2">reserved_16_63</a>               : 48;
<a name="l05679"></a>05679     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#ad6d3405273e95a332aa4b6dad002c558">cfg_rx_errdet_ctrl</a>           : 16; <span class="comment">/**&lt; RX adaptive equalizer control.</span>
<a name="l05680"></a>05680 <span class="comment">                                                         Value of pcs_sds_rx_err_det_ctrl when</span>
<a name="l05681"></a>05681 <span class="comment">                                                         GSER()_LANE()_RX_MISC_OVRRD[CFG_RS_ERRDET_CTRL_OVRRD_EN] is set.</span>
<a name="l05682"></a>05682 <span class="comment">                                                         &lt;15:14&gt;: Reserved.</span>
<a name="l05683"></a>05683 <span class="comment">                                                         &lt;13:8&gt;: Q/QB error sampler 0 threshold, 6.7mV/step, used for training/LMS.</span>
<a name="l05684"></a>05684 <span class="comment">                                                         &lt;7&gt;: Enable Window mode, after training has finished.</span>
<a name="l05685"></a>05685 <span class="comment">                                                         &lt;6:5&gt;: Control sds_pcs_rx_vma_status[15:8].</span>
<a name="l05686"></a>05686 <span class="comment">                                                              0x0 = window counter[19:12] (FOM).</span>
<a name="l05687"></a>05687 <span class="comment">                                                              0x1 = window counter[11:4].</span>
<a name="l05688"></a>05688 <span class="comment">                                                              0x2 = CTLE pole, SDLL_IQ.</span>
<a name="l05689"></a>05689 <span class="comment">                                                              0x3 = pre-CTLE gain, CTLE peak.</span>
<a name="l05690"></a>05690 <span class="comment">                                                         &lt;4&gt;: Offset cancellation enable.</span>
<a name="l05691"></a>05691 <span class="comment">                                                         &lt;3:0&gt;: Max CTLE peak setting during training when pcs_sds_rx_vma_ctl[7] is set in</span>
<a name="l05692"></a>05692 <span class="comment">                                                         GSER()_LANE()_RX_VMA_CTRL. */</span>
<a name="l05693"></a>05693 <span class="preprocessor">#else</span>
<a name="l05694"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#ad6d3405273e95a332aa4b6dad002c558">05694</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#ad6d3405273e95a332aa4b6dad002c558">cfg_rx_errdet_ctrl</a>           : 16;
<a name="l05695"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#a5eace0cf8563f7cbd2f731d1157c05b2">05695</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html#a5eace0cf8563f7cbd2f731d1157c05b2">reserved_16_63</a>               : 48;
<a name="l05696"></a>05696 <span class="preprocessor">#endif</span>
<a name="l05697"></a>05697 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a6c30841e4ccae41183d0ac65c65b051a">s</a>;
<a name="l05698"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a4338a6c924a0a15db6ca924225d253c1">05698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">cvmx_gserx_lanex_rx_cfg_4_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a4338a6c924a0a15db6ca924225d253c1">cn73xx</a>;
<a name="l05699"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a0cd9e0eb98aea679f3202e74ac984408">05699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">cvmx_gserx_lanex_rx_cfg_4_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a0cd9e0eb98aea679f3202e74ac984408">cn78xx</a>;
<a name="l05700"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#adb8c3fbe9e59892106e1f3d083cfaaf5">05700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">cvmx_gserx_lanex_rx_cfg_4_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#adb8c3fbe9e59892106e1f3d083cfaaf5">cn78xxp1</a>;
<a name="l05701"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a125067111ea77f042397fe55cbe59d2b">05701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__4_1_1cvmx__gserx__lanex__rx__cfg__4__s.html">cvmx_gserx_lanex_rx_cfg_4_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html#a125067111ea77f042397fe55cbe59d2b">cnf75xx</a>;
<a name="l05702"></a>05702 };
<a name="l05703"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa904ce029ecf4106ea89a3823f81c983">05703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html" title="cvmx_gser::_lane::_rx_cfg_4">cvmx_gserx_lanex_rx_cfg_4</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__4.html" title="cvmx_gser::_lane::_rx_cfg_4">cvmx_gserx_lanex_rx_cfg_4_t</a>;
<a name="l05704"></a>05704 <span class="comment"></span>
<a name="l05705"></a>05705 <span class="comment">/**</span>
<a name="l05706"></a>05706 <span class="comment"> * cvmx_gser#_lane#_rx_cfg_5</span>
<a name="l05707"></a>05707 <span class="comment"> *</span>
<a name="l05708"></a>05708 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05709"></a>05709 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05710"></a>05710 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05711"></a>05711 <span class="comment"> */</span>
<a name="l05712"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html">05712</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html" title="cvmx_gser::_lane::_rx_cfg_5">cvmx_gserx_lanex_rx_cfg_5</a> {
<a name="l05713"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a7c2d8c2d6235f82bec8dd9e6a56fcbf6">05713</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a7c2d8c2d6235f82bec8dd9e6a56fcbf6">u64</a>;
<a name="l05714"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">05714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">cvmx_gserx_lanex_rx_cfg_5_s</a> {
<a name="l05715"></a>05715 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05716"></a>05716 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a42c0fa0e4e0f28063530514778a52a64">reserved_5_63</a>                : 59;
<a name="l05717"></a>05717     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ae5e99854f618569bd99d78fc5cbaa30d">rx_agc_men_ovrrd_en</a>          : 1;  <span class="comment">/**&lt; Override enable for AGC manual mode.</span>
<a name="l05718"></a>05718 <span class="comment">                                                         Recommended settings:</span>
<a name="l05719"></a>05719 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;</span>
<a name="l05720"></a>05720 <span class="comment">                                                         5 Gbaud, pre-CTLE, post-CTLE, and peaking control settings should be manually</span>
<a name="l05721"></a>05721 <span class="comment">                                                         configured. [RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL] should both be set,</span>
<a name="l05722"></a>05722 <span class="comment">                                                         GSER()_LANE()_RX_CFG_2[RX_SDS_RX_AGC_MVAL] has the pre and post settings,</span>
<a name="l05723"></a>05723 <span class="comment">                                                         and GSER()_LANE()_RX_CTLE_CTRL[PCS_SDS_RX_CTLE_ZERO] controls equalizer</span>
<a name="l05724"></a>05724 <span class="comment">                                                         peaking. */</span>
<a name="l05725"></a>05725     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ad42f2f63ec456aa14903be110119e791">rx_agc_men_ovrrd_val</a>         : 1;  <span class="comment">/**&lt; Override value for AGC manual mode.</span>
<a name="l05726"></a>05726 <span class="comment">                                                         Recommended settings:</span>
<a name="l05727"></a>05727 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;</span>
<a name="l05728"></a>05728 <span class="comment">                                                         5 Gbaud, pre-CTLE, post-CTLE, and peaking control settings should be manually</span>
<a name="l05729"></a>05729 <span class="comment">                                                         configured. [RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL] should both be set,</span>
<a name="l05730"></a>05730 <span class="comment">                                                         GSER()_LANE()_RX_CFG_2[RX_SDS_RX_AGC_MVAL] has the pre and post settings,</span>
<a name="l05731"></a>05731 <span class="comment">                                                         and GSER()_LANE()_RX_CTLE_CTRL[PCS_SDS_RX_CTLE_ZERO] controls equalizer</span>
<a name="l05732"></a>05732 <span class="comment">                                                         peaking. */</span>
<a name="l05733"></a>05733     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a3c1c06b7acd1a8ac933f4ccb3beb5ee0">rx_widthsel_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for RX width select to the SerDes pcs_sds_rx_widthsel. */</span>
<a name="l05734"></a>05734     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a261c66fca356b82b9ab6373cef6dc9e1">rx_widthsel_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Override value for RX width select to the SerDes pcs_sds_rx_widthsel.</span>
<a name="l05735"></a>05735 <span class="comment">                                                         0x0 = 8-bit raw data.</span>
<a name="l05736"></a>05736 <span class="comment">                                                         0x1 = 10-bit raw data.</span>
<a name="l05737"></a>05737 <span class="comment">                                                         0x2 = 16-bit raw data.</span>
<a name="l05738"></a>05738 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l05739"></a>05739 <span class="preprocessor">#else</span>
<a name="l05740"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a261c66fca356b82b9ab6373cef6dc9e1">05740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a261c66fca356b82b9ab6373cef6dc9e1">rx_widthsel_ovrrd_val</a>        : 2;
<a name="l05741"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a3c1c06b7acd1a8ac933f4ccb3beb5ee0">05741</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a3c1c06b7acd1a8ac933f4ccb3beb5ee0">rx_widthsel_ovrrd_en</a>         : 1;
<a name="l05742"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ad42f2f63ec456aa14903be110119e791">05742</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ad42f2f63ec456aa14903be110119e791">rx_agc_men_ovrrd_val</a>         : 1;
<a name="l05743"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ae5e99854f618569bd99d78fc5cbaa30d">05743</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#ae5e99854f618569bd99d78fc5cbaa30d">rx_agc_men_ovrrd_en</a>          : 1;
<a name="l05744"></a><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a42c0fa0e4e0f28063530514778a52a64">05744</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html#a42c0fa0e4e0f28063530514778a52a64">reserved_5_63</a>                : 59;
<a name="l05745"></a>05745 <span class="preprocessor">#endif</span>
<a name="l05746"></a>05746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#ac84812030ac60ead7e804ee5110debbb">s</a>;
<a name="l05747"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a9e5ce89894e1609e72bc7448edf636ba">05747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">cvmx_gserx_lanex_rx_cfg_5_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a9e5ce89894e1609e72bc7448edf636ba">cn73xx</a>;
<a name="l05748"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#adf6e2208baf082cf27e94cccce18a4dd">05748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">cvmx_gserx_lanex_rx_cfg_5_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#adf6e2208baf082cf27e94cccce18a4dd">cn78xx</a>;
<a name="l05749"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a576d79834c784947ff724975559a47e6">05749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">cvmx_gserx_lanex_rx_cfg_5_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#a576d79834c784947ff724975559a47e6">cn78xxp1</a>;
<a name="l05750"></a><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#acb2257ac1dc9771153000fb4d1a6ea87">05750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__cfg__5_1_1cvmx__gserx__lanex__rx__cfg__5__s.html">cvmx_gserx_lanex_rx_cfg_5_s</a>    <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html#acb2257ac1dc9771153000fb4d1a6ea87">cnf75xx</a>;
<a name="l05751"></a>05751 };
<a name="l05752"></a><a class="code" href="cvmx-gserx-defs_8h.html#aab285122e87483bb30c572a4dd728fde">05752</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html" title="cvmx_gser::_lane::_rx_cfg_5">cvmx_gserx_lanex_rx_cfg_5</a> <a class="code" href="unioncvmx__gserx__lanex__rx__cfg__5.html" title="cvmx_gser::_lane::_rx_cfg_5">cvmx_gserx_lanex_rx_cfg_5_t</a>;
<a name="l05753"></a>05753 <span class="comment"></span>
<a name="l05754"></a>05754 <span class="comment">/**</span>
<a name="l05755"></a>05755 <span class="comment"> * cvmx_gser#_lane#_rx_ctle_ctrl</span>
<a name="l05756"></a>05756 <span class="comment"> *</span>
<a name="l05757"></a>05757 <span class="comment"> * These are the RAW PCS per-lane RX CTLE control registers.</span>
<a name="l05758"></a>05758 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l05759"></a>05759 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05760"></a>05760 <span class="comment"> */</span>
<a name="l05761"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html">05761</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html" title="cvmx_gser::_lane::_rx_ctle_ctrl">cvmx_gserx_lanex_rx_ctle_ctrl</a> {
<a name="l05762"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#aa3f038a91a4b03a566166c0f87069489">05762</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#aa3f038a91a4b03a566166c0f87069489">u64</a>;
<a name="l05763"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">05763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a> {
<a name="l05764"></a>05764 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05765"></a>05765 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1682d1d6a1f0b661c726dd7493b43a57">reserved_16_63</a>               : 48;
<a name="l05766"></a>05766     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a29981ed9732522d64b2ed9011b0fe5c1">pcs_sds_rx_ctle_bias_ctrl</a>    : 2;  <span class="comment">/**&lt; CTLE bias trim bits.</span>
<a name="l05767"></a>05767 <span class="comment">                                                         0x0 = -10%.</span>
<a name="l05768"></a>05768 <span class="comment">                                                         0x1 =  0%.</span>
<a name="l05769"></a>05769 <span class="comment">                                                         0x2 = +5%.</span>
<a name="l05770"></a>05770 <span class="comment">                                                         0x3 = +10%. */</span>
<a name="l05771"></a>05771     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a17289ef65483a3d08c7c25dcc39a4a23">pcs_sds_rx_ctle_zero</a>         : 4;  <span class="comment">/**&lt; Equalizer peaking control.</span>
<a name="l05772"></a>05772 <span class="comment">                                                         Recommended settings:</span>
<a name="l05773"></a>05773 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;</span>
<a name="l05774"></a>05774 <span class="comment">                                                         5Gbaud, pre-CTLE, post-CTLE, and peaking control settings should be manually</span>
<a name="l05775"></a>05775 <span class="comment">                                                         configured. GSER()_LANE()_RX_CFG_5[RX_AGC_MEN_OVRRD_EN,RX_AGC_MEN_OVRRD_VAL]</span>
<a name="l05776"></a>05776 <span class="comment">                                                         should both be set, GSER()_LANE()_RX_CFG_2[RX_SDS_RX_AGC_MVAL] has the</span>
<a name="l05777"></a>05777 <span class="comment">                                                         pre and post settings, and [PCS_SDS_RX_CTLE_ZERO] controls equalizer</span>
<a name="l05778"></a>05778 <span class="comment">                                                         peaking.</span>
<a name="l05779"></a>05779 <span class="comment">                                                         The [PCS_SDS_RX_CTLE_ZERO] setting should be derived from signal integrity</span>
<a name="l05780"></a>05780 <span class="comment">                                                         simulations with the IBIS-AMI model supplied by Cavium when auto-negotiated</span>
<a name="l05781"></a>05781 <span class="comment">                                                         link training is not present and link speed &lt; 5 Gbaud. */</span>
<a name="l05782"></a>05782     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#afd6f436cdb9fdb194a58786814e612b2">rx_ctle_pole_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Equalizer pole adjustment override enable. */</span>
<a name="l05783"></a>05783     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a3aefcc763f314e373bc8080558f09c17">rx_ctle_pole_ovrrd_val</a>       : 4;  <span class="comment">/**&lt; Equalizer pole adjustment override value.</span>
<a name="l05784"></a>05784 <span class="comment">                                                         RX precorrelation sample counter control</span>
<a name="l05785"></a>05785 <span class="comment">                                                         bit 3: Optimize CTLE during training.</span>
<a name="l05786"></a>05786 <span class="comment">                                                         bit 2: Turn off DFE1 for edge samplers.</span>
<a name="l05787"></a>05787 <span class="comment">                                                         bits 1:0:</span>
<a name="l05788"></a>05788 <span class="comment">                                                         0x0 = ~ 5dB of peaking at 4.0 GHz.</span>
<a name="l05789"></a>05789 <span class="comment">                                                         0x1 = ~10dB of peaking at 5.0 GHz.</span>
<a name="l05790"></a>05790 <span class="comment">                                                         0x2 = ~15dB of peaking at 5.5 GHz.</span>
<a name="l05791"></a>05791 <span class="comment">                                                         0x3 = ~20dB of peaking at 6.0 GHz. */</span>
<a name="l05792"></a>05792     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a33e8c240a9114e26911dd06e2fb674d6">pcs_sds_rx_ctle_pole_max</a>     : 2;  <span class="comment">/**&lt; Maximum pole value (for VMA adaption, not applicable in manual mode). */</span>
<a name="l05793"></a>05793     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1842ada1aa06211300f0c133748a017a">pcs_sds_rx_ctle_pole_min</a>     : 2;  <span class="comment">/**&lt; Minimum pole value (for VMA adaption, not applicable in manual mode). */</span>
<a name="l05794"></a>05794     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#af68c0857715f4e680dd2b1a362a1f881">pcs_sds_rx_ctle_pole_step</a>    : 1;  <span class="comment">/**&lt; Step pole value (for VMA adaption, not applicable in manual mode). */</span>
<a name="l05795"></a>05795 <span class="preprocessor">#else</span>
<a name="l05796"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#af68c0857715f4e680dd2b1a362a1f881">05796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#af68c0857715f4e680dd2b1a362a1f881">pcs_sds_rx_ctle_pole_step</a>    : 1;
<a name="l05797"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1842ada1aa06211300f0c133748a017a">05797</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1842ada1aa06211300f0c133748a017a">pcs_sds_rx_ctle_pole_min</a>     : 2;
<a name="l05798"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a33e8c240a9114e26911dd06e2fb674d6">05798</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a33e8c240a9114e26911dd06e2fb674d6">pcs_sds_rx_ctle_pole_max</a>     : 2;
<a name="l05799"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a3aefcc763f314e373bc8080558f09c17">05799</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a3aefcc763f314e373bc8080558f09c17">rx_ctle_pole_ovrrd_val</a>       : 4;
<a name="l05800"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#afd6f436cdb9fdb194a58786814e612b2">05800</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#afd6f436cdb9fdb194a58786814e612b2">rx_ctle_pole_ovrrd_en</a>        : 1;
<a name="l05801"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a17289ef65483a3d08c7c25dcc39a4a23">05801</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a17289ef65483a3d08c7c25dcc39a4a23">pcs_sds_rx_ctle_zero</a>         : 4;
<a name="l05802"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a29981ed9732522d64b2ed9011b0fe5c1">05802</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a29981ed9732522d64b2ed9011b0fe5c1">pcs_sds_rx_ctle_bias_ctrl</a>    : 2;
<a name="l05803"></a><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1682d1d6a1f0b661c726dd7493b43a57">05803</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1682d1d6a1f0b661c726dd7493b43a57">reserved_16_63</a>               : 48;
<a name="l05804"></a>05804 <span class="preprocessor">#endif</span>
<a name="l05805"></a>05805 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#aaeb37601ccf2f74689ffbd5e576ab665">s</a>;
<a name="l05806"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#ae0b3fa02d50d579e223307d22994e313">05806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#ae0b3fa02d50d579e223307d22994e313">cn73xx</a>;
<a name="l05807"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a8975443fafd77759492f57d691c2bc53">05807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a8975443fafd77759492f57d691c2bc53">cn78xx</a>;
<a name="l05808"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a8cdf80752d4f123ba05d5e4c61bb1fac">05808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a8cdf80752d4f123ba05d5e4c61bb1fac">cn78xxp1</a>;
<a name="l05809"></a><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a2affe4d5d1488fd7732166bca605f189">05809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html#a2affe4d5d1488fd7732166bca605f189">cnf75xx</a>;
<a name="l05810"></a>05810 };
<a name="l05811"></a><a class="code" href="cvmx-gserx-defs_8h.html#aedc9c1574903e58cafee5278914335a1">05811</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html" title="cvmx_gser::_lane::_rx_ctle_ctrl">cvmx_gserx_lanex_rx_ctle_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html" title="cvmx_gser::_lane::_rx_ctle_ctrl">cvmx_gserx_lanex_rx_ctle_ctrl_t</a>;
<a name="l05812"></a>05812 <span class="comment"></span>
<a name="l05813"></a>05813 <span class="comment">/**</span>
<a name="l05814"></a>05814 <span class="comment"> * cvmx_gser#_lane#_rx_loop_ctrl</span>
<a name="l05815"></a>05815 <span class="comment"> *</span>
<a name="l05816"></a>05816 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05817"></a>05817 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05818"></a>05818 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05819"></a>05819 <span class="comment"> */</span>
<a name="l05820"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html">05820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html" title="cvmx_gser::_lane::_rx_loop_ctrl">cvmx_gserx_lanex_rx_loop_ctrl</a> {
<a name="l05821"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#a206f4013461c279b3649e9102e5b346c">05821</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#a206f4013461c279b3649e9102e5b346c">u64</a>;
<a name="l05822"></a><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">05822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">cvmx_gserx_lanex_rx_loop_ctrl_s</a> {
<a name="l05823"></a>05823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05824"></a>05824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#afaf7691df016c00058c962ce2e9c4689">reserved_12_63</a>               : 52;
<a name="l05825"></a>05825     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#aaa457844ecd534bec0e3e7bb9df46b03">fast_dll_lock</a>                : 1;  <span class="comment">/**&lt; Assert to enable fast DLL lock (for simulation purposes only). */</span>
<a name="l05826"></a>05826     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a9d098fedd26fdb55572e99de874efdf3">fast_ofst_cncl</a>               : 1;  <span class="comment">/**&lt; Assert to enable fast Offset cancellation (for simulation purposes only). */</span>
<a name="l05827"></a>05827     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a1a32f5b8815e2b9c62f6bd9140c28b09">cfg_rx_lctrl</a>                 : 10; <span class="comment">/**&lt; Loop control settings.</span>
<a name="l05828"></a>05828 <span class="comment">                                                         &lt;0&gt; = cdr_en_byp.</span>
<a name="l05829"></a>05829 <span class="comment">                                                         &lt;1&gt; = dfe_en_byp.</span>
<a name="l05830"></a>05830 <span class="comment">                                                         &lt;2&gt; = agc_en_byp.</span>
<a name="l05831"></a>05831 <span class="comment">                                                         &lt;3&gt; = ofst_cncl_en_byp.</span>
<a name="l05832"></a>05832 <span class="comment">                                                         &lt;4&gt; = CDR resetn.</span>
<a name="l05833"></a>05833 <span class="comment">                                                         &lt;5&gt; = CTLE resetn.</span>
<a name="l05834"></a>05834 <span class="comment">                                                         &lt;6&gt; = VMA resetn.</span>
<a name="l05835"></a>05835 <span class="comment">                                                         &lt;7&gt; = ofst_cncl_rstn_byp.</span>
<a name="l05836"></a>05836 <span class="comment">                                                         &lt;8&gt; = lctrl_men.</span>
<a name="l05837"></a>05837 <span class="comment">                                                         &lt;9&gt; = Reserved.</span>
<a name="l05838"></a>05838 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[RX_LCTRL_OVRRD_EN] controls &lt;9:7&gt; and &lt;3:0&gt;.</span>
<a name="l05839"></a>05839 <span class="comment">                                                         Recommended settings:</span>
<a name="l05840"></a>05840 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l05841"></a>05841 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l05842"></a>05842 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l05843"></a>05843 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL],</span>
<a name="l05844"></a>05844 <span class="comment">                                                         setting [CFG_RX_LCTRL&lt;8&gt;], clearing [CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l05845"></a>05845 <span class="comment">                                                         GSER(0..6)_LANE(0..3)_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,</span>
<a name="l05846"></a>05846 <span class="comment">                                                         DFE_C4_MVAL,DFE_C4_MSGN], and clearing all of</span>
<a name="l05847"></a>05847 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l05848"></a>05848 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l05849"></a>05849 <span class="preprocessor">#else</span>
<a name="l05850"></a><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a1a32f5b8815e2b9c62f6bd9140c28b09">05850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a1a32f5b8815e2b9c62f6bd9140c28b09">cfg_rx_lctrl</a>                 : 10;
<a name="l05851"></a><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a9d098fedd26fdb55572e99de874efdf3">05851</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#a9d098fedd26fdb55572e99de874efdf3">fast_ofst_cncl</a>               : 1;
<a name="l05852"></a><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#aaa457844ecd534bec0e3e7bb9df46b03">05852</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#aaa457844ecd534bec0e3e7bb9df46b03">fast_dll_lock</a>                : 1;
<a name="l05853"></a><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#afaf7691df016c00058c962ce2e9c4689">05853</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html#afaf7691df016c00058c962ce2e9c4689">reserved_12_63</a>               : 52;
<a name="l05854"></a>05854 <span class="preprocessor">#endif</span>
<a name="l05855"></a>05855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#a7951a2f30311928bc20b0754c9c5b195">s</a>;
<a name="l05856"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#a47a9385b40a124e0a947395dd032a6fb">05856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">cvmx_gserx_lanex_rx_loop_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#a47a9385b40a124e0a947395dd032a6fb">cn73xx</a>;
<a name="l05857"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#aea3a993f6fa083cbd08444a2ea8e0677">05857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">cvmx_gserx_lanex_rx_loop_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#aea3a993f6fa083cbd08444a2ea8e0677">cn78xx</a>;
<a name="l05858"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#ab8ded7739020b757360bbea040b84cfc">05858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">cvmx_gserx_lanex_rx_loop_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#ab8ded7739020b757360bbea040b84cfc">cn78xxp1</a>;
<a name="l05859"></a><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#ab4c83ccca32355b6a03b342f878d6ddf">05859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__loop__ctrl_1_1cvmx__gserx__lanex__rx__loop__ctrl__s.html">cvmx_gserx_lanex_rx_loop_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html#ab4c83ccca32355b6a03b342f878d6ddf">cnf75xx</a>;
<a name="l05860"></a>05860 };
<a name="l05861"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3ab5985cf12112cb7b7ce26ec46f065f">05861</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html" title="cvmx_gser::_lane::_rx_loop_ctrl">cvmx_gserx_lanex_rx_loop_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__rx__loop__ctrl.html" title="cvmx_gser::_lane::_rx_loop_ctrl">cvmx_gserx_lanex_rx_loop_ctrl_t</a>;
<a name="l05862"></a>05862 <span class="comment"></span>
<a name="l05863"></a>05863 <span class="comment">/**</span>
<a name="l05864"></a>05864 <span class="comment"> * cvmx_gser#_lane#_rx_misc_ctrl</span>
<a name="l05865"></a>05865 <span class="comment"> *</span>
<a name="l05866"></a>05866 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05867"></a>05867 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05868"></a>05868 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05869"></a>05869 <span class="comment"> */</span>
<a name="l05870"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html">05870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html" title="cvmx_gser::_lane::_rx_misc_ctrl">cvmx_gserx_lanex_rx_misc_ctrl</a> {
<a name="l05871"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#ae6ed436fbdae5cea0acf155bf8e96236">05871</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#ae6ed436fbdae5cea0acf155bf8e96236">u64</a>;
<a name="l05872"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">05872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">cvmx_gserx_lanex_rx_misc_ctrl_s</a> {
<a name="l05873"></a>05873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05874"></a>05874 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#a684d7b7ba34a07a65cbae21210eaaba7">reserved_8_63</a>                : 56;
<a name="l05875"></a>05875     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#abe709eba4ff4187995ad59e4f82ae7cc">pcs_sds_rx_misc_ctrl</a>         : 8;  <span class="comment">/**&lt; Miscellaneous receive control settings.</span>
<a name="l05876"></a>05876 <span class="comment">                                                         &lt;0&gt; = Shadow PI control. Must set when using the RX internal eye monitor.</span>
<a name="l05877"></a>05877 <span class="comment">                                                         &lt;1&gt; = Reserved.</span>
<a name="l05878"></a>05878 <span class="comment">                                                         &lt;3:2&gt; = Offset cal.</span>
<a name="l05879"></a>05879 <span class="comment">                                                         &lt;4&gt; = Reserved.</span>
<a name="l05880"></a>05880 <span class="comment">                                                         &lt;5&gt; = Reserved.</span>
<a name="l05881"></a>05881 <span class="comment">                                                         &lt;6&gt; = 1149 hysteresis control.</span>
<a name="l05882"></a>05882 <span class="comment">                                                         &lt;7&gt; = Reserved. */</span>
<a name="l05883"></a>05883 <span class="preprocessor">#else</span>
<a name="l05884"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#abe709eba4ff4187995ad59e4f82ae7cc">05884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#abe709eba4ff4187995ad59e4f82ae7cc">pcs_sds_rx_misc_ctrl</a>         : 8;
<a name="l05885"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#a684d7b7ba34a07a65cbae21210eaaba7">05885</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html#a684d7b7ba34a07a65cbae21210eaaba7">reserved_8_63</a>                : 56;
<a name="l05886"></a>05886 <span class="preprocessor">#endif</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#a07a98c02ab8d8ba3464ea7a9fe899074">s</a>;
<a name="l05888"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#ae6dcc0876a0594b4a4beaa43b4a10e6a">05888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">cvmx_gserx_lanex_rx_misc_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#ae6dcc0876a0594b4a4beaa43b4a10e6a">cn73xx</a>;
<a name="l05889"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#a69901d2bde2bbe3abe7c7f98c98634d6">05889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">cvmx_gserx_lanex_rx_misc_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#a69901d2bde2bbe3abe7c7f98c98634d6">cn78xx</a>;
<a name="l05890"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#a330102c9918e6ee80eda23fa52bfa58b">05890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">cvmx_gserx_lanex_rx_misc_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#a330102c9918e6ee80eda23fa52bfa58b">cn78xxp1</a>;
<a name="l05891"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#adf86e03797479516b97f085c0087c984">05891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ctrl_1_1cvmx__gserx__lanex__rx__misc__ctrl__s.html">cvmx_gserx_lanex_rx_misc_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html#adf86e03797479516b97f085c0087c984">cnf75xx</a>;
<a name="l05892"></a>05892 };
<a name="l05893"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7f5a22cc2dd7c80ef1bb700618a9273b">05893</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html" title="cvmx_gser::_lane::_rx_misc_ctrl">cvmx_gserx_lanex_rx_misc_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ctrl.html" title="cvmx_gser::_lane::_rx_misc_ctrl">cvmx_gserx_lanex_rx_misc_ctrl_t</a>;
<a name="l05894"></a>05894 <span class="comment"></span>
<a name="l05895"></a>05895 <span class="comment">/**</span>
<a name="l05896"></a>05896 <span class="comment"> * cvmx_gser#_lane#_rx_misc_ovrrd</span>
<a name="l05897"></a>05897 <span class="comment"> *</span>
<a name="l05898"></a>05898 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l05899"></a>05899 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l05900"></a>05900 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l05901"></a>05901 <span class="comment"> */</span>
<a name="l05902"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html">05902</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html" title="cvmx_gser::_lane::_rx_misc_ovrrd">cvmx_gserx_lanex_rx_misc_ovrrd</a> {
<a name="l05903"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#acbd88c10e28091182581d1fbf6b1c2be">05903</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#acbd88c10e28091182581d1fbf6b1c2be">u64</a>;
<a name="l05904"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html">05904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html">cvmx_gserx_lanex_rx_misc_ovrrd_s</a> {
<a name="l05905"></a>05905 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05906"></a>05906 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ab3e64ec0ab6862294e8f63eaf710b03e">reserved_14_63</a>               : 50;
<a name="l05907"></a>05907     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a8d5d057e4c00187b1137623166728aa0">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;  <span class="comment">/**&lt; Override value for RX OOB clock enable. */</span>
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a4e667a475f08d059640f6664b96686bc">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override enable for RX OOB clock enable. */</span>
<a name="l05909"></a>05909     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a568dce41505ceb2c827dfc32269e2822">cfg_rx_eie_det_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Override value for RX electrical-idle-exit</span>
<a name="l05910"></a>05910 <span class="comment">                                                         detect enable. */</span>
<a name="l05911"></a>05911     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a72df91ee3b56f62a4733da562eed1146">cfg_rx_eie_det_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX electrical-idle-exit</span>
<a name="l05912"></a>05912 <span class="comment">                                                         detect enable. */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ac2e40a39820347515a040c9efae99781">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a9643bcbbe891649a0c8b7e5202dcc634">cfg_rx_eq_eval_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Training mode control in override mode. */</span>
<a name="l05915"></a>05915     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ad463225632f64156d582afa6f61128a0">cfg_rx_eq_eval_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX-EQ eval.</span>
<a name="l05916"></a>05916 <span class="comment">                                                         When asserted, training mode is controlled by</span>
<a name="l05917"></a>05917 <span class="comment">                                                         CFG_RX_EQ_EVAL_OVRRD_VAL. */</span>
<a name="l05918"></a>05918     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a12ba7871cb7dd844c8111c5b985175ac">reserved_6_6</a>                 : 1;
<a name="l05919"></a>05919     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a231b9993d1d488b699b0cce7dca30c95">cfg_rx_dll_locken_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; When asserted, override DLL lock enable</span>
<a name="l05920"></a>05920 <span class="comment">                                                         signal from the RX power state machine with</span>
<a name="l05921"></a>05921 <span class="comment">                                                         CFG_RX_DLL_LOCKEN in register</span>
<a name="l05922"></a>05922 <span class="comment">                                                         GSER()_LANE()_RX_CFG_1. */</span>
<a name="l05923"></a>05923     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ae5d99055fb1deb48d3d6e92911d7098a">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;  <span class="comment">/**&lt; When asserted, pcs_sds_rx_err_det_ctrl is set</span>
<a name="l05924"></a>05924 <span class="comment">                                                         to cfg_rx_errdet_ctrl in registers</span>
<a name="l05925"></a>05925 <span class="comment">                                                         GSER()_LANE()_RX_CFG_3 and GSER()_LANE()_RX_CFG_4. */</span>
<a name="l05926"></a>05926     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a561a09c953e629f7153830822fadb017">reserved_1_3</a>                 : 3;
<a name="l05927"></a>05927     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a01404d24d6f6c0148adecb65047a40fe">cfg_rxeq_eval_restore_en</a>     : 1;  <span class="comment">/**&lt; When asserted, AGC and CTLE use the RX EQ settings determined from RX EQ</span>
<a name="l05928"></a>05928 <span class="comment">                                                         evaluation process when VMA is not in manual mode. Otherwise, default settings are used. */</span>
<a name="l05929"></a>05929 <span class="preprocessor">#else</span>
<a name="l05930"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a01404d24d6f6c0148adecb65047a40fe">05930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a01404d24d6f6c0148adecb65047a40fe">cfg_rxeq_eval_restore_en</a>     : 1;
<a name="l05931"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a561a09c953e629f7153830822fadb017">05931</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a561a09c953e629f7153830822fadb017">reserved_1_3</a>                 : 3;
<a name="l05932"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ae5d99055fb1deb48d3d6e92911d7098a">05932</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ae5d99055fb1deb48d3d6e92911d7098a">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;
<a name="l05933"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a231b9993d1d488b699b0cce7dca30c95">05933</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a231b9993d1d488b699b0cce7dca30c95">cfg_rx_dll_locken_ovrrd_en</a>   : 1;
<a name="l05934"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a12ba7871cb7dd844c8111c5b985175ac">05934</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a12ba7871cb7dd844c8111c5b985175ac">reserved_6_6</a>                 : 1;
<a name="l05935"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ad463225632f64156d582afa6f61128a0">05935</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ad463225632f64156d582afa6f61128a0">cfg_rx_eq_eval_ovrrd_en</a>      : 1;
<a name="l05936"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a9643bcbbe891649a0c8b7e5202dcc634">05936</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a9643bcbbe891649a0c8b7e5202dcc634">cfg_rx_eq_eval_ovrrd_val</a>     : 1;
<a name="l05937"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ac2e40a39820347515a040c9efae99781">05937</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ac2e40a39820347515a040c9efae99781">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;
<a name="l05938"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a72df91ee3b56f62a4733da562eed1146">05938</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a72df91ee3b56f62a4733da562eed1146">cfg_rx_eie_det_ovrrd_en</a>      : 1;
<a name="l05939"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a568dce41505ceb2c827dfc32269e2822">05939</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a568dce41505ceb2c827dfc32269e2822">cfg_rx_eie_det_ovrrd_val</a>     : 1;
<a name="l05940"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a4e667a475f08d059640f6664b96686bc">05940</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a4e667a475f08d059640f6664b96686bc">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;
<a name="l05941"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a8d5d057e4c00187b1137623166728aa0">05941</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#a8d5d057e4c00187b1137623166728aa0">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;
<a name="l05942"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ab3e64ec0ab6862294e8f63eaf710b03e">05942</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__s.html#ab3e64ec0ab6862294e8f63eaf710b03e">reserved_14_63</a>               : 50;
<a name="l05943"></a>05943 <span class="preprocessor">#endif</span>
<a name="l05944"></a>05944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#a635417d2af03c15e8c6d1035ad2e6253">s</a>;
<a name="l05945"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html">05945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html">cvmx_gserx_lanex_rx_misc_ovrrd_cn73xx</a> {
<a name="l05946"></a>05946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05947"></a>05947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ac20ac8ee58a62be56c03d56d0c75088b">reserved_14_63</a>               : 50;
<a name="l05948"></a>05948     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a933b6da3eb108950dcd8729a744837b4">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;  <span class="comment">/**&lt; Override value for RX OOB clock enable. */</span>
<a name="l05949"></a>05949     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#aa3c96940ccbdbf289d45269dfb0b7f16">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Override enable for RX OOB clock enable. */</span>
<a name="l05950"></a>05950     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ae1c016c4805ebee5d79126a766f4fb23">cfg_rx_eie_det_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Override value for RX electrical-idle-exit</span>
<a name="l05951"></a>05951 <span class="comment">                                                         detect enable. */</span>
<a name="l05952"></a>05952     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7c166f8dfa5a5232ce43c20a875ab743">cfg_rx_eie_det_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX electrical-idle-exit</span>
<a name="l05953"></a>05953 <span class="comment">                                                         detect enable. */</span>
<a name="l05954"></a>05954     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0f029047f859dfbc8e5d70e6229f2209">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05955"></a>05955     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5b04635648260a1797770a25e9edfb39">cfg_rx_eq_eval_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Training mode control in override mode. */</span>
<a name="l05956"></a>05956     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5ca15fc51aad071842b702e24ae3ed22">cfg_rx_eq_eval_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX-EQ eval.</span>
<a name="l05957"></a>05957 <span class="comment">                                                         When asserted, training mode is controlled by</span>
<a name="l05958"></a>05958 <span class="comment">                                                         CFG_RX_EQ_EVAL_OVRRD_VAL. */</span>
<a name="l05959"></a>05959     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7ca05711d7065b4bcd50558328d0af3c">reserved_6_6</a>                 : 1;
<a name="l05960"></a>05960     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#af21f125c8f56eb6496da813ce562ee9e">cfg_rx_dll_locken_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; When asserted, override DLL lock enable</span>
<a name="l05961"></a>05961 <span class="comment">                                                         signal from the RX power state machine with</span>
<a name="l05962"></a>05962 <span class="comment">                                                         CFG_RX_DLL_LOCKEN in register</span>
<a name="l05963"></a>05963 <span class="comment">                                                         GSER()_LANE()_RX_CFG_1. */</span>
<a name="l05964"></a>05964     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ad2bbcd4ba6e4e019b6046b761b9d7b15">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;  <span class="comment">/**&lt; When asserted, pcs_sds_rx_err_det_ctrl is set</span>
<a name="l05965"></a>05965 <span class="comment">                                                         to cfg_rx_errdet_ctrl in registers</span>
<a name="l05966"></a>05966 <span class="comment">                                                         GSER()_LANE()_RX_CFG_3 and GSER()_LANE()_RX_CFG_4. */</span>
<a name="l05967"></a>05967     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a06b21cea89ebcd8f5627045cfb3da630">reserved_3_1</a>                 : 3;
<a name="l05968"></a>05968     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0b9d37117105d635e60a3f3e4369c6f6">cfg_rxeq_eval_restore_en</a>     : 1;  <span class="comment">/**&lt; When asserted, AGC and CTLE use the RX EQ settings determined from RX EQ</span>
<a name="l05969"></a>05969 <span class="comment">                                                         evaluation process when VMA is not in manual mode. Otherwise, default settings are used. */</span>
<a name="l05970"></a>05970 <span class="preprocessor">#else</span>
<a name="l05971"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0b9d37117105d635e60a3f3e4369c6f6">05971</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0b9d37117105d635e60a3f3e4369c6f6">cfg_rxeq_eval_restore_en</a>     : 1;
<a name="l05972"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a06b21cea89ebcd8f5627045cfb3da630">05972</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a06b21cea89ebcd8f5627045cfb3da630">reserved_3_1</a>                 : 3;
<a name="l05973"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ad2bbcd4ba6e4e019b6046b761b9d7b15">05973</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ad2bbcd4ba6e4e019b6046b761b9d7b15">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;
<a name="l05974"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#af21f125c8f56eb6496da813ce562ee9e">05974</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#af21f125c8f56eb6496da813ce562ee9e">cfg_rx_dll_locken_ovrrd_en</a>   : 1;
<a name="l05975"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7ca05711d7065b4bcd50558328d0af3c">05975</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7ca05711d7065b4bcd50558328d0af3c">reserved_6_6</a>                 : 1;
<a name="l05976"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5ca15fc51aad071842b702e24ae3ed22">05976</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5ca15fc51aad071842b702e24ae3ed22">cfg_rx_eq_eval_ovrrd_en</a>      : 1;
<a name="l05977"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5b04635648260a1797770a25e9edfb39">05977</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a5b04635648260a1797770a25e9edfb39">cfg_rx_eq_eval_ovrrd_val</a>     : 1;
<a name="l05978"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0f029047f859dfbc8e5d70e6229f2209">05978</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a0f029047f859dfbc8e5d70e6229f2209">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;
<a name="l05979"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7c166f8dfa5a5232ce43c20a875ab743">05979</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a7c166f8dfa5a5232ce43c20a875ab743">cfg_rx_eie_det_ovrrd_en</a>      : 1;
<a name="l05980"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ae1c016c4805ebee5d79126a766f4fb23">05980</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ae1c016c4805ebee5d79126a766f4fb23">cfg_rx_eie_det_ovrrd_val</a>     : 1;
<a name="l05981"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#aa3c96940ccbdbf289d45269dfb0b7f16">05981</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#aa3c96940ccbdbf289d45269dfb0b7f16">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;
<a name="l05982"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a933b6da3eb108950dcd8729a744837b4">05982</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#a933b6da3eb108950dcd8729a744837b4">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;
<a name="l05983"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ac20ac8ee58a62be56c03d56d0c75088b">05983</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html#ac20ac8ee58a62be56c03d56d0c75088b">reserved_14_63</a>               : 50;
<a name="l05984"></a>05984 <span class="preprocessor">#endif</span>
<a name="l05985"></a>05985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#a2d39a8338975c33c176eb7b64f9fd2b8">cn73xx</a>;
<a name="l05986"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#a874ecb0c9cb18291e3fc52f1bb944052">05986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html">cvmx_gserx_lanex_rx_misc_ovrrd_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#a874ecb0c9cb18291e3fc52f1bb944052">cn78xx</a>;
<a name="l05987"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html">05987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html">cvmx_gserx_lanex_rx_misc_ovrrd_cn78xxp1</a> {
<a name="l05988"></a>05988 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05989"></a>05989 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#aee4e4ceeebf07b9f6018e3bd5e2282a9">reserved_14_63</a>               : 50;
<a name="l05990"></a>05990     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ae0272dc9f726e7e187dff117030b60c0">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05991"></a>05991     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a7a6ed984efe5753ccef38f80e878044a">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05992"></a>05992     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a46cff7b956faed88a141b65d513ade5d">cfg_rx_eie_det_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Override value for RX electrical-idle-exit</span>
<a name="l05993"></a>05993 <span class="comment">                                                         detect enable. */</span>
<a name="l05994"></a>05994     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a530e5b86ad285543e0a36bc431e19a00">cfg_rx_eie_det_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX electrical-idle-exit</span>
<a name="l05995"></a>05995 <span class="comment">                                                         detect enable. */</span>
<a name="l05996"></a>05996     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a294c58d52cc68ee6edc3a67d344080a9">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l05997"></a>05997     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ad2070bfa1cddef38390161a316f413a3">cfg_rx_eq_eval_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; Training mode control in override mode. */</span>
<a name="l05998"></a>05998     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a831ffde15805f8cd09f065f41e9d40a4">cfg_rx_eq_eval_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Override enable for RX-EQ eval.</span>
<a name="l05999"></a>05999 <span class="comment">                                                         When asserted, training mode is controlled by</span>
<a name="l06000"></a>06000 <span class="comment">                                                         CFG_RX_EQ_EVAL_OVRRD_VAL. */</span>
<a name="l06001"></a>06001     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a54c5a522b365dda8bf11a77064f40683">reserved_6_6</a>                 : 1;
<a name="l06002"></a>06002     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a28126cb3515207e0428e3742409b0c8f">cfg_rx_dll_locken_ovrrd_en</a>   : 1;  <span class="comment">/**&lt; When asserted, override DLL lock enable</span>
<a name="l06003"></a>06003 <span class="comment">                                                         signal from the RX power state machine with</span>
<a name="l06004"></a>06004 <span class="comment">                                                         CFG_RX_DLL_LOCKEN in register</span>
<a name="l06005"></a>06005 <span class="comment">                                                         GSER()_LANE()_RX_CFG_1. */</span>
<a name="l06006"></a>06006     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ab8ff7f6046e5abfcc757d4bea68d29a4">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;  <span class="comment">/**&lt; When asserted, pcs_sds_rx_err_det_ctrl is set</span>
<a name="l06007"></a>06007 <span class="comment">                                                         to cfg_rx_errdet_ctrl in registers</span>
<a name="l06008"></a>06008 <span class="comment">                                                         GSER()_LANE()_RX_CFG_3 and GSER()_LANE()_RX_CFG_4. */</span>
<a name="l06009"></a>06009     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ade1d288719039dac475f84d85026d016">reserved_0_3</a>                 : 4;
<a name="l06010"></a>06010 <span class="preprocessor">#else</span>
<a name="l06011"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ade1d288719039dac475f84d85026d016">06011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ade1d288719039dac475f84d85026d016">reserved_0_3</a>                 : 4;
<a name="l06012"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ab8ff7f6046e5abfcc757d4bea68d29a4">06012</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ab8ff7f6046e5abfcc757d4bea68d29a4">cfg_rx_errdet_ctrl_ovrrd_en</a>  : 1;
<a name="l06013"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a28126cb3515207e0428e3742409b0c8f">06013</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a28126cb3515207e0428e3742409b0c8f">cfg_rx_dll_locken_ovrrd_en</a>   : 1;
<a name="l06014"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a54c5a522b365dda8bf11a77064f40683">06014</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a54c5a522b365dda8bf11a77064f40683">reserved_6_6</a>                 : 1;
<a name="l06015"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a831ffde15805f8cd09f065f41e9d40a4">06015</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a831ffde15805f8cd09f065f41e9d40a4">cfg_rx_eq_eval_ovrrd_en</a>      : 1;
<a name="l06016"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ad2070bfa1cddef38390161a316f413a3">06016</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ad2070bfa1cddef38390161a316f413a3">cfg_rx_eq_eval_ovrrd_val</a>     : 1;
<a name="l06017"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a294c58d52cc68ee6edc3a67d344080a9">06017</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a294c58d52cc68ee6edc3a67d344080a9">cfg_rx_cdr_ctrl_ovrrd_en</a>     : 1;
<a name="l06018"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a530e5b86ad285543e0a36bc431e19a00">06018</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a530e5b86ad285543e0a36bc431e19a00">cfg_rx_eie_det_ovrrd_en</a>      : 1;
<a name="l06019"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a46cff7b956faed88a141b65d513ade5d">06019</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a46cff7b956faed88a141b65d513ade5d">cfg_rx_eie_det_ovrrd_val</a>     : 1;
<a name="l06020"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a7a6ed984efe5753ccef38f80e878044a">06020</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#a7a6ed984efe5753ccef38f80e878044a">cfg_rx_oob_clk_en_ovrrd_en</a>   : 1;
<a name="l06021"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ae0272dc9f726e7e187dff117030b60c0">06021</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#ae0272dc9f726e7e187dff117030b60c0">cfg_rx_oob_clk_en_ovrrd_val</a>  : 1;
<a name="l06022"></a><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#aee4e4ceeebf07b9f6018e3bd5e2282a9">06022</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn78xxp1.html#aee4e4ceeebf07b9f6018e3bd5e2282a9">reserved_14_63</a>               : 50;
<a name="l06023"></a>06023 <span class="preprocessor">#endif</span>
<a name="l06024"></a>06024 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#ae11363220cd72e03548f9a22ca3f0bb2">cn78xxp1</a>;
<a name="l06025"></a><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#af170752b0807c8bcbc1eb0a562b81137">06025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__misc__ovrrd_1_1cvmx__gserx__lanex__rx__misc__ovrrd__cn73xx.html">cvmx_gserx_lanex_rx_misc_ovrrd_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html#af170752b0807c8bcbc1eb0a562b81137">cnf75xx</a>;
<a name="l06026"></a>06026 };
<a name="l06027"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4052f879f3d545f9599bc8fc3ed28c74">06027</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html" title="cvmx_gser::_lane::_rx_misc_ovrrd">cvmx_gserx_lanex_rx_misc_ovrrd</a> <a class="code" href="unioncvmx__gserx__lanex__rx__misc__ovrrd.html" title="cvmx_gser::_lane::_rx_misc_ovrrd">cvmx_gserx_lanex_rx_misc_ovrrd_t</a>;
<a name="l06028"></a>06028 <span class="comment"></span>
<a name="l06029"></a>06029 <span class="comment">/**</span>
<a name="l06030"></a>06030 <span class="comment"> * cvmx_gser#_lane#_rx_os_mvalbbd_1</span>
<a name="l06031"></a>06031 <span class="comment"> *</span>
<a name="l06032"></a>06032 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06033"></a>06033 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06034"></a>06034 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06035"></a>06035 <span class="comment"> */</span>
<a name="l06036"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html">06036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_1">cvmx_gserx_lanex_rx_os_mvalbbd_1</a> {
<a name="l06037"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#a95c772f04ad5b9a92ca3210d7117ecc2">06037</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#a95c772f04ad5b9a92ca3210d7117ecc2">u64</a>;
<a name="l06038"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">06038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_1_s</a> {
<a name="l06039"></a>06039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06040"></a>06040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a37baf28863fd90e84e531bab977242ed">reserved_16_63</a>               : 48;
<a name="l06041"></a>06041     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a4982ecd32c3aae5fda4e2d3f1ee2d0e2">pcs_sds_rx_os_mval</a>           : 16; <span class="comment">/**&lt; Offset calibration override value when GSER()_LANE()_RX_CFG_1[PCS_SDS_RX_OS_MEN] is set.</span>
<a name="l06042"></a>06042 <span class="comment">                                                         Requires SIGN-MAG format.</span>
<a name="l06043"></a>06043 <span class="comment">                                                         &lt;15:14&gt; = Not used.</span>
<a name="l06044"></a>06044 <span class="comment">                                                         &lt;13:8&gt; = Qerr0.</span>
<a name="l06045"></a>06045 <span class="comment">                                                         &lt;7:2&gt; = I.</span>
<a name="l06046"></a>06046 <span class="comment">                                                         &lt;3:0&gt; = Ib. */</span>
<a name="l06047"></a>06047 <span class="preprocessor">#else</span>
<a name="l06048"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a4982ecd32c3aae5fda4e2d3f1ee2d0e2">06048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a4982ecd32c3aae5fda4e2d3f1ee2d0e2">pcs_sds_rx_os_mval</a>           : 16;
<a name="l06049"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a37baf28863fd90e84e531bab977242ed">06049</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html#a37baf28863fd90e84e531bab977242ed">reserved_16_63</a>               : 48;
<a name="l06050"></a>06050 <span class="preprocessor">#endif</span>
<a name="l06051"></a>06051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#a7f7481cc07843d57279a508e94c44f40">s</a>;
<a name="l06052"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#ab11e89d895ae95abeb265a5d8d2658e5">06052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#ab11e89d895ae95abeb265a5d8d2658e5">cn73xx</a>;
<a name="l06053"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#ac3f2419da4e656257b43ce7713538c2a">06053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#ac3f2419da4e656257b43ce7713538c2a">cn78xx</a>;
<a name="l06054"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#abcd82ef1232d60238b28d4b78f6684b2">06054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#abcd82ef1232d60238b28d4b78f6684b2">cn78xxp1</a>;
<a name="l06055"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#a127052540567946b586cfd1dee6ec760">06055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__1_1_1cvmx__gserx__lanex__rx__os__mvalbbd__1__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html#a127052540567946b586cfd1dee6ec760">cnf75xx</a>;
<a name="l06056"></a>06056 };
<a name="l06057"></a><a class="code" href="cvmx-gserx-defs_8h.html#a94d0ca189ecd7a96128753353218d4c6">06057</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_1">cvmx_gserx_lanex_rx_os_mvalbbd_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__1.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_1">cvmx_gserx_lanex_rx_os_mvalbbd_1_t</a>;
<a name="l06058"></a>06058 <span class="comment"></span>
<a name="l06059"></a>06059 <span class="comment">/**</span>
<a name="l06060"></a>06060 <span class="comment"> * cvmx_gser#_lane#_rx_os_mvalbbd_2</span>
<a name="l06061"></a>06061 <span class="comment"> *</span>
<a name="l06062"></a>06062 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06063"></a>06063 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06064"></a>06064 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06065"></a>06065 <span class="comment"> */</span>
<a name="l06066"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html">06066</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_2">cvmx_gserx_lanex_rx_os_mvalbbd_2</a> {
<a name="l06067"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a0cb4d1bec0a480aaba1d423708201d68">06067</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a0cb4d1bec0a480aaba1d423708201d68">u64</a>;
<a name="l06068"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_2_s</a> {
<a name="l06069"></a>06069 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06070"></a>06070 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a9fd41aa586e0aae8fabbe497de6d27a4">reserved_16_63</a>               : 48;
<a name="l06071"></a>06071     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a3b637a143a399f6774940ca7e4d32027">pcs_sds_rx_os_mval</a>           : 16; <span class="comment">/**&lt; Offset calibration override value when GSER()_LANE()_RX_CFG_1[PCS_SDS_RX_OS_MEN] is set.</span>
<a name="l06072"></a>06072 <span class="comment">                                                         Requires SIGN-MAG format.</span>
<a name="l06073"></a>06073 <span class="comment">                                                         &lt;15:12&gt; = Ib.</span>
<a name="l06074"></a>06074 <span class="comment">                                                         &lt;11:6&gt; = Q.</span>
<a name="l06075"></a>06075 <span class="comment">                                                         &lt;5:0&gt; = Qb. */</span>
<a name="l06076"></a>06076 <span class="preprocessor">#else</span>
<a name="l06077"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a3b637a143a399f6774940ca7e4d32027">06077</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a3b637a143a399f6774940ca7e4d32027">pcs_sds_rx_os_mval</a>           : 16;
<a name="l06078"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a9fd41aa586e0aae8fabbe497de6d27a4">06078</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html#a9fd41aa586e0aae8fabbe497de6d27a4">reserved_16_63</a>               : 48;
<a name="l06079"></a>06079 <span class="preprocessor">#endif</span>
<a name="l06080"></a>06080 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a97478276e31e5521d3d52add16f2cb10">s</a>;
<a name="l06081"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a772ea0fd7df823c336ec3af9596f6444">06081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a772ea0fd7df823c336ec3af9596f6444">cn73xx</a>;
<a name="l06082"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a577ac739a363a3da1ec64710e5a1bf77">06082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#a577ac739a363a3da1ec64710e5a1bf77">cn78xx</a>;
<a name="l06083"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#aa85744763c1ceabee8a87cbdebf6c45f">06083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#aa85744763c1ceabee8a87cbdebf6c45f">cn78xxp1</a>;
<a name="l06084"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#adfb44dd968e80e97a8d4fcfe87a0b62c">06084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__mvalbbd__2_1_1cvmx__gserx__lanex__rx__os__mvalbbd__2__s.html">cvmx_gserx_lanex_rx_os_mvalbbd_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html#adfb44dd968e80e97a8d4fcfe87a0b62c">cnf75xx</a>;
<a name="l06085"></a>06085 };
<a name="l06086"></a><a class="code" href="cvmx-gserx-defs_8h.html#a588990a1d4936018e28cdb7a79b02d4d">06086</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_2">cvmx_gserx_lanex_rx_os_mvalbbd_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__mvalbbd__2.html" title="cvmx_gser::_lane::_rx_os_mvalbbd_2">cvmx_gserx_lanex_rx_os_mvalbbd_2_t</a>;
<a name="l06087"></a>06087 <span class="comment"></span>
<a name="l06088"></a>06088 <span class="comment">/**</span>
<a name="l06089"></a>06089 <span class="comment"> * cvmx_gser#_lane#_rx_os_out_1</span>
<a name="l06090"></a>06090 <span class="comment"> *</span>
<a name="l06091"></a>06091 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06092"></a>06092 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06093"></a>06093 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06094"></a>06094 <span class="comment"> */</span>
<a name="l06095"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html">06095</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html" title="cvmx_gser::_lane::_rx_os_out_1">cvmx_gserx_lanex_rx_os_out_1</a> {
<a name="l06096"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a65cb58bfc5425cbd14c368a18ffa755c">06096</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a65cb58bfc5425cbd14c368a18ffa755c">u64</a>;
<a name="l06097"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">06097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">cvmx_gserx_lanex_rx_os_out_1_s</a> {
<a name="l06098"></a>06098 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06099"></a>06099 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a819a7125b3699378f930b3bd7c7602de">reserved_12_63</a>               : 52;
<a name="l06100"></a>06100     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a397e7ba4e3e46864cb9bbdf69be9fa9c">sds_pcs_rx_os_out</a>            : 12; <span class="comment">/**&lt; Offset calibration code for readout, 2&apos;s complement.</span>
<a name="l06101"></a>06101 <span class="comment">                                                         &lt;11:6&gt; = Not used.</span>
<a name="l06102"></a>06102 <span class="comment">                                                         &lt;5:0&gt; = Qerr0. */</span>
<a name="l06103"></a>06103 <span class="preprocessor">#else</span>
<a name="l06104"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a397e7ba4e3e46864cb9bbdf69be9fa9c">06104</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a397e7ba4e3e46864cb9bbdf69be9fa9c">sds_pcs_rx_os_out</a>            : 12;
<a name="l06105"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a819a7125b3699378f930b3bd7c7602de">06105</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html#a819a7125b3699378f930b3bd7c7602de">reserved_12_63</a>               : 52;
<a name="l06106"></a>06106 <span class="preprocessor">#endif</span>
<a name="l06107"></a>06107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a8a4cbe96db8ea7bf0ca63bd1e507e968">s</a>;
<a name="l06108"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#abda4317743931ce4e4d048026c04f348">06108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">cvmx_gserx_lanex_rx_os_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#abda4317743931ce4e4d048026c04f348">cn73xx</a>;
<a name="l06109"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#ae2ce9c016f2adea4142abf0818ed9637">06109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">cvmx_gserx_lanex_rx_os_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#ae2ce9c016f2adea4142abf0818ed9637">cn78xx</a>;
<a name="l06110"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a49052914775e333afa089f5742b3638d">06110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">cvmx_gserx_lanex_rx_os_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a49052914775e333afa089f5742b3638d">cn78xxp1</a>;
<a name="l06111"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a08d95643f09d370a6653e754e8541ecd">06111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__1_1_1cvmx__gserx__lanex__rx__os__out__1__s.html">cvmx_gserx_lanex_rx_os_out_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html#a08d95643f09d370a6653e754e8541ecd">cnf75xx</a>;
<a name="l06112"></a>06112 };
<a name="l06113"></a><a class="code" href="cvmx-gserx-defs_8h.html#a494cdea0a5350ef91e41c7f48bab4d0f">06113</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html" title="cvmx_gser::_lane::_rx_os_out_1">cvmx_gserx_lanex_rx_os_out_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__1.html" title="cvmx_gser::_lane::_rx_os_out_1">cvmx_gserx_lanex_rx_os_out_1_t</a>;
<a name="l06114"></a>06114 <span class="comment"></span>
<a name="l06115"></a>06115 <span class="comment">/**</span>
<a name="l06116"></a>06116 <span class="comment"> * cvmx_gser#_lane#_rx_os_out_2</span>
<a name="l06117"></a>06117 <span class="comment"> *</span>
<a name="l06118"></a>06118 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06119"></a>06119 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06120"></a>06120 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06121"></a>06121 <span class="comment"> */</span>
<a name="l06122"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html">06122</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html" title="cvmx_gser::_lane::_rx_os_out_2">cvmx_gserx_lanex_rx_os_out_2</a> {
<a name="l06123"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#a95b320b6dca620bcd7ea789d0b0698b3">06123</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#a95b320b6dca620bcd7ea789d0b0698b3">u64</a>;
<a name="l06124"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">06124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">cvmx_gserx_lanex_rx_os_out_2_s</a> {
<a name="l06125"></a>06125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06126"></a>06126 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#ad7f2cab171388d6974a22dc54384f923">reserved_12_63</a>               : 52;
<a name="l06127"></a>06127     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#a86f5afbc1fdcaa189c9ca257b43d9e78">sds_pcs_rx_os_out</a>            : 12; <span class="comment">/**&lt; Offset calibration code for readout, 2&apos;s complement.</span>
<a name="l06128"></a>06128 <span class="comment">                                                         &lt;11:6&gt; = I.</span>
<a name="l06129"></a>06129 <span class="comment">                                                         &lt;5:0&gt; = Ib. */</span>
<a name="l06130"></a>06130 <span class="preprocessor">#else</span>
<a name="l06131"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#a86f5afbc1fdcaa189c9ca257b43d9e78">06131</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#a86f5afbc1fdcaa189c9ca257b43d9e78">sds_pcs_rx_os_out</a>            : 12;
<a name="l06132"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#ad7f2cab171388d6974a22dc54384f923">06132</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html#ad7f2cab171388d6974a22dc54384f923">reserved_12_63</a>               : 52;
<a name="l06133"></a>06133 <span class="preprocessor">#endif</span>
<a name="l06134"></a>06134 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#a6365034c1630fd7eb1a2db7764906954">s</a>;
<a name="l06135"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#a0463128f9c94089812e8eecc605bfb4d">06135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">cvmx_gserx_lanex_rx_os_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#a0463128f9c94089812e8eecc605bfb4d">cn73xx</a>;
<a name="l06136"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#ab02efb17361e7bb81847dac381696994">06136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">cvmx_gserx_lanex_rx_os_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#ab02efb17361e7bb81847dac381696994">cn78xx</a>;
<a name="l06137"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#aacdbaa18c811f581a53caf5ab84e5f16">06137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">cvmx_gserx_lanex_rx_os_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#aacdbaa18c811f581a53caf5ab84e5f16">cn78xxp1</a>;
<a name="l06138"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#ab3bea284bccdb35825e390a84d36c972">06138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__2_1_1cvmx__gserx__lanex__rx__os__out__2__s.html">cvmx_gserx_lanex_rx_os_out_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html#ab3bea284bccdb35825e390a84d36c972">cnf75xx</a>;
<a name="l06139"></a>06139 };
<a name="l06140"></a><a class="code" href="cvmx-gserx-defs_8h.html#a354cdf1571e5e67a2bfa6b2274798b9c">06140</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html" title="cvmx_gser::_lane::_rx_os_out_2">cvmx_gserx_lanex_rx_os_out_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__2.html" title="cvmx_gser::_lane::_rx_os_out_2">cvmx_gserx_lanex_rx_os_out_2_t</a>;
<a name="l06141"></a>06141 <span class="comment"></span>
<a name="l06142"></a>06142 <span class="comment">/**</span>
<a name="l06143"></a>06143 <span class="comment"> * cvmx_gser#_lane#_rx_os_out_3</span>
<a name="l06144"></a>06144 <span class="comment"> *</span>
<a name="l06145"></a>06145 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06146"></a>06146 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06147"></a>06147 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06148"></a>06148 <span class="comment"> */</span>
<a name="l06149"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html">06149</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html" title="cvmx_gser::_lane::_rx_os_out_3">cvmx_gserx_lanex_rx_os_out_3</a> {
<a name="l06150"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a801a48a6597677df98c21f6b0bc36440">06150</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a801a48a6597677df98c21f6b0bc36440">u64</a>;
<a name="l06151"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">06151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">cvmx_gserx_lanex_rx_os_out_3_s</a> {
<a name="l06152"></a>06152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06153"></a>06153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#ab91b15f0bd4b64401880cfb3cd8f8280">reserved_12_63</a>               : 52;
<a name="l06154"></a>06154     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#a249e11876e8a6deacced1e8c62262ba7">sds_pcs_rx_os_out</a>            : 12; <span class="comment">/**&lt; Offset calibration code for readout, 2&apos;s complement.</span>
<a name="l06155"></a>06155 <span class="comment">                                                         &lt;11:6&gt; = Q.</span>
<a name="l06156"></a>06156 <span class="comment">                                                         &lt;5:0&gt; = Qb. */</span>
<a name="l06157"></a>06157 <span class="preprocessor">#else</span>
<a name="l06158"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#a249e11876e8a6deacced1e8c62262ba7">06158</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#a249e11876e8a6deacced1e8c62262ba7">sds_pcs_rx_os_out</a>            : 12;
<a name="l06159"></a><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#ab91b15f0bd4b64401880cfb3cd8f8280">06159</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html#ab91b15f0bd4b64401880cfb3cd8f8280">reserved_12_63</a>               : 52;
<a name="l06160"></a>06160 <span class="preprocessor">#endif</span>
<a name="l06161"></a>06161 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a06b13094f1c3797316fbe3c544782a99">s</a>;
<a name="l06162"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a174d88713bb11145e1a87fba9b3b0a5d">06162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">cvmx_gserx_lanex_rx_os_out_3_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a174d88713bb11145e1a87fba9b3b0a5d">cn73xx</a>;
<a name="l06163"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a83e2c23fed200fa5646ce84bf8c03057">06163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">cvmx_gserx_lanex_rx_os_out_3_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#a83e2c23fed200fa5646ce84bf8c03057">cn78xx</a>;
<a name="l06164"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#ab1ca9f3f62d2190ce826966cb745ddc0">06164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">cvmx_gserx_lanex_rx_os_out_3_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#ab1ca9f3f62d2190ce826966cb745ddc0">cn78xxp1</a>;
<a name="l06165"></a><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#aaa0b7303c61c9a389cdb942d0b2a859f">06165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__os__out__3_1_1cvmx__gserx__lanex__rx__os__out__3__s.html">cvmx_gserx_lanex_rx_os_out_3_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html#aaa0b7303c61c9a389cdb942d0b2a859f">cnf75xx</a>;
<a name="l06166"></a>06166 };
<a name="l06167"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7d06a01c5b45faf3b5bfc7f41fb122b0">06167</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html" title="cvmx_gser::_lane::_rx_os_out_3">cvmx_gserx_lanex_rx_os_out_3</a> <a class="code" href="unioncvmx__gserx__lanex__rx__os__out__3.html" title="cvmx_gser::_lane::_rx_os_out_3">cvmx_gserx_lanex_rx_os_out_3_t</a>;
<a name="l06168"></a>06168 <span class="comment"></span>
<a name="l06169"></a>06169 <span class="comment">/**</span>
<a name="l06170"></a>06170 <span class="comment"> * cvmx_gser#_lane#_rx_precorr_ctrl</span>
<a name="l06171"></a>06171 <span class="comment"> *</span>
<a name="l06172"></a>06172 <span class="comment"> * These are the RAW PCS per-lane RX precorrelation control registers. These registers are for</span>
<a name="l06173"></a>06173 <span class="comment"> * diagnostic use only.</span>
<a name="l06174"></a>06174 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06175"></a>06175 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06176"></a>06176 <span class="comment"> */</span>
<a name="l06177"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html">06177</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html" title="cvmx_gser::_lane::_rx_precorr_ctrl">cvmx_gserx_lanex_rx_precorr_ctrl</a> {
<a name="l06178"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a5c4a1d755bcd3e93ebdb145b5fe95fb6">06178</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a5c4a1d755bcd3e93ebdb145b5fe95fb6">u64</a>;
<a name="l06179"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">06179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">cvmx_gserx_lanex_rx_precorr_ctrl_s</a> {
<a name="l06180"></a>06180 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06181"></a>06181 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#ae93374d2869bc657c33aa9517d05f624">reserved_5_63</a>                : 59;
<a name="l06182"></a>06182     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a7c3df03e54ecc01dcde11e3bfffa1f20">rx_precorr_disable</a>           : 1;  <span class="comment">/**&lt; Disable RX precorrelation calculation. */</span>
<a name="l06183"></a>06183     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a2bd45ac4884586a55c1c78f3b5719d30">rx_precorr_en_ovrrd_en</a>       : 1;  <span class="comment">/**&lt; Override enable for RX precorrelation calculation enable. */</span>
<a name="l06184"></a>06184     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a40778551cd7d008cacf41df0d0d1a3d6">rx_precorr_en_ovrrd_val</a>      : 1;  <span class="comment">/**&lt; Override value for RX precorrelation calculation enable. */</span>
<a name="l06185"></a>06185     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#aff65a959dab9579b3b8fa86353de2992">pcs_sds_rx_precorr_scnt_ctrl</a> : 2;  <span class="comment">/**&lt; RX precorrelation sample counter control.</span>
<a name="l06186"></a>06186 <span class="comment">                                                         0x0 = Load max sample counter with 0x1FF.</span>
<a name="l06187"></a>06187 <span class="comment">                                                         0x1 = Load max sample counter with 0x3FF.</span>
<a name="l06188"></a>06188 <span class="comment">                                                         0x2 = Load max sample counter with 0x7FF.</span>
<a name="l06189"></a>06189 <span class="comment">                                                         0x3 = Load max sample counter with 0xFFF. */</span>
<a name="l06190"></a>06190 <span class="preprocessor">#else</span>
<a name="l06191"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#aff65a959dab9579b3b8fa86353de2992">06191</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#aff65a959dab9579b3b8fa86353de2992">pcs_sds_rx_precorr_scnt_ctrl</a> : 2;
<a name="l06192"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a40778551cd7d008cacf41df0d0d1a3d6">06192</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a40778551cd7d008cacf41df0d0d1a3d6">rx_precorr_en_ovrrd_val</a>      : 1;
<a name="l06193"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a2bd45ac4884586a55c1c78f3b5719d30">06193</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a2bd45ac4884586a55c1c78f3b5719d30">rx_precorr_en_ovrrd_en</a>       : 1;
<a name="l06194"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a7c3df03e54ecc01dcde11e3bfffa1f20">06194</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#a7c3df03e54ecc01dcde11e3bfffa1f20">rx_precorr_disable</a>           : 1;
<a name="l06195"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#ae93374d2869bc657c33aa9517d05f624">06195</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html#ae93374d2869bc657c33aa9517d05f624">reserved_5_63</a>                : 59;
<a name="l06196"></a>06196 <span class="preprocessor">#endif</span>
<a name="l06197"></a>06197 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a05c569e9bc458e22580c216d32a589f2">s</a>;
<a name="l06198"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a876655397677170992d43552abe78e43">06198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">cvmx_gserx_lanex_rx_precorr_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a876655397677170992d43552abe78e43">cn73xx</a>;
<a name="l06199"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#af075ea7ba12a09abb50b5397d6a93e0c">06199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">cvmx_gserx_lanex_rx_precorr_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#af075ea7ba12a09abb50b5397d6a93e0c">cn78xx</a>;
<a name="l06200"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a8ad8ca4d5aa5a0662c7efdcaaa21a49a">06200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">cvmx_gserx_lanex_rx_precorr_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#a8ad8ca4d5aa5a0662c7efdcaaa21a49a">cn78xxp1</a>;
<a name="l06201"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#abb4f58e7aae891888735a51a45e335e9">06201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__ctrl_1_1cvmx__gserx__lanex__rx__precorr__ctrl__s.html">cvmx_gserx_lanex_rx_precorr_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html#abb4f58e7aae891888735a51a45e335e9">cnf75xx</a>;
<a name="l06202"></a>06202 };
<a name="l06203"></a><a class="code" href="cvmx-gserx-defs_8h.html#a73e6496c60114407e439ded7514f19f7">06203</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html" title="cvmx_gser::_lane::_rx_precorr_ctrl">cvmx_gserx_lanex_rx_precorr_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__ctrl.html" title="cvmx_gser::_lane::_rx_precorr_ctrl">cvmx_gserx_lanex_rx_precorr_ctrl_t</a>;
<a name="l06204"></a>06204 <span class="comment"></span>
<a name="l06205"></a>06205 <span class="comment">/**</span>
<a name="l06206"></a>06206 <span class="comment"> * cvmx_gser#_lane#_rx_precorr_val</span>
<a name="l06207"></a>06207 <span class="comment"> *</span>
<a name="l06208"></a>06208 <span class="comment"> * These are the RAW PCS per-lane RX precorrelation control registers. These registers are for</span>
<a name="l06209"></a>06209 <span class="comment"> * diagnostic use only.</span>
<a name="l06210"></a>06210 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06211"></a>06211 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06212"></a>06212 <span class="comment"> */</span>
<a name="l06213"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html">06213</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html" title="cvmx_gser::_lane::_rx_precorr_val">cvmx_gserx_lanex_rx_precorr_val</a> {
<a name="l06214"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#a0b649189552515f8ab4b546792354b49">06214</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#a0b649189552515f8ab4b546792354b49">u64</a>;
<a name="l06215"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">06215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">cvmx_gserx_lanex_rx_precorr_val_s</a> {
<a name="l06216"></a>06216 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06217"></a>06217 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#abe51be2cba0142700e07d7ee8ebe0b76">reserved_13_63</a>               : 51;
<a name="l06218"></a>06218     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a76042deeda2ba73312df64e519b4b82b">sds_pcs_rx_precorr_vld</a>       : 1;  <span class="comment">/**&lt; RX precorrelation count is valid. */</span>
<a name="l06219"></a>06219     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a4c006eab3756651fb84e25b35f7e7e1f">sds_pcs_rx_precorr_cnt</a>       : 12; <span class="comment">/**&lt; RX precorrelation count. */</span>
<a name="l06220"></a>06220 <span class="preprocessor">#else</span>
<a name="l06221"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a4c006eab3756651fb84e25b35f7e7e1f">06221</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a4c006eab3756651fb84e25b35f7e7e1f">sds_pcs_rx_precorr_cnt</a>       : 12;
<a name="l06222"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a76042deeda2ba73312df64e519b4b82b">06222</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#a76042deeda2ba73312df64e519b4b82b">sds_pcs_rx_precorr_vld</a>       : 1;
<a name="l06223"></a><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#abe51be2cba0142700e07d7ee8ebe0b76">06223</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html#abe51be2cba0142700e07d7ee8ebe0b76">reserved_13_63</a>               : 51;
<a name="l06224"></a>06224 <span class="preprocessor">#endif</span>
<a name="l06225"></a>06225 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#a6376413caf9e177c9dfdd51aead76fcb">s</a>;
<a name="l06226"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa65353e2db077b93cce3b7c717c878f4">06226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">cvmx_gserx_lanex_rx_precorr_val_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa65353e2db077b93cce3b7c717c878f4">cn73xx</a>;
<a name="l06227"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa9473990a82d611fb806078e4a12a076">06227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">cvmx_gserx_lanex_rx_precorr_val_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa9473990a82d611fb806078e4a12a076">cn78xx</a>;
<a name="l06228"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa85daa0a198949ce7cac69916c732e78">06228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">cvmx_gserx_lanex_rx_precorr_val_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aa85daa0a198949ce7cac69916c732e78">cn78xxp1</a>;
<a name="l06229"></a><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aeb8bb50b8ce9efa2e85afc5fcc16a652">06229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__precorr__val_1_1cvmx__gserx__lanex__rx__precorr__val__s.html">cvmx_gserx_lanex_rx_precorr_val_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html#aeb8bb50b8ce9efa2e85afc5fcc16a652">cnf75xx</a>;
<a name="l06230"></a>06230 };
<a name="l06231"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab18ad54737ef719a5354975a648f0815">06231</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html" title="cvmx_gser::_lane::_rx_precorr_val">cvmx_gserx_lanex_rx_precorr_val</a> <a class="code" href="unioncvmx__gserx__lanex__rx__precorr__val.html" title="cvmx_gser::_lane::_rx_precorr_val">cvmx_gserx_lanex_rx_precorr_val_t</a>;
<a name="l06232"></a>06232 <span class="comment"></span>
<a name="l06233"></a>06233 <span class="comment">/**</span>
<a name="l06234"></a>06234 <span class="comment"> * cvmx_gser#_lane#_rx_valbbd_ctrl_0</span>
<a name="l06235"></a>06235 <span class="comment"> *</span>
<a name="l06236"></a>06236 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06237"></a>06237 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06238"></a>06238 <span class="comment"> */</span>
<a name="l06239"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html">06239</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_0">cvmx_gserx_lanex_rx_valbbd_ctrl_0</a> {
<a name="l06240"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#abb860e3bd994305f33f7126af597a8d6">06240</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#abb860e3bd994305f33f7126af597a8d6">u64</a>;
<a name="l06241"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">06241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_0_s</a> {
<a name="l06242"></a>06242 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06243"></a>06243 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a46fddf6f3bb81b90c76e2d53b8329a2a">reserved_14_63</a>               : 50;
<a name="l06244"></a>06244     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aab6b31110de1066111b5d0d759ba5d29">agc_gain</a>                     : 2;  <span class="comment">/**&lt; AGC gain. */</span>
<a name="l06245"></a>06245     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#adbf0592032172861e995bd38e42b6628">dfe_gain</a>                     : 2;  <span class="comment">/**&lt; DFE gain. */</span>
<a name="l06246"></a>06246     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aeeef08e1b1032d3540e5967fcb193970">dfe_c5_mval</a>                  : 4;  <span class="comment">/**&lt; DFE Tap5 manual value when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06247"></a>06247 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06248"></a>06248 <span class="comment">                                                         Recommended settings:</span>
<a name="l06249"></a>06249 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06250"></a>06250 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06251"></a>06251 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06252"></a>06252 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06253"></a>06253 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06254"></a>06254 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06255"></a>06255 <span class="comment">                                                         [DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,DFE_C4_MSGN], and clearing all of</span>
<a name="l06256"></a>06256 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06257"></a>06257 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06258"></a>06258     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a2ba6893ef78872ed4af03844f0059eb7">dfe_c5_msgn</a>                  : 1;  <span class="comment">/**&lt; DFE Tap5 manual sign when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06259"></a>06259 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06260"></a>06260 <span class="comment">                                                         Recommended settings:</span>
<a name="l06261"></a>06261 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06262"></a>06262 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06263"></a>06263 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06264"></a>06264 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06265"></a>06265 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06266"></a>06266 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06267"></a>06267 <span class="comment">                                                         [DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,DFE_C4_MSGN], and clearing all of</span>
<a name="l06268"></a>06268 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06269"></a>06269 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06270"></a>06270     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad3819d7cc8ac65cb1675bfa933b41ad1">dfe_c4_mval</a>                  : 4;  <span class="comment">/**&lt; DFE Tap4 manual value when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06271"></a>06271 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06272"></a>06272 <span class="comment">                                                         Recommended settings:</span>
<a name="l06273"></a>06273 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06274"></a>06274 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06275"></a>06275 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06276"></a>06276 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06277"></a>06277 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06278"></a>06278 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06279"></a>06279 <span class="comment">                                                         [DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,DFE_C4_MSGN], and clearing all of</span>
<a name="l06280"></a>06280 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06281"></a>06281 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06282"></a>06282     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad6644be8794a0809834c8c492a6fc3ab">dfe_c4_msgn</a>                  : 1;  <span class="comment">/**&lt; DFE Tap4 manual sign when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06283"></a>06283 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06284"></a>06284 <span class="comment">                                                         Recommended settings:</span>
<a name="l06285"></a>06285 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06286"></a>06286 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06287"></a>06287 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06288"></a>06288 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06289"></a>06289 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06290"></a>06290 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06291"></a>06291 <span class="comment">                                                         [DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,DFE_C4_MSGN], and clearing all of</span>
<a name="l06292"></a>06292 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06293"></a>06293 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06294"></a>06294 <span class="preprocessor">#else</span>
<a name="l06295"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad6644be8794a0809834c8c492a6fc3ab">06295</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad6644be8794a0809834c8c492a6fc3ab">dfe_c4_msgn</a>                  : 1;
<a name="l06296"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad3819d7cc8ac65cb1675bfa933b41ad1">06296</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#ad3819d7cc8ac65cb1675bfa933b41ad1">dfe_c4_mval</a>                  : 4;
<a name="l06297"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a2ba6893ef78872ed4af03844f0059eb7">06297</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a2ba6893ef78872ed4af03844f0059eb7">dfe_c5_msgn</a>                  : 1;
<a name="l06298"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aeeef08e1b1032d3540e5967fcb193970">06298</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aeeef08e1b1032d3540e5967fcb193970">dfe_c5_mval</a>                  : 4;
<a name="l06299"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#adbf0592032172861e995bd38e42b6628">06299</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#adbf0592032172861e995bd38e42b6628">dfe_gain</a>                     : 2;
<a name="l06300"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aab6b31110de1066111b5d0d759ba5d29">06300</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#aab6b31110de1066111b5d0d759ba5d29">agc_gain</a>                     : 2;
<a name="l06301"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a46fddf6f3bb81b90c76e2d53b8329a2a">06301</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html#a46fddf6f3bb81b90c76e2d53b8329a2a">reserved_14_63</a>               : 50;
<a name="l06302"></a>06302 <span class="preprocessor">#endif</span>
<a name="l06303"></a>06303 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a3be9aa34e414e24a93f049819fc4aa0f">s</a>;
<a name="l06304"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a8500fe1b78a11b2b08fe884a7ee15d48">06304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a8500fe1b78a11b2b08fe884a7ee15d48">cn73xx</a>;
<a name="l06305"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a39ea1cd72eb50bfccc47f886f393dc97">06305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a39ea1cd72eb50bfccc47f886f393dc97">cn78xx</a>;
<a name="l06306"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a9ef238edba928b4cfbdc670b3699284f">06306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a9ef238edba928b4cfbdc670b3699284f">cn78xxp1</a>;
<a name="l06307"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a73b29597c47ad9914a30b32c1318b5e6">06307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__0_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__0__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html#a73b29597c47ad9914a30b32c1318b5e6">cnf75xx</a>;
<a name="l06308"></a>06308 };
<a name="l06309"></a><a class="code" href="cvmx-gserx-defs_8h.html#afc9e24aa0805e3a1b182fa037bcf848c">06309</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_0">cvmx_gserx_lanex_rx_valbbd_ctrl_0</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__0.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_0">cvmx_gserx_lanex_rx_valbbd_ctrl_0_t</a>;
<a name="l06310"></a>06310 <span class="comment"></span>
<a name="l06311"></a>06311 <span class="comment">/**</span>
<a name="l06312"></a>06312 <span class="comment"> * cvmx_gser#_lane#_rx_valbbd_ctrl_1</span>
<a name="l06313"></a>06313 <span class="comment"> *</span>
<a name="l06314"></a>06314 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06315"></a>06315 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06316"></a>06316 <span class="comment"> */</span>
<a name="l06317"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html">06317</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_1">cvmx_gserx_lanex_rx_valbbd_ctrl_1</a> {
<a name="l06318"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a6018c85cd4f6726fa5565fd9c0ba99c4">06318</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a6018c85cd4f6726fa5565fd9c0ba99c4">u64</a>;
<a name="l06319"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">06319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_1_s</a> {
<a name="l06320"></a>06320 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06321"></a>06321 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a43cde18c437bac26bfa8d7cb165607fd">reserved_15_63</a>               : 49;
<a name="l06322"></a>06322     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a14447287e1e4199d3cf7ea29c8673c49">dfe_c3_mval</a>                  : 4;  <span class="comment">/**&lt; DFE Tap3 manual value when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06323"></a>06323 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06324"></a>06324 <span class="comment">                                                         Recommended settings:</span>
<a name="l06325"></a>06325 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06326"></a>06326 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06327"></a>06327 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06328"></a>06328 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06329"></a>06329 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06330"></a>06330 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06331"></a>06331 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06332"></a>06332 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06333"></a>06333 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06334"></a>06334     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a9fd452d17c8332d6bddb187a29ceecb5">dfe_c3_msgn</a>                  : 1;  <span class="comment">/**&lt; DFE Tap3 manual sign when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06335"></a>06335 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06336"></a>06336 <span class="comment">                                                         Recommended settings:</span>
<a name="l06337"></a>06337 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06338"></a>06338 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06339"></a>06339 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06340"></a>06340 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06341"></a>06341 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06342"></a>06342 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06343"></a>06343 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06344"></a>06344 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06345"></a>06345 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06346"></a>06346     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aaf0071244d5bf466a5c258b2098bbad5">dfe_c2_mval</a>                  : 4;  <span class="comment">/**&lt; DFE Tap2 manual value when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06347"></a>06347 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06348"></a>06348 <span class="comment">                                                         Recommended settings:</span>
<a name="l06349"></a>06349 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06350"></a>06350 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06351"></a>06351 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06352"></a>06352 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06353"></a>06353 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06354"></a>06354 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06355"></a>06355 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06356"></a>06356 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06357"></a>06357 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06358"></a>06358     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a618c6dcd8bd1d5d37ad339421fcfaa06">dfe_c2_msgn</a>                  : 1;  <span class="comment">/**&lt; DFE Tap2 manual sign when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06359"></a>06359 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06360"></a>06360 <span class="comment">                                                         Recommended settings:</span>
<a name="l06361"></a>06361 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06362"></a>06362 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06363"></a>06363 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06364"></a>06364 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06365"></a>06365 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06366"></a>06366 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06367"></a>06367 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06368"></a>06368 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06369"></a>06369 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06370"></a>06370     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aa90dd1403caee89257d7fa1640deae58">dfe_c1_mval</a>                  : 4;  <span class="comment">/**&lt; DFE Tap1 manual value when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06371"></a>06371 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06372"></a>06372 <span class="comment">                                                         Recommended settings:</span>
<a name="l06373"></a>06373 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06374"></a>06374 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06375"></a>06375 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06376"></a>06376 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06377"></a>06377 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06378"></a>06378 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06379"></a>06379 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06380"></a>06380 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06381"></a>06381 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06382"></a>06382     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#af35fe53df3be461c11cf1887c379be01">dfe_c1_msgn</a>                  : 1;  <span class="comment">/**&lt; DFE Tap1 manual sign when GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN] and</span>
<a name="l06383"></a>06383 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_C5_OVRD_VAL] are both set.</span>
<a name="l06384"></a>06384 <span class="comment">                                                         Recommended settings:</span>
<a name="l06385"></a>06385 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06386"></a>06386 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06387"></a>06387 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_2[DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,</span>
<a name="l06388"></a>06388 <span class="comment">                                                         DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,DFE_C1_OVRD_VAL], setting</span>
<a name="l06389"></a>06389 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06390"></a>06390 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06391"></a>06391 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL,FE_C4_MSGN],</span>
<a name="l06392"></a>06392 <span class="comment">                                                         and clearing all of [DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06393"></a>06393 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06394"></a>06394 <span class="preprocessor">#else</span>
<a name="l06395"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#af35fe53df3be461c11cf1887c379be01">06395</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#af35fe53df3be461c11cf1887c379be01">dfe_c1_msgn</a>                  : 1;
<a name="l06396"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aa90dd1403caee89257d7fa1640deae58">06396</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aa90dd1403caee89257d7fa1640deae58">dfe_c1_mval</a>                  : 4;
<a name="l06397"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a618c6dcd8bd1d5d37ad339421fcfaa06">06397</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a618c6dcd8bd1d5d37ad339421fcfaa06">dfe_c2_msgn</a>                  : 1;
<a name="l06398"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aaf0071244d5bf466a5c258b2098bbad5">06398</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#aaf0071244d5bf466a5c258b2098bbad5">dfe_c2_mval</a>                  : 4;
<a name="l06399"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a9fd452d17c8332d6bddb187a29ceecb5">06399</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a9fd452d17c8332d6bddb187a29ceecb5">dfe_c3_msgn</a>                  : 1;
<a name="l06400"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a14447287e1e4199d3cf7ea29c8673c49">06400</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a14447287e1e4199d3cf7ea29c8673c49">dfe_c3_mval</a>                  : 4;
<a name="l06401"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a43cde18c437bac26bfa8d7cb165607fd">06401</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html#a43cde18c437bac26bfa8d7cb165607fd">reserved_15_63</a>               : 49;
<a name="l06402"></a>06402 <span class="preprocessor">#endif</span>
<a name="l06403"></a>06403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#aacd444801db15dae3a44d1bae64148fa">s</a>;
<a name="l06404"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a1beddbe9a4a7a6091f283d382e50fbcc">06404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a1beddbe9a4a7a6091f283d382e50fbcc">cn73xx</a>;
<a name="l06405"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#acbe00af128e70a55db11156017f1a62d">06405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#acbe00af128e70a55db11156017f1a62d">cn78xx</a>;
<a name="l06406"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a439f5f4ebbee09bb869622129f4dad6e">06406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a439f5f4ebbee09bb869622129f4dad6e">cn78xxp1</a>;
<a name="l06407"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a1e8927429d5f5fc07ba8a195376287bf">06407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__1_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__1__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html#a1e8927429d5f5fc07ba8a195376287bf">cnf75xx</a>;
<a name="l06408"></a>06408 };
<a name="l06409"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0128ca822cb234812650a42f4ee6b713">06409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_1">cvmx_gserx_lanex_rx_valbbd_ctrl_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__1.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_1">cvmx_gserx_lanex_rx_valbbd_ctrl_1_t</a>;
<a name="l06410"></a>06410 <span class="comment"></span>
<a name="l06411"></a>06411 <span class="comment">/**</span>
<a name="l06412"></a>06412 <span class="comment"> * cvmx_gser#_lane#_rx_valbbd_ctrl_2</span>
<a name="l06413"></a>06413 <span class="comment"> *</span>
<a name="l06414"></a>06414 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06415"></a>06415 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06416"></a>06416 <span class="comment"> */</span>
<a name="l06417"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html">06417</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_2">cvmx_gserx_lanex_rx_valbbd_ctrl_2</a> {
<a name="l06418"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#aa11965b9101be09a4292105072d8dc0a">06418</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#aa11965b9101be09a4292105072d8dc0a">u64</a>;
<a name="l06419"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">06419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_2_s</a> {
<a name="l06420"></a>06420 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06421"></a>06421 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a61513c6faf331953fcd723974e0660e5">reserved_6_63</a>                : 58;
<a name="l06422"></a>06422     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a9c2697ac0382847ebb88ddf4003c90f4">dfe_ovrd_en</a>                  : 1;  <span class="comment">/**&lt; Override enable for DFE tap controls. When asserted, the register bits in</span>
<a name="l06423"></a>06423 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0 and GSER()_LANE()_RX_VALBBD_CTRL_1 are</span>
<a name="l06424"></a>06424 <span class="comment">                                                         used for controlling the DFE tap manual mode, instead the manual mode signal indexed by</span>
<a name="l06425"></a>06425 <span class="comment">                                                         GSER()_LANE_MODE[LMODE].</span>
<a name="l06426"></a>06426 <span class="comment">                                                         Recommended settings:</span>
<a name="l06427"></a>06427 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06428"></a>06428 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06429"></a>06429 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06430"></a>06430 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06431"></a>06431 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06432"></a>06432 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06433"></a>06433 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06434"></a>06434 <span class="comment">                                                         and clearing all of</span>
<a name="l06435"></a>06435 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06436"></a>06436 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06437"></a>06437     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a2c30c15a2f1571988f204d97eaf52c92">dfe_c5_ovrd_val</a>              : 1;  <span class="comment">/**&lt; Override value for DFE Tap5 manual enable. Used when [DFE_OVRD_EN] is set.</span>
<a name="l06438"></a>06438 <span class="comment">                                                         Recommended settings:</span>
<a name="l06439"></a>06439 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06440"></a>06440 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06441"></a>06441 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06442"></a>06442 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06443"></a>06443 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06444"></a>06444 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06445"></a>06445 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06446"></a>06446 <span class="comment">                                                         and clearing all of</span>
<a name="l06447"></a>06447 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06448"></a>06448 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06449"></a>06449     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a0ab14f37812f16ba4b65bc2e72834bae">dfe_c4_ovrd_val</a>              : 1;  <span class="comment">/**&lt; Override value for DFE Tap4 manual enable. Used when [DFE_OVRD_EN] is set.</span>
<a name="l06450"></a>06450 <span class="comment">                                                         Recommended settings:</span>
<a name="l06451"></a>06451 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06452"></a>06452 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06453"></a>06453 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06454"></a>06454 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06455"></a>06455 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06456"></a>06456 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06457"></a>06457 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06458"></a>06458 <span class="comment">                                                         and clearing all of</span>
<a name="l06459"></a>06459 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06460"></a>06460 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06461"></a>06461     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#af81cbdea82601201841f285329e5e5a5">dfe_c3_ovrd_val</a>              : 1;  <span class="comment">/**&lt; Override value for DFE Tap3 manual enable. Used when [DFE_OVRD_EN] is set.</span>
<a name="l06462"></a>06462 <span class="comment">                                                         Recommended settings:</span>
<a name="l06463"></a>06463 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06464"></a>06464 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06465"></a>06465 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06466"></a>06466 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06467"></a>06467 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06468"></a>06468 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06469"></a>06469 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06470"></a>06470 <span class="comment">                                                         and clearing all of</span>
<a name="l06471"></a>06471 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06472"></a>06472 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06473"></a>06473     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aafa1f7095937b5eb0d62939f4821b128">dfe_c2_ovrd_val</a>              : 1;  <span class="comment">/**&lt; Override value for DFE Tap2 manual enable. Used when [DFE_OVRD_EN] is set.</span>
<a name="l06474"></a>06474 <span class="comment">                                                         Recommended settings:</span>
<a name="l06475"></a>06475 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06476"></a>06476 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06477"></a>06477 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06478"></a>06478 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06479"></a>06479 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06480"></a>06480 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06481"></a>06481 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06482"></a>06482 <span class="comment">                                                         and clearing all of</span>
<a name="l06483"></a>06483 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06484"></a>06484 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06485"></a>06485     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aff51ce4358d38b46e56af01ea92e1299">dfe_c1_ovrd_val</a>              : 1;  <span class="comment">/**&lt; Override value for DFE Tap1 manual enable. Used when [DFE_OVRD_EN] is set.</span>
<a name="l06486"></a>06486 <span class="comment">                                                         Recommended settings:</span>
<a name="l06487"></a>06487 <span class="comment">                                                         When auto-negotiated link training is not present, non-PCIe, and link speed &lt;=</span>
<a name="l06488"></a>06488 <span class="comment">                                                         5 Gbaud, the DFE should be completely disabled by setting all of</span>
<a name="l06489"></a>06489 <span class="comment">                                                         [DFE_OVRD_EN,DFE_C5_OVRD_VAL,DFE_C4_OVRD_VAL,DFE_C3_OVRD_VAL,DFE_C2_OVRD_VAL,</span>
<a name="l06490"></a>06490 <span class="comment">                                                         DFE_C1_OVRD_VAL], setting</span>
<a name="l06491"></a>06491 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;8&gt;], clearing</span>
<a name="l06492"></a>06492 <span class="comment">                                                         GSER()_LANE()_RX_LOOP_CTRL[CFG_RX_LCTRL&lt;1&gt;], clearing all of</span>
<a name="l06493"></a>06493 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_0[DFE_C5_MVAL,DFE_C5_MSGN,DFE_C4_MVAL, FE_C4_MSGN],</span>
<a name="l06494"></a>06494 <span class="comment">                                                         and clearing all of</span>
<a name="l06495"></a>06495 <span class="comment">                                                         GSER()_LANE()_RX_VALBBD_CTRL_1[DFE_C3_MVAL,DFE_C3_MSGN,DFE_C2_MVAL,DFE_C2_MSGN,</span>
<a name="l06496"></a>06496 <span class="comment">                                                         DFE_C1_MVAL,DFE_C1_MSGN]. */</span>
<a name="l06497"></a>06497 <span class="preprocessor">#else</span>
<a name="l06498"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aff51ce4358d38b46e56af01ea92e1299">06498</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aff51ce4358d38b46e56af01ea92e1299">dfe_c1_ovrd_val</a>              : 1;
<a name="l06499"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aafa1f7095937b5eb0d62939f4821b128">06499</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#aafa1f7095937b5eb0d62939f4821b128">dfe_c2_ovrd_val</a>              : 1;
<a name="l06500"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#af81cbdea82601201841f285329e5e5a5">06500</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#af81cbdea82601201841f285329e5e5a5">dfe_c3_ovrd_val</a>              : 1;
<a name="l06501"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a0ab14f37812f16ba4b65bc2e72834bae">06501</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a0ab14f37812f16ba4b65bc2e72834bae">dfe_c4_ovrd_val</a>              : 1;
<a name="l06502"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a2c30c15a2f1571988f204d97eaf52c92">06502</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a2c30c15a2f1571988f204d97eaf52c92">dfe_c5_ovrd_val</a>              : 1;
<a name="l06503"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a9c2697ac0382847ebb88ddf4003c90f4">06503</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a9c2697ac0382847ebb88ddf4003c90f4">dfe_ovrd_en</a>                  : 1;
<a name="l06504"></a><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a61513c6faf331953fcd723974e0660e5">06504</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html#a61513c6faf331953fcd723974e0660e5">reserved_6_63</a>                : 58;
<a name="l06505"></a>06505 <span class="preprocessor">#endif</span>
<a name="l06506"></a>06506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#ab2dfe19983a13b2c62de386e1769c2fc">s</a>;
<a name="l06507"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a44754ad3b5bcc981cbc85e2861262980">06507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a44754ad3b5bcc981cbc85e2861262980">cn73xx</a>;
<a name="l06508"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a4967d313f427698a4e70f0015fbd8450">06508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a4967d313f427698a4e70f0015fbd8450">cn78xx</a>;
<a name="l06509"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a4d3dd2a50938b0d2c5713e18ad0d7c4b">06509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a4d3dd2a50938b0d2c5713e18ad0d7c4b">cn78xxp1</a>;
<a name="l06510"></a><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a9aa5375bcd55e6c4783f97a2dcc912cb">06510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__valbbd__ctrl__2_1_1cvmx__gserx__lanex__rx__valbbd__ctrl__2__s.html">cvmx_gserx_lanex_rx_valbbd_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html#a9aa5375bcd55e6c4783f97a2dcc912cb">cnf75xx</a>;
<a name="l06511"></a>06511 };
<a name="l06512"></a><a class="code" href="cvmx-gserx-defs_8h.html#a73f062fc6dbb5eb6a3f1f7c5c5387b86">06512</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_2">cvmx_gserx_lanex_rx_valbbd_ctrl_2</a> <a class="code" href="unioncvmx__gserx__lanex__rx__valbbd__ctrl__2.html" title="cvmx_gser::_lane::_rx_valbbd_ctrl_2">cvmx_gserx_lanex_rx_valbbd_ctrl_2_t</a>;
<a name="l06513"></a>06513 <span class="comment"></span>
<a name="l06514"></a>06514 <span class="comment">/**</span>
<a name="l06515"></a>06515 <span class="comment"> * cvmx_gser#_lane#_rx_vma_ctrl</span>
<a name="l06516"></a>06516 <span class="comment"> *</span>
<a name="l06517"></a>06517 <span class="comment"> * These are the RAW PCS per-lane RX VMA control registers. These registers are for diagnostic</span>
<a name="l06518"></a>06518 <span class="comment"> * use only.</span>
<a name="l06519"></a>06519 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l06520"></a>06520 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06521"></a>06521 <span class="comment"> */</span>
<a name="l06522"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html">06522</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html" title="cvmx_gser::_lane::_rx_vma_ctrl">cvmx_gserx_lanex_rx_vma_ctrl</a> {
<a name="l06523"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#abea1d5bdbc777263bdddb469b9cdd918">06523</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#abea1d5bdbc777263bdddb469b9cdd918">u64</a>;
<a name="l06524"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">06524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">cvmx_gserx_lanex_rx_vma_ctrl_s</a> {
<a name="l06525"></a>06525 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06526"></a>06526 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ad0e67ab44ab1d28ff359a1f22fc9b6eb">reserved_16_63</a>               : 48;
<a name="l06527"></a>06527     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1ef02473e58160ab71554e4984cd72a9">vma_fine_cfg_sel_ovrrd_en</a>    : 1;  <span class="comment">/**&lt; Enable override of VMA fine configuration selection. */</span>
<a name="l06528"></a>06528     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a349c73729efe50b22f207adf88f28a80">vma_fine_cfg_sel_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Override value of VMA fine configuration selection.</span>
<a name="l06529"></a>06529 <span class="comment">                                                         0 = Coarse mode.</span>
<a name="l06530"></a>06530 <span class="comment">                                                         1 = Fine mode. */</span>
<a name="l06531"></a>06531     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ace8d35278d5dfc83e8e01ba4b117599c">rx_fom_div_delta</a>             : 1;  <span class="comment">/**&lt; TX figure of merit delta division-mode enable. */</span>
<a name="l06532"></a>06532     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a6785166eb6316445404329805d8e7636">rx_vna_ctrl_18_16</a>            : 3;  <span class="comment">/**&lt; RX VMA loop control. */</span>
<a name="l06533"></a>06533     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1c39185d38f5ccedc115bfe7f2986772">rx_vna_ctrl_9_0</a>              : 10; <span class="comment">/**&lt; RX VMA loop control.</span>
<a name="l06534"></a>06534 <span class="comment">                                                         &lt;9:8&gt; = Parameter settling wait time.</span>
<a name="l06535"></a>06535 <span class="comment">                                                         &lt;7&gt; = Limit CTLE peak to max value.</span>
<a name="l06536"></a>06536 <span class="comment">                                                         &lt;6&gt; = Long reach enabled.</span>
<a name="l06537"></a>06537 <span class="comment">                                                         &lt;5&gt; = Short reach enabled.</span>
<a name="l06538"></a>06538 <span class="comment">                                                         &lt;4&gt; = Training done override enable.</span>
<a name="l06539"></a>06539 <span class="comment">                                                         &lt;3&gt; = Training done override value.</span>
<a name="l06540"></a>06540 <span class="comment">                                                         &lt;2:0&gt; = VMA clock modulation. */</span>
<a name="l06541"></a>06541 <span class="preprocessor">#else</span>
<a name="l06542"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1c39185d38f5ccedc115bfe7f2986772">06542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1c39185d38f5ccedc115bfe7f2986772">rx_vna_ctrl_9_0</a>              : 10;
<a name="l06543"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a6785166eb6316445404329805d8e7636">06543</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a6785166eb6316445404329805d8e7636">rx_vna_ctrl_18_16</a>            : 3;
<a name="l06544"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ace8d35278d5dfc83e8e01ba4b117599c">06544</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ace8d35278d5dfc83e8e01ba4b117599c">rx_fom_div_delta</a>             : 1;
<a name="l06545"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a349c73729efe50b22f207adf88f28a80">06545</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a349c73729efe50b22f207adf88f28a80">vma_fine_cfg_sel_ovrrd_val</a>   : 1;
<a name="l06546"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1ef02473e58160ab71554e4984cd72a9">06546</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#a1ef02473e58160ab71554e4984cd72a9">vma_fine_cfg_sel_ovrrd_en</a>    : 1;
<a name="l06547"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ad0e67ab44ab1d28ff359a1f22fc9b6eb">06547</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html#ad0e67ab44ab1d28ff359a1f22fc9b6eb">reserved_16_63</a>               : 48;
<a name="l06548"></a>06548 <span class="preprocessor">#endif</span>
<a name="l06549"></a>06549 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#a3211277d7d485467ebf0110264b6bc0e">s</a>;
<a name="l06550"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#a88f93fda291bc5a57eef9b72a3d41cd6">06550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">cvmx_gserx_lanex_rx_vma_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#a88f93fda291bc5a57eef9b72a3d41cd6">cn73xx</a>;
<a name="l06551"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aa0b83d8221ab0d26ebf72f4ea7161296">06551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">cvmx_gserx_lanex_rx_vma_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aa0b83d8221ab0d26ebf72f4ea7161296">cn78xx</a>;
<a name="l06552"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aede822ff75ec5987d9d46765d3aa91f7">06552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">cvmx_gserx_lanex_rx_vma_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aede822ff75ec5987d9d46765d3aa91f7">cn78xxp1</a>;
<a name="l06553"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aca32c76021bc000470bd5359a527a0fb">06553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__ctrl_1_1cvmx__gserx__lanex__rx__vma__ctrl__s.html">cvmx_gserx_lanex_rx_vma_ctrl_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html#aca32c76021bc000470bd5359a527a0fb">cnf75xx</a>;
<a name="l06554"></a>06554 };
<a name="l06555"></a><a class="code" href="cvmx-gserx-defs_8h.html#abe7c187141f1f10d87693ec324e4e4d0">06555</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html" title="cvmx_gser::_lane::_rx_vma_ctrl">cvmx_gserx_lanex_rx_vma_ctrl</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__ctrl.html" title="cvmx_gser::_lane::_rx_vma_ctrl">cvmx_gserx_lanex_rx_vma_ctrl_t</a>;
<a name="l06556"></a>06556 <span class="comment"></span>
<a name="l06557"></a>06557 <span class="comment">/**</span>
<a name="l06558"></a>06558 <span class="comment"> * cvmx_gser#_lane#_rx_vma_status_0</span>
<a name="l06559"></a>06559 <span class="comment"> *</span>
<a name="l06560"></a>06560 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06561"></a>06561 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06562"></a>06562 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06563"></a>06563 <span class="comment"> */</span>
<a name="l06564"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html">06564</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html" title="cvmx_gser::_lane::_rx_vma_status_0">cvmx_gserx_lanex_rx_vma_status_0</a> {
<a name="l06565"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a3e6daaba982967cdab434b05f4177289">06565</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a3e6daaba982967cdab434b05f4177289">u64</a>;
<a name="l06566"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">06566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">cvmx_gserx_lanex_rx_vma_status_0_s</a> {
<a name="l06567"></a>06567 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06568"></a>06568 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a1b43c37c56ee655199c66efe413e6453">reserved_8_63</a>                : 56;
<a name="l06569"></a>06569     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a377bee286494e733d55bad82fb27a7e5">sds_pcs_rx_vma_status</a>        : 8;  <span class="comment">/**&lt; &lt;7&gt; = DFE powerdown.</span>
<a name="l06570"></a>06570 <span class="comment">                                                         &lt;6&gt; = Reserved.</span>
<a name="l06571"></a>06571 <span class="comment">                                                         &lt;5:2&gt; = CTLE Peak.</span>
<a name="l06572"></a>06572 <span class="comment">                                                         &lt;1:0&gt; = CTLE Pole. */</span>
<a name="l06573"></a>06573 <span class="preprocessor">#else</span>
<a name="l06574"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a377bee286494e733d55bad82fb27a7e5">06574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a377bee286494e733d55bad82fb27a7e5">sds_pcs_rx_vma_status</a>        : 8;
<a name="l06575"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a1b43c37c56ee655199c66efe413e6453">06575</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html#a1b43c37c56ee655199c66efe413e6453">reserved_8_63</a>                : 56;
<a name="l06576"></a>06576 <span class="preprocessor">#endif</span>
<a name="l06577"></a>06577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#acd0f1a93fad3c2ecfd2429033c728d26">s</a>;
<a name="l06578"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#ace7c0465e75c4664bd50023b12bbce7f">06578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">cvmx_gserx_lanex_rx_vma_status_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#ace7c0465e75c4664bd50023b12bbce7f">cn73xx</a>;
<a name="l06579"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a3da7f5ac18bbd34d29dc3ace583cad02">06579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">cvmx_gserx_lanex_rx_vma_status_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a3da7f5ac18bbd34d29dc3ace583cad02">cn78xx</a>;
<a name="l06580"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a5e646cd28b1866f6a064ab50442157c2">06580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">cvmx_gserx_lanex_rx_vma_status_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a5e646cd28b1866f6a064ab50442157c2">cn78xxp1</a>;
<a name="l06581"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a932655836ed8be3429d12143fecd7a7a">06581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__0_1_1cvmx__gserx__lanex__rx__vma__status__0__s.html">cvmx_gserx_lanex_rx_vma_status_0_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html#a932655836ed8be3429d12143fecd7a7a">cnf75xx</a>;
<a name="l06582"></a>06582 };
<a name="l06583"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0e01471c8ae33628ad9e36f4fd32bc22">06583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html" title="cvmx_gser::_lane::_rx_vma_status_0">cvmx_gserx_lanex_rx_vma_status_0</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__0.html" title="cvmx_gser::_lane::_rx_vma_status_0">cvmx_gserx_lanex_rx_vma_status_0_t</a>;
<a name="l06584"></a>06584 <span class="comment"></span>
<a name="l06585"></a>06585 <span class="comment">/**</span>
<a name="l06586"></a>06586 <span class="comment"> * cvmx_gser#_lane#_rx_vma_status_1</span>
<a name="l06587"></a>06587 <span class="comment"> *</span>
<a name="l06588"></a>06588 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06589"></a>06589 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06590"></a>06590 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06591"></a>06591 <span class="comment"> */</span>
<a name="l06592"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html">06592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html" title="cvmx_gser::_lane::_rx_vma_status_1">cvmx_gserx_lanex_rx_vma_status_1</a> {
<a name="l06593"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ad48aa004319b9a7d3acb12e2b27bf06a">06593</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ad48aa004319b9a7d3acb12e2b27bf06a">u64</a>;
<a name="l06594"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">06594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">cvmx_gserx_lanex_rx_vma_status_1_s</a> {
<a name="l06595"></a>06595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06596"></a>06596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a2f656ac57753279021d50b03b60f9783">reserved_16_63</a>               : 48;
<a name="l06597"></a>06597     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a9aa197b4f448bfa4b98f4f322a4f8b8d">sds_pcs_rx_vma_status</a>        : 16; <span class="comment">/**&lt; &lt;15:8&gt;: Output is controlled by GSER()_LANE()_RX_CFG_4[CFG_RX_ERRDET_CTRL]&lt;6:5&gt;:</span>
<a name="l06598"></a>06598 <span class="comment">                                                         0x0 = Window counter&lt;19:12&gt; (VMA RAW FOM).</span>
<a name="l06599"></a>06599 <span class="comment">                                                         0x1 = Window counter&lt;11:4&gt;.</span>
<a name="l06600"></a>06600 <span class="comment">                                                         0x2 = CTLE (continuous time linear equalizer) pole, SDLL_IQ.</span>
<a name="l06601"></a>06601 <span class="comment">                                                         0x3 = Pre-CTLE gain, CTLE Peak.</span>
<a name="l06602"></a>06602 <span class="comment">                                                         &lt;7&gt;: Training done.</span>
<a name="l06603"></a>06603 <span class="comment">                                                         &lt;6:4&gt;: Internal state machine delta.</span>
<a name="l06604"></a>06604 <span class="comment">                                                         &lt;3:0&gt;: Output is controlled by GSER()_LANE()_RX_CDR_CTRL_1[CDR phase offset override</span>
<a name="l06605"></a>06605 <span class="comment">                                                         enable]&lt;4&gt;:</span>
<a name="l06606"></a>06606 <span class="comment">                                                         0x0 = DLL IQ Training value.</span>
<a name="l06607"></a>06607 <span class="comment">                                                         0x1 = CDR Phase Offset. */</span>
<a name="l06608"></a>06608 <span class="preprocessor">#else</span>
<a name="l06609"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a9aa197b4f448bfa4b98f4f322a4f8b8d">06609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a9aa197b4f448bfa4b98f4f322a4f8b8d">sds_pcs_rx_vma_status</a>        : 16;
<a name="l06610"></a><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a2f656ac57753279021d50b03b60f9783">06610</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html#a2f656ac57753279021d50b03b60f9783">reserved_16_63</a>               : 48;
<a name="l06611"></a>06611 <span class="preprocessor">#endif</span>
<a name="l06612"></a>06612 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#a1b99a914a024c18b03364875f035ccc2">s</a>;
<a name="l06613"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ae309a0814bbf81a0ea07887cd2755cab">06613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">cvmx_gserx_lanex_rx_vma_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ae309a0814bbf81a0ea07887cd2755cab">cn73xx</a>;
<a name="l06614"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#a45761598fbcb205893a90fead41a2de1">06614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">cvmx_gserx_lanex_rx_vma_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#a45761598fbcb205893a90fead41a2de1">cn78xx</a>;
<a name="l06615"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#a8e1fb3ce83b5a8041b4ba24885d5c9e9">06615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">cvmx_gserx_lanex_rx_vma_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#a8e1fb3ce83b5a8041b4ba24885d5c9e9">cn78xxp1</a>;
<a name="l06616"></a><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ac26f21bee0a33d86113daa70214fc38e">06616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__rx__vma__status__1_1_1cvmx__gserx__lanex__rx__vma__status__1__s.html">cvmx_gserx_lanex_rx_vma_status_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html#ac26f21bee0a33d86113daa70214fc38e">cnf75xx</a>;
<a name="l06617"></a>06617 };
<a name="l06618"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7e378191c934835c135c0d098f3143a9">06618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html" title="cvmx_gser::_lane::_rx_vma_status_1">cvmx_gserx_lanex_rx_vma_status_1</a> <a class="code" href="unioncvmx__gserx__lanex__rx__vma__status__1.html" title="cvmx_gser::_lane::_rx_vma_status_1">cvmx_gserx_lanex_rx_vma_status_1_t</a>;
<a name="l06619"></a>06619 <span class="comment"></span>
<a name="l06620"></a>06620 <span class="comment">/**</span>
<a name="l06621"></a>06621 <span class="comment"> * cvmx_gser#_lane#_sds_pin_mon_0</span>
<a name="l06622"></a>06622 <span class="comment"> *</span>
<a name="l06623"></a>06623 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06624"></a>06624 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06625"></a>06625 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06626"></a>06626 <span class="comment"> */</span>
<a name="l06627"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html">06627</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html" title="cvmx_gser::_lane::_sds_pin_mon_0">cvmx_gserx_lanex_sds_pin_mon_0</a> {
<a name="l06628"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#aaa7a75b8cf1ba7cd5cf3cf41eb4e1eee">06628</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#aaa7a75b8cf1ba7cd5cf3cf41eb4e1eee">u64</a>;
<a name="l06629"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html">06629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html">cvmx_gserx_lanex_sds_pin_mon_0_s</a> {
<a name="l06630"></a>06630 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06631"></a>06631 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a3d1ab66aa555010b6b3695367af20a86">reserved_10_63</a>               : 54;
<a name="l06632"></a>06632     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a92594731ec69e740afaf1feaf69fedfe">pcs_sds_tx_widthsel</a>          : 2;  <span class="comment">/**&lt; TX parallel interface width settings (RAW PCS to</span>
<a name="l06633"></a>06633 <span class="comment">                                                         SerDes TX).</span>
<a name="l06634"></a>06634 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l06635"></a>06635 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l06636"></a>06636 <span class="comment">                                                         0x2 = 16-bit raw data (not supported).</span>
<a name="l06637"></a>06637 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l06638"></a>06638     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a02786662629a2e505c58ec18f7b82491">pcs_sds_rx_pcie_mode</a>         : 1;  <span class="comment">/**&lt; Selects between RX terminations:</span>
<a name="l06639"></a>06639 <span class="comment">                                                         0x0 = pcs_sds_rx_terminate_to_vdda.</span>
<a name="l06640"></a>06640 <span class="comment">                                                         0x1 = VSS. */</span>
<a name="l06641"></a>06641     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a0d8d743c32bfc6fd2fbc69479f3b2d53">reserved_5_6</a>                 : 2;
<a name="l06642"></a>06642     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#acefcced9ab8f30368d4940f26a628855">pcs_sds_rx_misc_ctrl_5</a>       : 1;  <span class="comment">/**&lt; Not Used. */</span>
<a name="l06643"></a>06643     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a529ed31c38296fb49615e8cd853a3e7f">tx_detrx_state</a>               : 2;  <span class="comment">/**&lt; RX detection state:</span>
<a name="l06644"></a>06644 <span class="comment">                                                         0x0 = IDLE.</span>
<a name="l06645"></a>06645 <span class="comment">                                                         0x1 = Charge Up.</span>
<a name="l06646"></a>06646 <span class="comment">                                                         0x2 = Detection.</span>
<a name="l06647"></a>06647 <span class="comment">                                                         0x3 = Restore common mode. */</span>
<a name="l06648"></a>06648     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a8c712554ec42647ef648c466782070a3">pcs_sds_tx_rx_detect_dis</a>     : 1;  <span class="comment">/**&lt; TX detect RX, mode disable. */</span>
<a name="l06649"></a>06649     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a68319b04edf76dd525ad66f2048db1cf">pcs_sds_tx_detect_pulsen</a>     : 1;  <span class="comment">/**&lt; TX detect RX, pulse enable. */</span>
<a name="l06650"></a>06650 <span class="preprocessor">#else</span>
<a name="l06651"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a68319b04edf76dd525ad66f2048db1cf">06651</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a68319b04edf76dd525ad66f2048db1cf">pcs_sds_tx_detect_pulsen</a>     : 1;
<a name="l06652"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a8c712554ec42647ef648c466782070a3">06652</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a8c712554ec42647ef648c466782070a3">pcs_sds_tx_rx_detect_dis</a>     : 1;
<a name="l06653"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a529ed31c38296fb49615e8cd853a3e7f">06653</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a529ed31c38296fb49615e8cd853a3e7f">tx_detrx_state</a>               : 2;
<a name="l06654"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#acefcced9ab8f30368d4940f26a628855">06654</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#acefcced9ab8f30368d4940f26a628855">pcs_sds_rx_misc_ctrl_5</a>       : 1;
<a name="l06655"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a0d8d743c32bfc6fd2fbc69479f3b2d53">06655</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a0d8d743c32bfc6fd2fbc69479f3b2d53">reserved_5_6</a>                 : 2;
<a name="l06656"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a02786662629a2e505c58ec18f7b82491">06656</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a02786662629a2e505c58ec18f7b82491">pcs_sds_rx_pcie_mode</a>         : 1;
<a name="l06657"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a92594731ec69e740afaf1feaf69fedfe">06657</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a92594731ec69e740afaf1feaf69fedfe">pcs_sds_tx_widthsel</a>          : 2;
<a name="l06658"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a3d1ab66aa555010b6b3695367af20a86">06658</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__s.html#a3d1ab66aa555010b6b3695367af20a86">reserved_10_63</a>               : 54;
<a name="l06659"></a>06659 <span class="preprocessor">#endif</span>
<a name="l06660"></a>06660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#afa6a735b30746ee93e06252d3ed90878">s</a>;
<a name="l06661"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html">06661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html">cvmx_gserx_lanex_sds_pin_mon_0_cn73xx</a> {
<a name="l06662"></a>06662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06663"></a>06663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a9784216c081769d879a909373aec6b97">reserved_10_63</a>               : 54;
<a name="l06664"></a>06664     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#addac97f3e88cb4dc56139a7f13800b31">pcs_sds_tx_widthsel</a>          : 2;  <span class="comment">/**&lt; TX parallel interface width settings (RAW PCS to</span>
<a name="l06665"></a>06665 <span class="comment">                                                         SerDes TX).</span>
<a name="l06666"></a>06666 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l06667"></a>06667 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l06668"></a>06668 <span class="comment">                                                         0x2 = 16-bit raw data (not supported).</span>
<a name="l06669"></a>06669 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l06670"></a>06670     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a69e24e39758adf184380f7819f565eab">pcs_sds_rx_pcie_mode</a>         : 1;  <span class="comment">/**&lt; Selects between RX terminations:</span>
<a name="l06671"></a>06671 <span class="comment">                                                         0x0 = pcs_sds_rx_terminate_to_vdda.</span>
<a name="l06672"></a>06672 <span class="comment">                                                         0x1 = VSS. */</span>
<a name="l06673"></a>06673     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a0a8df71b72d09ff2cedbf131622d22b5">reserved_6_5</a>                 : 2;
<a name="l06674"></a>06674     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#afea93c7c2e654068213bb1f49a5d572e">pcs_sds_rx_misc_ctrl_5</a>       : 1;  <span class="comment">/**&lt; Not Used. */</span>
<a name="l06675"></a>06675     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a3e360cf75ac6ad17c867b61215f9ed68">tx_detrx_state</a>               : 2;  <span class="comment">/**&lt; RX detection state:</span>
<a name="l06676"></a>06676 <span class="comment">                                                         0x0 = IDLE.</span>
<a name="l06677"></a>06677 <span class="comment">                                                         0x1 = Charge Up.</span>
<a name="l06678"></a>06678 <span class="comment">                                                         0x2 = Detection.</span>
<a name="l06679"></a>06679 <span class="comment">                                                         0x3 = Restore common mode. */</span>
<a name="l06680"></a>06680     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a07f8c606f90f95d92d2eafc01aae201f">pcs_sds_tx_rx_detect_dis</a>     : 1;  <span class="comment">/**&lt; TX detect RX, mode disable. */</span>
<a name="l06681"></a>06681     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a769ad5fbd900bb2c1a505ea747f610c0">pcs_sds_tx_detect_pulsen</a>     : 1;  <span class="comment">/**&lt; TX detect RX, pulse enable. */</span>
<a name="l06682"></a>06682 <span class="preprocessor">#else</span>
<a name="l06683"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a769ad5fbd900bb2c1a505ea747f610c0">06683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a769ad5fbd900bb2c1a505ea747f610c0">pcs_sds_tx_detect_pulsen</a>     : 1;
<a name="l06684"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a07f8c606f90f95d92d2eafc01aae201f">06684</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a07f8c606f90f95d92d2eafc01aae201f">pcs_sds_tx_rx_detect_dis</a>     : 1;
<a name="l06685"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a3e360cf75ac6ad17c867b61215f9ed68">06685</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a3e360cf75ac6ad17c867b61215f9ed68">tx_detrx_state</a>               : 2;
<a name="l06686"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#afea93c7c2e654068213bb1f49a5d572e">06686</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#afea93c7c2e654068213bb1f49a5d572e">pcs_sds_rx_misc_ctrl_5</a>       : 1;
<a name="l06687"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a0a8df71b72d09ff2cedbf131622d22b5">06687</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a0a8df71b72d09ff2cedbf131622d22b5">reserved_6_5</a>                 : 2;
<a name="l06688"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a69e24e39758adf184380f7819f565eab">06688</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a69e24e39758adf184380f7819f565eab">pcs_sds_rx_pcie_mode</a>         : 1;
<a name="l06689"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#addac97f3e88cb4dc56139a7f13800b31">06689</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#addac97f3e88cb4dc56139a7f13800b31">pcs_sds_tx_widthsel</a>          : 2;
<a name="l06690"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a9784216c081769d879a909373aec6b97">06690</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html#a9784216c081769d879a909373aec6b97">reserved_10_63</a>               : 54;
<a name="l06691"></a>06691 <span class="preprocessor">#endif</span>
<a name="l06692"></a>06692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#a1e19423092f532a41cecfe7543fe98cf">cn73xx</a>;
<a name="l06693"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#ac2a08feac3d0ac647bbcc857056cc984">06693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html">cvmx_gserx_lanex_sds_pin_mon_0_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#ac2a08feac3d0ac647bbcc857056cc984">cn78xx</a>;
<a name="l06694"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#a2478f9d1184db889f9f00232280ac045">06694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__0_1_1cvmx__gserx__lanex__sds__pin__mon__0__cn73xx.html">cvmx_gserx_lanex_sds_pin_mon_0_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html#a2478f9d1184db889f9f00232280ac045">cnf75xx</a>;
<a name="l06695"></a>06695 };
<a name="l06696"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5e8156c32774aa15ddcc5338513464f9">06696</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html" title="cvmx_gser::_lane::_sds_pin_mon_0">cvmx_gserx_lanex_sds_pin_mon_0</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__0.html" title="cvmx_gser::_lane::_sds_pin_mon_0">cvmx_gserx_lanex_sds_pin_mon_0_t</a>;
<a name="l06697"></a>06697 <span class="comment"></span>
<a name="l06698"></a>06698 <span class="comment">/**</span>
<a name="l06699"></a>06699 <span class="comment"> * cvmx_gser#_lane#_sds_pin_mon_1</span>
<a name="l06700"></a>06700 <span class="comment"> *</span>
<a name="l06701"></a>06701 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06702"></a>06702 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06703"></a>06703 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06704"></a>06704 <span class="comment"> */</span>
<a name="l06705"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html">06705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html" title="cvmx_gser::_lane::_sds_pin_mon_1">cvmx_gserx_lanex_sds_pin_mon_1</a> {
<a name="l06706"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a13b2562d8d55973d762bf3936fd0d969">06706</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a13b2562d8d55973d762bf3936fd0d969">u64</a>;
<a name="l06707"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html">06707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html">cvmx_gserx_lanex_sds_pin_mon_1_s</a> {
<a name="l06708"></a>06708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06709"></a>06709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2353ca5854a21c43c8e687fed243231e">reserved_16_63</a>               : 48;
<a name="l06710"></a>06710     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#adfdc951950ade87185cfc22c32605aaa">pcs_sds_rx_chpd</a>              : 1;  <span class="comment">/**&lt; RX channel powerdown signal. */</span>
<a name="l06711"></a>06711     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2ca3dd857d95c2154f96fbfb1775b56a">pcs_sds_rx_eie_en</a>            : 1;  <span class="comment">/**&lt; Enable for electrical idle detection circuit</span>
<a name="l06712"></a>06712 <span class="comment">                                                         in SerDes RX. */</span>
<a name="l06713"></a>06713     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aba7808b7cf851e8f50674922f3d5ce4f">reserved_13_13</a>               : 1;
<a name="l06714"></a>06714     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aa52c42c07574f70c1365c83c24027e7e">pcs_sds_ln_loopback_mode</a>     : 1;  <span class="comment">/**&lt; TX to RX on chip loopback control signal. */</span>
<a name="l06715"></a>06715     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a5fcfa3b69bfcb672d96a62812ea29cd6">pcs_sds_tx_chpd</a>              : 1;  <span class="comment">/**&lt; TX channel powerdown signal. */</span>
<a name="l06716"></a>06716     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a34d580cbfd70f105e21468f4a9c216ff">pcs_sds_rx_widthsel</a>          : 2;  <span class="comment">/**&lt; Width select.</span>
<a name="l06717"></a>06717 <span class="comment">                                                         0x0 = 8-bit raw data.</span>
<a name="l06718"></a>06718 <span class="comment">                                                         0x1 = 10-bit raw data.</span>
<a name="l06719"></a>06719 <span class="comment">                                                         0x2 = 16-bit raw data.</span>
<a name="l06720"></a>06720 <span class="comment">                                                         0x3 = 20-bit raw data. */</span>
<a name="l06721"></a>06721     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#addadad66fe1a68adcffc5f549966776a">reserved_8_8</a>                 : 1;
<a name="l06722"></a>06722     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aee893c7a0936e5661881d2fa2983da29">pcs_sds_tx_resetn</a>            : 1;  <span class="comment">/**&lt; TX reset, active low (RAW PCS output to lane TX). */</span>
<a name="l06723"></a>06723     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#af2da7e9bebfbf6655036b98d0d08184c">pcs_sds_tx_tristate_en</a>       : 1;  <span class="comment">/**&lt; TX driver tristate enable (RAW PCS output to lane TX). */</span>
<a name="l06724"></a>06724     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a81285fc8a04853d9a9dfe676bd8ce50c">pcs_sds_tx_swing</a>             : 5;  <span class="comment">/**&lt; TX swing (RAW PCS output to lane TX). */</span>
<a name="l06725"></a>06725     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a0a8361a162f44d416487fc20a1c5c61e">pcs_sds_tx_elec_idle</a>         : 1;  <span class="comment">/**&lt; TX electrical idle control (RAW PCS output to lane TX). */</span>
<a name="l06726"></a>06726 <span class="preprocessor">#else</span>
<a name="l06727"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a0a8361a162f44d416487fc20a1c5c61e">06727</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a0a8361a162f44d416487fc20a1c5c61e">pcs_sds_tx_elec_idle</a>         : 1;
<a name="l06728"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a81285fc8a04853d9a9dfe676bd8ce50c">06728</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a81285fc8a04853d9a9dfe676bd8ce50c">pcs_sds_tx_swing</a>             : 5;
<a name="l06729"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#af2da7e9bebfbf6655036b98d0d08184c">06729</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#af2da7e9bebfbf6655036b98d0d08184c">pcs_sds_tx_tristate_en</a>       : 1;
<a name="l06730"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aee893c7a0936e5661881d2fa2983da29">06730</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aee893c7a0936e5661881d2fa2983da29">pcs_sds_tx_resetn</a>            : 1;
<a name="l06731"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#addadad66fe1a68adcffc5f549966776a">06731</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#addadad66fe1a68adcffc5f549966776a">reserved_8_8</a>                 : 1;
<a name="l06732"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a34d580cbfd70f105e21468f4a9c216ff">06732</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a34d580cbfd70f105e21468f4a9c216ff">pcs_sds_rx_widthsel</a>          : 2;
<a name="l06733"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a5fcfa3b69bfcb672d96a62812ea29cd6">06733</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a5fcfa3b69bfcb672d96a62812ea29cd6">pcs_sds_tx_chpd</a>              : 1;
<a name="l06734"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aa52c42c07574f70c1365c83c24027e7e">06734</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aa52c42c07574f70c1365c83c24027e7e">pcs_sds_ln_loopback_mode</a>     : 1;
<a name="l06735"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aba7808b7cf851e8f50674922f3d5ce4f">06735</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#aba7808b7cf851e8f50674922f3d5ce4f">reserved_13_13</a>               : 1;
<a name="l06736"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2ca3dd857d95c2154f96fbfb1775b56a">06736</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2ca3dd857d95c2154f96fbfb1775b56a">pcs_sds_rx_eie_en</a>            : 1;
<a name="l06737"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#adfdc951950ade87185cfc22c32605aaa">06737</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#adfdc951950ade87185cfc22c32605aaa">pcs_sds_rx_chpd</a>              : 1;
<a name="l06738"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2353ca5854a21c43c8e687fed243231e">06738</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html#a2353ca5854a21c43c8e687fed243231e">reserved_16_63</a>               : 48;
<a name="l06739"></a>06739 <span class="preprocessor">#endif</span>
<a name="l06740"></a>06740 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a5377647ca0580c8acf29527668118719">s</a>;
<a name="l06741"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a3e632f5c231f5215c1b8401d8c202f83">06741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html">cvmx_gserx_lanex_sds_pin_mon_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a3e632f5c231f5215c1b8401d8c202f83">cn73xx</a>;
<a name="l06742"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a03e86b9eded00ba6f95538c17f516a73">06742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html">cvmx_gserx_lanex_sds_pin_mon_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#a03e86b9eded00ba6f95538c17f516a73">cn78xx</a>;
<a name="l06743"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#ae028d72342fa635a902653d93c0f54e1">06743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__1_1_1cvmx__gserx__lanex__sds__pin__mon__1__s.html">cvmx_gserx_lanex_sds_pin_mon_1_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html#ae028d72342fa635a902653d93c0f54e1">cnf75xx</a>;
<a name="l06744"></a>06744 };
<a name="l06745"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4efca3a8f2a67eeb90b01877bce49e6a">06745</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html" title="cvmx_gser::_lane::_sds_pin_mon_1">cvmx_gserx_lanex_sds_pin_mon_1</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__1.html" title="cvmx_gser::_lane::_sds_pin_mon_1">cvmx_gserx_lanex_sds_pin_mon_1_t</a>;
<a name="l06746"></a>06746 <span class="comment"></span>
<a name="l06747"></a>06747 <span class="comment">/**</span>
<a name="l06748"></a>06748 <span class="comment"> * cvmx_gser#_lane#_sds_pin_mon_2</span>
<a name="l06749"></a>06749 <span class="comment"> *</span>
<a name="l06750"></a>06750 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l06751"></a>06751 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l06752"></a>06752 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l06753"></a>06753 <span class="comment"> */</span>
<a name="l06754"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html">06754</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html" title="cvmx_gser::_lane::_sds_pin_mon_2">cvmx_gserx_lanex_sds_pin_mon_2</a> {
<a name="l06755"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#affa9186869a6fe91e582df2ee89c19b6">06755</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#affa9186869a6fe91e582df2ee89c19b6">u64</a>;
<a name="l06756"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html">06756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html">cvmx_gserx_lanex_sds_pin_mon_2_s</a> {
<a name="l06757"></a>06757 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06758"></a>06758 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a54e5c564c00db4a470e55240c4158e7b">reserved_11_63</a>               : 53;
<a name="l06759"></a>06759     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a78aa491f2e5ef410420afa9c35873918">pcs_sds_tx_vboost_en</a>         : 1;  <span class="comment">/**&lt; TX boost enable. */</span>
<a name="l06760"></a>06760     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a391e75d763e8707afe2e743c11d259c3">pcs_sds_tx_turbos_en</a>         : 1;  <span class="comment">/**&lt; TX turbo mode enable signal, increases swing of TX</span>
<a name="l06761"></a>06761 <span class="comment">                                                         through current mode. */</span>
<a name="l06762"></a>06762     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#ac1106f459b278229a0380e149039525c">pcs_sds_premptap</a>             : 9;  <span class="comment">/**&lt; Preemphasis control.</span>
<a name="l06763"></a>06763 <span class="comment">                                                         &lt;8:4&gt; = Post-cursor.</span>
<a name="l06764"></a>06764 <span class="comment">                                                         &lt;3:0&gt; = Pre-cursor. */</span>
<a name="l06765"></a>06765 <span class="preprocessor">#else</span>
<a name="l06766"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#ac1106f459b278229a0380e149039525c">06766</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#ac1106f459b278229a0380e149039525c">pcs_sds_premptap</a>             : 9;
<a name="l06767"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a391e75d763e8707afe2e743c11d259c3">06767</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a391e75d763e8707afe2e743c11d259c3">pcs_sds_tx_turbos_en</a>         : 1;
<a name="l06768"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a78aa491f2e5ef410420afa9c35873918">06768</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a78aa491f2e5ef410420afa9c35873918">pcs_sds_tx_vboost_en</a>         : 1;
<a name="l06769"></a><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a54e5c564c00db4a470e55240c4158e7b">06769</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html#a54e5c564c00db4a470e55240c4158e7b">reserved_11_63</a>               : 53;
<a name="l06770"></a>06770 <span class="preprocessor">#endif</span>
<a name="l06771"></a>06771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#a1e86e3a4d3cf4ea3ccb0743eee7342f7">s</a>;
<a name="l06772"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#ab9b5127d32e45d288394b2eb9864242b">06772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html">cvmx_gserx_lanex_sds_pin_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#ab9b5127d32e45d288394b2eb9864242b">cn73xx</a>;
<a name="l06773"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#a71e972d70524b7f2887446a4d7f423fa">06773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html">cvmx_gserx_lanex_sds_pin_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#a71e972d70524b7f2887446a4d7f423fa">cn78xx</a>;
<a name="l06774"></a><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#af3ede941584d2df790f4bb3706b7eab7">06774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__sds__pin__mon__2_1_1cvmx__gserx__lanex__sds__pin__mon__2__s.html">cvmx_gserx_lanex_sds_pin_mon_2_s</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html#af3ede941584d2df790f4bb3706b7eab7">cnf75xx</a>;
<a name="l06775"></a>06775 };
<a name="l06776"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7ded47bd964498eda875ed721f7f25a3">06776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html" title="cvmx_gser::_lane::_sds_pin_mon_2">cvmx_gserx_lanex_sds_pin_mon_2</a> <a class="code" href="unioncvmx__gserx__lanex__sds__pin__mon__2.html" title="cvmx_gser::_lane::_sds_pin_mon_2">cvmx_gserx_lanex_sds_pin_mon_2_t</a>;
<a name="l06777"></a>06777 <span class="comment"></span>
<a name="l06778"></a>06778 <span class="comment">/**</span>
<a name="l06779"></a>06779 <span class="comment"> * cvmx_gser#_lane#_tx_cfg_0</span>
<a name="l06780"></a>06780 <span class="comment"> *</span>
<a name="l06781"></a>06781 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l06782"></a>06782 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l06783"></a>06783 <span class="comment"> * warm or soft resets.</span>
<a name="l06784"></a>06784 <span class="comment"> */</span>
<a name="l06785"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html">06785</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html" title="cvmx_gser::_lane::_tx_cfg_0">cvmx_gserx_lanex_tx_cfg_0</a> {
<a name="l06786"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#ab76cd13030b90346be227064592f5a45">06786</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#ab76cd13030b90346be227064592f5a45">u64</a>;
<a name="l06787"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html">06787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html">cvmx_gserx_lanex_tx_cfg_0_s</a> {
<a name="l06788"></a>06788 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06789"></a>06789 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ae8939a4c04bc829b3e85c9aba23c5374">reserved_16_63</a>               : 48;
<a name="l06790"></a>06790     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a11b8f46b94d1f8e03d4d0e5ef6195d9a">tx_tristate_en_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; TX termination high-Z enable. Override value when</span>
<a name="l06791"></a>06791 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_TRISTATE_EN_OVRRD_EN] is set. */</span>
<a name="l06792"></a>06792     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a070968b435567682824b29719dd9a965">tx_chpd_ovrrd_val</a>            : 1;  <span class="comment">/**&lt; TX lane power down. Active high. Override value when</span>
<a name="l06793"></a>06793 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_PD_OVRRD_EN] is set. */</span>
<a name="l06794"></a>06794     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a2c0eae3d27d8a4f458eb283e0047df31">reserved_10_13</a>               : 4;
<a name="l06795"></a>06795     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ab293516b3fd4b1b4442a78f7c24365b3">tx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; TX P2S reset. Active high. Override value when</span>
<a name="l06796"></a>06796 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_P2S_RESET_OVRRD_EN] is set. */</span>
<a name="l06797"></a>06797     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aa702dd33ed3d3c9b278da94f1bb2be90">tx_cm_mode</a>                   : 1;  <span class="comment">/**&lt; Assert to enable fast common-mode charge up. For simulation purposes only. */</span>
<a name="l06798"></a>06798     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a8d37c1892c4a459e32e44d11ad69feef">cfg_tx_swing</a>                 : 5;  <span class="comment">/**&lt; TX output swing control.</span>
<a name="l06799"></a>06799 <span class="comment">                                                         Default swing encoding when GSER()_LANE()_TX_CFG_1[TX_SWING_OVRRD_EN] is</span>
<a name="l06800"></a>06800 <span class="comment">                                                         asserted.</span>
<a name="l06801"></a>06801 <span class="comment">                                                         Recommended settings:</span>
<a name="l06802"></a>06802 <span class="comment">                                                         When auto-negotiated link training is not present, including XFI and all</span>
<a name="l06803"></a>06803 <span class="comment">                                                         protocols &lt;= 6.25Gbaud except PCIe, the transmit swing should be manually</span>
<a name="l06804"></a>06804 <span class="comment">                                                         over-ridden. GSER()_LANE()_TX_CFG_1[TX_SWING_OVRRD_EN] should be set</span>
<a name="l06805"></a>06805 <span class="comment">                                                         and [CFG_TX_SWING] configures the swing. A transmit swing change should be</span>
<a name="l06806"></a>06806 <span class="comment">                                                         followed by a control interface configuration over-ride to force the</span>
<a name="l06807"></a>06807 <span class="comment">                                                         new setting - see GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ].</span>
<a name="l06808"></a>06808 <span class="comment">                                                         [CFG_TX_SWING] should be derived from signal integrity simulations</span>
<a name="l06809"></a>06809 <span class="comment">                                                         with the IBIS-AMI model supplied by Cavium when auto-negotiated link</span>
<a name="l06810"></a>06810 <span class="comment">                                                         training is not present and link speed &lt;= 6.25 Gbaud.</span>
<a name="l06811"></a>06811 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l06812"></a>06812 <span class="comment">                                                             Frequency          Possibly useful [CFG_TX_SWING] value</span>
<a name="l06813"></a>06813 <span class="comment">                                                             --------------------------------------------------------</span>
<a name="l06814"></a>06814 <span class="comment">                                                              6.25 Gbaud             0xa</span>
<a name="l06815"></a>06815 <span class="comment">                                                              10.3125 Gbaud          0xd</span>
<a name="l06816"></a>06816 <span class="comment">                                                              other                  0x7</span>
<a name="l06817"></a>06817 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l06818"></a>06818     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a9b0b51e8dbd61ef9d9fe43dfc65a69f5">fast_rdet_mode</a>               : 1;  <span class="comment">/**&lt; Assert to enable fast RX detection. For simulation purposes only. */</span>
<a name="l06819"></a>06819     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#af201c05108b18355b23ccf1967569777">fast_tristate_mode</a>           : 1;  <span class="comment">/**&lt; Assert to enable fast tristate power up. For simulation purposes only. */</span>
<a name="l06820"></a>06820     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aac3754dfe87d55c5d5a9a80b6739be84">reserved_0_0</a>                 : 1;
<a name="l06821"></a>06821 <span class="preprocessor">#else</span>
<a name="l06822"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aac3754dfe87d55c5d5a9a80b6739be84">06822</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aac3754dfe87d55c5d5a9a80b6739be84">reserved_0_0</a>                 : 1;
<a name="l06823"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#af201c05108b18355b23ccf1967569777">06823</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#af201c05108b18355b23ccf1967569777">fast_tristate_mode</a>           : 1;
<a name="l06824"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a9b0b51e8dbd61ef9d9fe43dfc65a69f5">06824</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a9b0b51e8dbd61ef9d9fe43dfc65a69f5">fast_rdet_mode</a>               : 1;
<a name="l06825"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a8d37c1892c4a459e32e44d11ad69feef">06825</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a8d37c1892c4a459e32e44d11ad69feef">cfg_tx_swing</a>                 : 5;
<a name="l06826"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aa702dd33ed3d3c9b278da94f1bb2be90">06826</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#aa702dd33ed3d3c9b278da94f1bb2be90">tx_cm_mode</a>                   : 1;
<a name="l06827"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ab293516b3fd4b1b4442a78f7c24365b3">06827</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ab293516b3fd4b1b4442a78f7c24365b3">tx_resetn_ovrrd_val</a>          : 1;
<a name="l06828"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a2c0eae3d27d8a4f458eb283e0047df31">06828</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a2c0eae3d27d8a4f458eb283e0047df31">reserved_10_13</a>               : 4;
<a name="l06829"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a070968b435567682824b29719dd9a965">06829</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a070968b435567682824b29719dd9a965">tx_chpd_ovrrd_val</a>            : 1;
<a name="l06830"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a11b8f46b94d1f8e03d4d0e5ef6195d9a">06830</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#a11b8f46b94d1f8e03d4d0e5ef6195d9a">tx_tristate_en_ovrrd_val</a>     : 1;
<a name="l06831"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ae8939a4c04bc829b3e85c9aba23c5374">06831</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html#ae8939a4c04bc829b3e85c9aba23c5374">reserved_16_63</a>               : 48;
<a name="l06832"></a>06832 <span class="preprocessor">#endif</span>
<a name="l06833"></a>06833 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a2c0bbcc4e8c30240193c84d1eec0bb0e">s</a>;
<a name="l06834"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html">06834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html">cvmx_gserx_lanex_tx_cfg_0_cn73xx</a> {
<a name="l06835"></a>06835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06836"></a>06836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#abb68d082c723ef00f4a5a0c79803608b">reserved_16_63</a>               : 48;
<a name="l06837"></a>06837     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a6ffc9900f398b96b3c055f6a11167385">tx_tristate_en_ovrrd_val</a>     : 1;  <span class="comment">/**&lt; TX termination high-Z enable. Override value when</span>
<a name="l06838"></a>06838 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_TRISTATE_EN_OVRRD_EN] is set. */</span>
<a name="l06839"></a>06839     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#ae169bc0e1990edecd1caec475619f500">tx_chpd_ovrrd_val</a>            : 1;  <span class="comment">/**&lt; TX lane power down. Active high. Override value when</span>
<a name="l06840"></a>06840 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_PD_OVRRD_EN] is set. */</span>
<a name="l06841"></a>06841     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aecb80e881e3247d9129420f79a541125">reserved_13_10</a>               : 4;
<a name="l06842"></a>06842     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa3ce5e950872cc69655f1945054bc70d">tx_resetn_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; TX P2S reset. Active high. Override value when</span>
<a name="l06843"></a>06843 <span class="comment">                                                         GSER()_LANE()_PWR_CTRL[TX_P2S_RESET_OVRRD_EN] is set. */</span>
<a name="l06844"></a>06844     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa1d465516ca434a5181c6a2f31269ee6">tx_cm_mode</a>                   : 1;  <span class="comment">/**&lt; Assert to enable fast common-mode charge up. For simulation purposes only. */</span>
<a name="l06845"></a>06845     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a13a2962d65b7dbd3175d809addbdcc4a">cfg_tx_swing</a>                 : 5;  <span class="comment">/**&lt; TX output swing control.</span>
<a name="l06846"></a>06846 <span class="comment">                                                         Default swing encoding when GSER()_LANE()_TX_CFG_1[TX_SWING_OVRRD_EN] is</span>
<a name="l06847"></a>06847 <span class="comment">                                                         asserted.</span>
<a name="l06848"></a>06848 <span class="comment">                                                         It is recommended to not use the GSER()_LANE()_TX_CFG_0[CFG_TX_SWING],</span>
<a name="l06849"></a>06849 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_SWING_OVRRD_EN,TX_PREMPTAP_OVRRD_VAL], or</span>
<a name="l06850"></a>06850 <span class="comment">                                                         GSER()_LANE()_TX_PRE_EMPHASIS[CFG_TX_PREMPTAP] override registers for 10BASE-KR</span>
<a name="l06851"></a>06851 <span class="comment">                                                         or PCIe links in which the transmitter is adapted by the respective</span>
<a name="l06852"></a>06852 <span class="comment">                                                         hardware-controlled link training protocols.</span>
<a name="l06853"></a>06853 <span class="comment">                                                         The [CFG_TX_SWING] value for transmitter swing should be derived from</span>
<a name="l06854"></a>06854 <span class="comment">                                                         signal integrity simulations with IBIS-AMI models supplied by Cavium.</span>
<a name="l06855"></a>06855 <span class="comment">                                                         A transmit swing change should be followed by a control interface configuration</span>
<a name="l06856"></a>06856 <span class="comment">                                                         over-ride to force the new setting - see</span>
<a name="l06857"></a>06857 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ]. */</span>
<a name="l06858"></a>06858     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a64b1128b9ea09e9925989167e5638a44">fast_rdet_mode</a>               : 1;  <span class="comment">/**&lt; Assert to enable fast RX detection. For simulation purposes only. */</span>
<a name="l06859"></a>06859     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a9cec16df0d17b46fd6de311d6fcf6fca">fast_tristate_mode</a>           : 1;  <span class="comment">/**&lt; Assert to enable fast tristate power up. For simulation purposes only. */</span>
<a name="l06860"></a>06860     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#af1f99fdc98262cc6c15c59bbd58af42c">reserved_0_0</a>                 : 1;
<a name="l06861"></a>06861 <span class="preprocessor">#else</span>
<a name="l06862"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#af1f99fdc98262cc6c15c59bbd58af42c">06862</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#af1f99fdc98262cc6c15c59bbd58af42c">reserved_0_0</a>                 : 1;
<a name="l06863"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a9cec16df0d17b46fd6de311d6fcf6fca">06863</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a9cec16df0d17b46fd6de311d6fcf6fca">fast_tristate_mode</a>           : 1;
<a name="l06864"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a64b1128b9ea09e9925989167e5638a44">06864</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a64b1128b9ea09e9925989167e5638a44">fast_rdet_mode</a>               : 1;
<a name="l06865"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a13a2962d65b7dbd3175d809addbdcc4a">06865</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a13a2962d65b7dbd3175d809addbdcc4a">cfg_tx_swing</a>                 : 5;
<a name="l06866"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa1d465516ca434a5181c6a2f31269ee6">06866</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa1d465516ca434a5181c6a2f31269ee6">tx_cm_mode</a>                   : 1;
<a name="l06867"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa3ce5e950872cc69655f1945054bc70d">06867</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aa3ce5e950872cc69655f1945054bc70d">tx_resetn_ovrrd_val</a>          : 1;
<a name="l06868"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aecb80e881e3247d9129420f79a541125">06868</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#aecb80e881e3247d9129420f79a541125">reserved_13_10</a>               : 4;
<a name="l06869"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#ae169bc0e1990edecd1caec475619f500">06869</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#ae169bc0e1990edecd1caec475619f500">tx_chpd_ovrrd_val</a>            : 1;
<a name="l06870"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a6ffc9900f398b96b3c055f6a11167385">06870</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#a6ffc9900f398b96b3c055f6a11167385">tx_tristate_en_ovrrd_val</a>     : 1;
<a name="l06871"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#abb68d082c723ef00f4a5a0c79803608b">06871</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html#abb68d082c723ef00f4a5a0c79803608b">reserved_16_63</a>               : 48;
<a name="l06872"></a>06872 <span class="preprocessor">#endif</span>
<a name="l06873"></a>06873 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a70112b0c0ae6935c58f1f167a25230c2">cn73xx</a>;
<a name="l06874"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#ab723d4aa2cd63dcc17382f94185dab3f">06874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html">cvmx_gserx_lanex_tx_cfg_0_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#ab723d4aa2cd63dcc17382f94185dab3f">cn78xx</a>;
<a name="l06875"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a8b1d4d81c3959a67521c9fda7e680023">06875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__s.html">cvmx_gserx_lanex_tx_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a8b1d4d81c3959a67521c9fda7e680023">cn78xxp1</a>;
<a name="l06876"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a9f600be3b5e57314c46cab7c1a6d3b82">06876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__0_1_1cvmx__gserx__lanex__tx__cfg__0__cn73xx.html">cvmx_gserx_lanex_tx_cfg_0_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html#a9f600be3b5e57314c46cab7c1a6d3b82">cnf75xx</a>;
<a name="l06877"></a>06877 };
<a name="l06878"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa5ac7d95e168aebe1519d26880357018">06878</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html" title="cvmx_gser::_lane::_tx_cfg_0">cvmx_gserx_lanex_tx_cfg_0</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__0.html" title="cvmx_gser::_lane::_tx_cfg_0">cvmx_gserx_lanex_tx_cfg_0_t</a>;
<a name="l06879"></a>06879 <span class="comment"></span>
<a name="l06880"></a>06880 <span class="comment">/**</span>
<a name="l06881"></a>06881 <span class="comment"> * cvmx_gser#_lane#_tx_cfg_1</span>
<a name="l06882"></a>06882 <span class="comment"> *</span>
<a name="l06883"></a>06883 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l06884"></a>06884 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l06885"></a>06885 <span class="comment"> * warm or soft resets.</span>
<a name="l06886"></a>06886 <span class="comment"> */</span>
<a name="l06887"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html">06887</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html" title="cvmx_gser::_lane::_tx_cfg_1">cvmx_gserx_lanex_tx_cfg_1</a> {
<a name="l06888"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#aaea29f4259cdb602a4bcf779be4cf7a2">06888</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#aaea29f4259cdb602a4bcf779be4cf7a2">u64</a>;
<a name="l06889"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">06889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">cvmx_gserx_lanex_tx_cfg_1_s</a> {
<a name="l06890"></a>06890 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06891"></a>06891 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a88778eff8812b0a19b404b89e47d2813">reserved_15_63</a>               : 49;
<a name="l06892"></a>06892     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aedaafe45ace2f860ad0428eeef619561">tx_widthsel_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_widthsel, TX parallel interface width setting. */</span>
<a name="l06893"></a>06893     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a2f526fb5cdec7e6bbf047847b0b3f99f">tx_widthsel_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Override value for pcs_sds_widthsel, TX parallel interface width setting.</span>
<a name="l06894"></a>06894 <span class="comment">                                                         0x0 = 8-bit (not supported).</span>
<a name="l06895"></a>06895 <span class="comment">                                                         0x1 = 10-bit (not supported).</span>
<a name="l06896"></a>06896 <span class="comment">                                                         0x2 = 16-bit (for PCIe Gen3 8Gb only).</span>
<a name="l06897"></a>06897 <span class="comment">                                                         0x3 = 20-bit. */</span>
<a name="l06898"></a>06898     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a457186708485ffbfcdef35d35e1a2f6a">tx_vboost_en_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_vboost_en, TX  vboost mode enable. */</span>
<a name="l06899"></a>06899     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a9d88f8f29392320dcc813b700795b595">tx_turbo_en_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_turbo_en, Turbo mode enable. */</span>
<a name="l06900"></a>06900     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0f04a5ae651f38ed50c59dc8b6f0c90f">tx_swing_ovrrd_en</a>            : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_swing, TX swing.</span>
<a name="l06901"></a>06901 <span class="comment">                                                         Recommended settings:</span>
<a name="l06902"></a>06902 <span class="comment">                                                         When auto-negotiated link training is not present, including XFI and all</span>
<a name="l06903"></a>06903 <span class="comment">                                                         protocols &lt;= 6.25Gbaud except PCIe, the transmit swing should be manually</span>
<a name="l06904"></a>06904 <span class="comment">                                                         over-ridden. [TX_SWING_OVRRD_EN] should be set and</span>
<a name="l06905"></a>06905 <span class="comment">                                                         GSER()_LANE()_TX_CFG_0[CFG_TX_SWING] configures the swing. A transmit swing</span>
<a name="l06906"></a>06906 <span class="comment">                                                         change should be followed by a control interface configuration over-ride to</span>
<a name="l06907"></a>06907 <span class="comment">                                                         force the new setting - see GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ]. */</span>
<a name="l06908"></a>06908     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ae14d9909438fe637dc889d9a754b23a8">tx_premptap_ovrrd_val</a>        : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_preemptap, preemphasis control.</span>
<a name="l06909"></a>06909 <span class="comment">                                                         Recommended settings:</span>
<a name="l06910"></a>06910 <span class="comment">                                                         When auto-negotiated link training is not present, including XFI and all</span>
<a name="l06911"></a>06911 <span class="comment">                                                         protocols &lt;= 6.25Gbaud except PCIe, the transmit preemphasis pre and post</span>
<a name="l06912"></a>06912 <span class="comment">                                                         cursor values should be manually over-ridden.  [TX_PREMPTAP_OVRRD_VAL] should</span>
<a name="l06913"></a>06913 <span class="comment">                                                         be set and GSER()_LANE()_TX_PRE_EMPHASIS[CFG_TX_PREMPTAP] has the pre and post</span>
<a name="l06914"></a>06914 <span class="comment">                                                         cursor values. A preemphasis control change should be followed by a control</span>
<a name="l06915"></a>06915 <span class="comment">                                                         interface configuration override to force the new setting - see</span>
<a name="l06916"></a>06916 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ]. */</span>
<a name="l06917"></a>06917     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#af949f9301ca99f3987c21ce018adfcb8">tx_elec_idle_ovrrd_en</a>        : 1;  <span class="comment">/**&lt; Override enable for pcs_sds_txX_elec_idle, TX electrical idle. */</span>
<a name="l06918"></a>06918     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a52dbb0fc31809fe0b6b4224ee89bc1aa">smpl_rate_ovrrd_en</a>           : 1;  <span class="comment">/**&lt; Override enable for TX power state machine sample rate. When asserted, the TX sample is</span>
<a name="l06919"></a>06919 <span class="comment">                                                         specified from SMPL_RATE_OVRRD_VAL and the TX Power state machine control signal is</span>
<a name="l06920"></a>06920 <span class="comment">                                                         ignored. */</span>
<a name="l06921"></a>06921     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ab06be04d17bd987b9803ebc1c83cdd4e">smpl_rate_ovrrd_val</a>          : 3;  <span class="comment">/**&lt; Specifies the sample rate (strobe assertion) relative to mac_pcs_txX_clk when</span>
<a name="l06922"></a>06922 <span class="comment">                                                         SMPL_RATE_OVRRD_EN is asserted.</span>
<a name="l06923"></a>06923 <span class="comment">                                                         0x0 = full rate.</span>
<a name="l06924"></a>06924 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l06925"></a>06925 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l06926"></a>06926 <span class="comment">                                                         0x3 = 1/8 data rate.</span>
<a name="l06927"></a>06927 <span class="comment">                                                         0x4 = 1/16 data rate.</span>
<a name="l06928"></a>06928 <span class="comment">                                                         0x5-7 = Reserved. */</span>
<a name="l06929"></a>06929     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aa5bc864159d9d5b1420169a2d107882d">tx_datarate_ovrrd_en</a>         : 1;  <span class="comment">/**&lt; Override enable for RX power state machine data rate signal. When set, rx_datarate is</span>
<a name="l06930"></a>06930 <span class="comment">                                                         specified from [TX_DATARATE_OVRRD_VAL] and the RX power state machine control signal is</span>
<a name="l06931"></a>06931 <span class="comment">                                                         ignored. */</span>
<a name="l06932"></a>06932     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0b19e2ff63485c9e690f7083b9c15f71">tx_datarate_ovrrd_val</a>        : 2;  <span class="comment">/**&lt; Specifies the TX data rate when TX_DATARATE_OVRRD_EN is asserted.</span>
<a name="l06933"></a>06933 <span class="comment">                                                         0x0 = full rate.</span>
<a name="l06934"></a>06934 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l06935"></a>06935 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l06936"></a>06936 <span class="comment">                                                         0x3 = 1/8 data rate. */</span>
<a name="l06937"></a>06937 <span class="preprocessor">#else</span>
<a name="l06938"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0b19e2ff63485c9e690f7083b9c15f71">06938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0b19e2ff63485c9e690f7083b9c15f71">tx_datarate_ovrrd_val</a>        : 2;
<a name="l06939"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aa5bc864159d9d5b1420169a2d107882d">06939</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aa5bc864159d9d5b1420169a2d107882d">tx_datarate_ovrrd_en</a>         : 1;
<a name="l06940"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ab06be04d17bd987b9803ebc1c83cdd4e">06940</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ab06be04d17bd987b9803ebc1c83cdd4e">smpl_rate_ovrrd_val</a>          : 3;
<a name="l06941"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a52dbb0fc31809fe0b6b4224ee89bc1aa">06941</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a52dbb0fc31809fe0b6b4224ee89bc1aa">smpl_rate_ovrrd_en</a>           : 1;
<a name="l06942"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#af949f9301ca99f3987c21ce018adfcb8">06942</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#af949f9301ca99f3987c21ce018adfcb8">tx_elec_idle_ovrrd_en</a>        : 1;
<a name="l06943"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ae14d9909438fe637dc889d9a754b23a8">06943</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#ae14d9909438fe637dc889d9a754b23a8">tx_premptap_ovrrd_val</a>        : 1;
<a name="l06944"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0f04a5ae651f38ed50c59dc8b6f0c90f">06944</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a0f04a5ae651f38ed50c59dc8b6f0c90f">tx_swing_ovrrd_en</a>            : 1;
<a name="l06945"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a9d88f8f29392320dcc813b700795b595">06945</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a9d88f8f29392320dcc813b700795b595">tx_turbo_en_ovrrd_en</a>         : 1;
<a name="l06946"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a457186708485ffbfcdef35d35e1a2f6a">06946</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a457186708485ffbfcdef35d35e1a2f6a">tx_vboost_en_ovrrd_en</a>        : 1;
<a name="l06947"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a2f526fb5cdec7e6bbf047847b0b3f99f">06947</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a2f526fb5cdec7e6bbf047847b0b3f99f">tx_widthsel_ovrrd_val</a>        : 2;
<a name="l06948"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aedaafe45ace2f860ad0428eeef619561">06948</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#aedaafe45ace2f860ad0428eeef619561">tx_widthsel_ovrrd_en</a>         : 1;
<a name="l06949"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a88778eff8812b0a19b404b89e47d2813">06949</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html#a88778eff8812b0a19b404b89e47d2813">reserved_15_63</a>               : 49;
<a name="l06950"></a>06950 <span class="preprocessor">#endif</span>
<a name="l06951"></a>06951 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#afd6614f38d60798ced3231031ed97827">s</a>;
<a name="l06952"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#aea4025fac03fbc3e5bdc43063e820fb7">06952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">cvmx_gserx_lanex_tx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#aea4025fac03fbc3e5bdc43063e820fb7">cn73xx</a>;
<a name="l06953"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a0c36eecb163a5de6d1faea9fdaa8b996">06953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">cvmx_gserx_lanex_tx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a0c36eecb163a5de6d1faea9fdaa8b996">cn78xx</a>;
<a name="l06954"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a0a8bf4325605f28a25c98ddec5de953e">06954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">cvmx_gserx_lanex_tx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a0a8bf4325605f28a25c98ddec5de953e">cn78xxp1</a>;
<a name="l06955"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a2a20ba21fd6f4f187b04bf7d09e91bef">06955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__1_1_1cvmx__gserx__lanex__tx__cfg__1__s.html">cvmx_gserx_lanex_tx_cfg_1_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html#a2a20ba21fd6f4f187b04bf7d09e91bef">cnf75xx</a>;
<a name="l06956"></a>06956 };
<a name="l06957"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac5446ccc7badfa20ad5303a8f88f1dab">06957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html" title="cvmx_gser::_lane::_tx_cfg_1">cvmx_gserx_lanex_tx_cfg_1</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__1.html" title="cvmx_gser::_lane::_tx_cfg_1">cvmx_gserx_lanex_tx_cfg_1_t</a>;
<a name="l06958"></a>06958 <span class="comment"></span>
<a name="l06959"></a>06959 <span class="comment">/**</span>
<a name="l06960"></a>06960 <span class="comment"> * cvmx_gser#_lane#_tx_cfg_2</span>
<a name="l06961"></a>06961 <span class="comment"> *</span>
<a name="l06962"></a>06962 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l06963"></a>06963 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l06964"></a>06964 <span class="comment"> * warm or soft resets.</span>
<a name="l06965"></a>06965 <span class="comment"> */</span>
<a name="l06966"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html">06966</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html" title="cvmx_gser::_lane::_tx_cfg_2">cvmx_gserx_lanex_tx_cfg_2</a> {
<a name="l06967"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a8d4e12ccc14cdaee5b5d6a7914d886be">06967</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a8d4e12ccc14cdaee5b5d6a7914d886be">u64</a>;
<a name="l06968"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html">06968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html">cvmx_gserx_lanex_tx_cfg_2_s</a> {
<a name="l06969"></a>06969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06970"></a>06970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a540d986b732c63b52818e1d0eb3f56f9">reserved_16_63</a>               : 48;
<a name="l06971"></a>06971     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#acd48c7e9dbd864f27a44db2fea91176c">pcs_sds_tx_dcc_en</a>            : 1;  <span class="comment">/**&lt; DCC enable. */</span>
<a name="l06972"></a>06972     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a0b034028ecc4b9eb67826e7d62e2c43a">reserved_3_14</a>                : 12;
<a name="l06973"></a>06973     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#ad08240df495dff325b04a02e56ae47c9">rcvr_test_ovrrd_en</a>           : 1;  <span class="comment">/**&lt; Override RX detect disable and test pulse. */</span>
<a name="l06974"></a>06974     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a4055aff71714ca69bc9f973e67d2477b">rcvr_test_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; Override value for RX detect test pulse; used to create a pulse during which the receiver</span>
<a name="l06975"></a>06975 <span class="comment">                                                         detect test operation is performed. */</span>
<a name="l06976"></a>06976     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a5d4a18dd387fe5cb81720d002e715bd3">tx_rx_detect_dis_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Override value of RX detect disable. */</span>
<a name="l06977"></a>06977 <span class="preprocessor">#else</span>
<a name="l06978"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a5d4a18dd387fe5cb81720d002e715bd3">06978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a5d4a18dd387fe5cb81720d002e715bd3">tx_rx_detect_dis_ovrrd_val</a>   : 1;
<a name="l06979"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a4055aff71714ca69bc9f973e67d2477b">06979</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a4055aff71714ca69bc9f973e67d2477b">rcvr_test_ovrrd_val</a>          : 1;
<a name="l06980"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#ad08240df495dff325b04a02e56ae47c9">06980</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#ad08240df495dff325b04a02e56ae47c9">rcvr_test_ovrrd_en</a>           : 1;
<a name="l06981"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a0b034028ecc4b9eb67826e7d62e2c43a">06981</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a0b034028ecc4b9eb67826e7d62e2c43a">reserved_3_14</a>                : 12;
<a name="l06982"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#acd48c7e9dbd864f27a44db2fea91176c">06982</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#acd48c7e9dbd864f27a44db2fea91176c">pcs_sds_tx_dcc_en</a>            : 1;
<a name="l06983"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a540d986b732c63b52818e1d0eb3f56f9">06983</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html#a540d986b732c63b52818e1d0eb3f56f9">reserved_16_63</a>               : 48;
<a name="l06984"></a>06984 <span class="preprocessor">#endif</span>
<a name="l06985"></a>06985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a7897d49cc2f79405e31ac5c8c175c197">s</a>;
<a name="l06986"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html">06986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html">cvmx_gserx_lanex_tx_cfg_2_cn73xx</a> {
<a name="l06987"></a>06987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06988"></a>06988 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a61eca5f0cb8b76f4afb783b6bb9f46ce">reserved_16_63</a>               : 48;
<a name="l06989"></a>06989     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#ad7bbcc4ec2adb7ad4ba2df98dae95222">pcs_sds_tx_dcc_en</a>            : 1;  <span class="comment">/**&lt; DCC enable. */</span>
<a name="l06990"></a>06990     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a21036a1fa4a74e4a42a45e0059f04862">reserved_14_3</a>                : 12;
<a name="l06991"></a>06991     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a1774df80a3e33439a8146798a47aa87c">rcvr_test_ovrrd_en</a>           : 1;  <span class="comment">/**&lt; Override RX detect disable and test pulse. */</span>
<a name="l06992"></a>06992     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a998db9072c47d11e2916ab400101873d">rcvr_test_ovrrd_val</a>          : 1;  <span class="comment">/**&lt; Override value for RX detect test pulse; used to create a pulse during which the receiver</span>
<a name="l06993"></a>06993 <span class="comment">                                                         detect test operation is performed. */</span>
<a name="l06994"></a>06994     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a833b3f667a2f8b57cef13a6d83b810b9">tx_rx_detect_dis_ovrrd_val</a>   : 1;  <span class="comment">/**&lt; Override value of RX detect disable. */</span>
<a name="l06995"></a>06995 <span class="preprocessor">#else</span>
<a name="l06996"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a833b3f667a2f8b57cef13a6d83b810b9">06996</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a833b3f667a2f8b57cef13a6d83b810b9">tx_rx_detect_dis_ovrrd_val</a>   : 1;
<a name="l06997"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a998db9072c47d11e2916ab400101873d">06997</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a998db9072c47d11e2916ab400101873d">rcvr_test_ovrrd_val</a>          : 1;
<a name="l06998"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a1774df80a3e33439a8146798a47aa87c">06998</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a1774df80a3e33439a8146798a47aa87c">rcvr_test_ovrrd_en</a>           : 1;
<a name="l06999"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a21036a1fa4a74e4a42a45e0059f04862">06999</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a21036a1fa4a74e4a42a45e0059f04862">reserved_14_3</a>                : 12;
<a name="l07000"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#ad7bbcc4ec2adb7ad4ba2df98dae95222">07000</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#ad7bbcc4ec2adb7ad4ba2df98dae95222">pcs_sds_tx_dcc_en</a>            : 1;
<a name="l07001"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a61eca5f0cb8b76f4afb783b6bb9f46ce">07001</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html#a61eca5f0cb8b76f4afb783b6bb9f46ce">reserved_16_63</a>               : 48;
<a name="l07002"></a>07002 <span class="preprocessor">#endif</span>
<a name="l07003"></a>07003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#abc3c2b6b825aa9288e8e08aec52d9821">cn73xx</a>;
<a name="l07004"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a5627da7c1b26facb55056b3038b3c40e">07004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html">cvmx_gserx_lanex_tx_cfg_2_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a5627da7c1b26facb55056b3038b3c40e">cn78xx</a>;
<a name="l07005"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a33df915e8c7f0574e5aa2ed26c85119e">07005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__s.html">cvmx_gserx_lanex_tx_cfg_2_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a33df915e8c7f0574e5aa2ed26c85119e">cn78xxp1</a>;
<a name="l07006"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a6febaa04c2ef1dd8368b87fd2cbf4185">07006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__2_1_1cvmx__gserx__lanex__tx__cfg__2__cn73xx.html">cvmx_gserx_lanex_tx_cfg_2_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html#a6febaa04c2ef1dd8368b87fd2cbf4185">cnf75xx</a>;
<a name="l07007"></a>07007 };
<a name="l07008"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1e812f2638a715720e0a8140ab73df90">07008</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html" title="cvmx_gser::_lane::_tx_cfg_2">cvmx_gserx_lanex_tx_cfg_2</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__2.html" title="cvmx_gser::_lane::_tx_cfg_2">cvmx_gserx_lanex_tx_cfg_2_t</a>;
<a name="l07009"></a>07009 <span class="comment"></span>
<a name="l07010"></a>07010 <span class="comment">/**</span>
<a name="l07011"></a>07011 <span class="comment"> * cvmx_gser#_lane#_tx_cfg_3</span>
<a name="l07012"></a>07012 <span class="comment"> *</span>
<a name="l07013"></a>07013 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l07014"></a>07014 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l07015"></a>07015 <span class="comment"> * warm or soft resets.</span>
<a name="l07016"></a>07016 <span class="comment"> */</span>
<a name="l07017"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html">07017</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html" title="cvmx_gser::_lane::_tx_cfg_3">cvmx_gserx_lanex_tx_cfg_3</a> {
<a name="l07018"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a1e32595a9882fed68b54bcc03b560e37">07018</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a1e32595a9882fed68b54bcc03b560e37">u64</a>;
<a name="l07019"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html">07019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html">cvmx_gserx_lanex_tx_cfg_3_s</a> {
<a name="l07020"></a>07020 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07021"></a>07021 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a72e1f67a24119587f22c2aa3c6a3a1fd">reserved_15_63</a>               : 49;
<a name="l07022"></a>07022     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a80e01f65a779982df9de1c418e15e5b2">cfg_tx_vboost_en</a>             : 1;  <span class="comment">/**&lt; Specifies the value of TX VBoost enable when</span>
<a name="l07023"></a>07023 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_VBOOST_EN_OVRRD_EN] is asserted. */</span>
<a name="l07024"></a>07024     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a4d39bff793f829509d69e148d612b691">reserved_7_13</a>                : 7;
<a name="l07025"></a>07025     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ad2e8991055df1c0d22c8b5ba354ed8b6">pcs_sds_tx_gain</a>              : 3;  <span class="comment">/**&lt; TX gain. For debug use only. */</span>
<a name="l07026"></a>07026     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae1c1896fff6be21d1f163954a555029c">pcs_sds_tx_srate_sel</a>         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07027"></a>07027     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae6e376770a944c1401bc92346a122796">cfg_tx_turbo_en</a>              : 1;  <span class="comment">/**&lt; Specifies value of TX turbo enable when GSER()_LANE()_TX_CFG_1[TX_TURBO_EN] is set. */</span>
<a name="l07028"></a>07028 <span class="preprocessor">#else</span>
<a name="l07029"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae6e376770a944c1401bc92346a122796">07029</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae6e376770a944c1401bc92346a122796">cfg_tx_turbo_en</a>              : 1;
<a name="l07030"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae1c1896fff6be21d1f163954a555029c">07030</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ae1c1896fff6be21d1f163954a555029c">pcs_sds_tx_srate_sel</a>         : 3;
<a name="l07031"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ad2e8991055df1c0d22c8b5ba354ed8b6">07031</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#ad2e8991055df1c0d22c8b5ba354ed8b6">pcs_sds_tx_gain</a>              : 3;
<a name="l07032"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a4d39bff793f829509d69e148d612b691">07032</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a4d39bff793f829509d69e148d612b691">reserved_7_13</a>                : 7;
<a name="l07033"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a80e01f65a779982df9de1c418e15e5b2">07033</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a80e01f65a779982df9de1c418e15e5b2">cfg_tx_vboost_en</a>             : 1;
<a name="l07034"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a72e1f67a24119587f22c2aa3c6a3a1fd">07034</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html#a72e1f67a24119587f22c2aa3c6a3a1fd">reserved_15_63</a>               : 49;
<a name="l07035"></a>07035 <span class="preprocessor">#endif</span>
<a name="l07036"></a>07036 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#aa2e2d2cde319fc66f3f6d552c528311a">s</a>;
<a name="l07037"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html">07037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html">cvmx_gserx_lanex_tx_cfg_3_cn73xx</a> {
<a name="l07038"></a>07038 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07039"></a>07039 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a03a498609321294a2bcfe9895d19cda3">reserved_15_63</a>               : 49;
<a name="l07040"></a>07040     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a043cc0bed640718413c99e1401eb26ac">cfg_tx_vboost_en</a>             : 1;  <span class="comment">/**&lt; Specifies the value of TX VBoost enable when</span>
<a name="l07041"></a>07041 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_VBOOST_EN_OVRRD_EN] is asserted. */</span>
<a name="l07042"></a>07042     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#ae9a0c660a8c8ce1e4777d91a0c257818">reserved_13_7</a>                : 7;
<a name="l07043"></a>07043     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#aff5cf29471b2bd1865b7b8336230a201">pcs_sds_tx_gain</a>              : 3;  <span class="comment">/**&lt; TX gain. For debug use only. */</span>
<a name="l07044"></a>07044     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#af93455cf2dbad960a8fb9ac38a6c2f78">pcs_sds_tx_srate_sel</a>         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07045"></a>07045     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a688098a0e1a583e9c32368a53315fc4c">cfg_tx_turbo_en</a>              : 1;  <span class="comment">/**&lt; Specifies value of TX turbo enable when GSER()_LANE()_TX_CFG_1[TX_TURBO_EN] is set. */</span>
<a name="l07046"></a>07046 <span class="preprocessor">#else</span>
<a name="l07047"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a688098a0e1a583e9c32368a53315fc4c">07047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a688098a0e1a583e9c32368a53315fc4c">cfg_tx_turbo_en</a>              : 1;
<a name="l07048"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#af93455cf2dbad960a8fb9ac38a6c2f78">07048</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#af93455cf2dbad960a8fb9ac38a6c2f78">pcs_sds_tx_srate_sel</a>         : 3;
<a name="l07049"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#aff5cf29471b2bd1865b7b8336230a201">07049</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#aff5cf29471b2bd1865b7b8336230a201">pcs_sds_tx_gain</a>              : 3;
<a name="l07050"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#ae9a0c660a8c8ce1e4777d91a0c257818">07050</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#ae9a0c660a8c8ce1e4777d91a0c257818">reserved_13_7</a>                : 7;
<a name="l07051"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a043cc0bed640718413c99e1401eb26ac">07051</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a043cc0bed640718413c99e1401eb26ac">cfg_tx_vboost_en</a>             : 1;
<a name="l07052"></a><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a03a498609321294a2bcfe9895d19cda3">07052</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html#a03a498609321294a2bcfe9895d19cda3">reserved_15_63</a>               : 49;
<a name="l07053"></a>07053 <span class="preprocessor">#endif</span>
<a name="l07054"></a>07054 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a35be00db872c93b88a6d22290bdc494b">cn73xx</a>;
<a name="l07055"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a813774c72091fb978b03f2bf06a0a2fb">07055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html">cvmx_gserx_lanex_tx_cfg_3_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a813774c72091fb978b03f2bf06a0a2fb">cn78xx</a>;
<a name="l07056"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a9da2fe59f41d380955b0713fb30696a7">07056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__s.html">cvmx_gserx_lanex_tx_cfg_3_s</a>    <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#a9da2fe59f41d380955b0713fb30696a7">cn78xxp1</a>;
<a name="l07057"></a><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#acea40f8e05c40344d21ba143fd3c94a0">07057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__cfg__3_1_1cvmx__gserx__lanex__tx__cfg__3__cn73xx.html">cvmx_gserx_lanex_tx_cfg_3_cn73xx</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html#acea40f8e05c40344d21ba143fd3c94a0">cnf75xx</a>;
<a name="l07058"></a>07058 };
<a name="l07059"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6ab347220cedccaa72741c95f3771ddd">07059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html" title="cvmx_gser::_lane::_tx_cfg_3">cvmx_gserx_lanex_tx_cfg_3</a> <a class="code" href="unioncvmx__gserx__lanex__tx__cfg__3.html" title="cvmx_gser::_lane::_tx_cfg_3">cvmx_gserx_lanex_tx_cfg_3_t</a>;
<a name="l07060"></a>07060 <span class="comment"></span>
<a name="l07061"></a>07061 <span class="comment">/**</span>
<a name="l07062"></a>07062 <span class="comment"> * cvmx_gser#_lane#_tx_pre_emphasis</span>
<a name="l07063"></a>07063 <span class="comment"> *</span>
<a name="l07064"></a>07064 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l07065"></a>07065 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l07066"></a>07066 <span class="comment"> * warm or soft resets.</span>
<a name="l07067"></a>07067 <span class="comment"> */</span>
<a name="l07068"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html">07068</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html" title="cvmx_gser::_lane::_tx_pre_emphasis">cvmx_gserx_lanex_tx_pre_emphasis</a> {
<a name="l07069"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#a9884275c15801e8aa6376870bb70b3fc">07069</a>     uint64_t <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#a9884275c15801e8aa6376870bb70b3fc">u64</a>;
<a name="l07070"></a><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">07070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">cvmx_gserx_lanex_tx_pre_emphasis_s</a> {
<a name="l07071"></a>07071 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07072"></a>07072 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#aeb50e9a463791301fa333b13aaf1b2c7">reserved_9_63</a>                : 55;
<a name="l07073"></a>07073     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#a392279cb9e80e94edd121ff619ab0325">cfg_tx_premptap</a>              : 9;  <span class="comment">/**&lt; Override preemphasis control. Applies when</span>
<a name="l07074"></a>07074 <span class="comment">                                                         GSER()_LANE()_TX_CFG_3[TX_PREMPTAP_OVRRD_EN] is asserted.</span>
<a name="l07075"></a>07075 <span class="comment">                                                         &lt;8:4&gt; = Post-cursor.</span>
<a name="l07076"></a>07076 <span class="comment">                                                         &lt;3:0&gt; = Pre-cursor.</span>
<a name="l07077"></a>07077 <span class="comment">                                                         Recommended settings:</span>
<a name="l07078"></a>07078 <span class="comment">                                                         When auto-negotiated link training is not present, including XFI and all</span>
<a name="l07079"></a>07079 <span class="comment">                                                         protocols &lt;= 6.25Gbaud except PCIe, the transmit preemphasis pre and post</span>
<a name="l07080"></a>07080 <span class="comment">                                                         cursor values should be manually over-ridden.</span>
<a name="l07081"></a>07081 <span class="comment">                                                         GSER()_LANE()_TX_CFG_1[TX_PREMPTAP_OVRRD_VAL] should be set</span>
<a name="l07082"></a>07082 <span class="comment">                                                         and [CFG_TX_PREMPTAP] has the pre and post cursor values. A preemphasis</span>
<a name="l07083"></a>07083 <span class="comment">                                                         control change should be followed by a control interface configuration</span>
<a name="l07084"></a>07084 <span class="comment">                                                         over-ride to force the new setting - see</span>
<a name="l07085"></a>07085 <span class="comment">                                                         GSER()_LANE()_PCS_CTLIFC_2[CTLIFC_OVRRD_REQ].</span>
<a name="l07086"></a>07086 <span class="comment">                                                         [CFG_TX_PREMPTAP] should be derived from signal integrity simulations</span>
<a name="l07087"></a>07087 <span class="comment">                                                         with the IBIS-AMI model supplied by Cavium when auto-negotiated link</span>
<a name="l07088"></a>07088 <span class="comment">                                                         training is not present and link speed &lt;= 6.25 Gbaud.</span>
<a name="l07089"></a>07089 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07090"></a>07090 <span class="comment">                                                            Frequency        Possibly useful [CFG_TX_PREMPTAP] value</span>
<a name="l07091"></a>07091 <span class="comment">                                                            --------------------------------------------------------</span>
<a name="l07092"></a>07092 <span class="comment">                                                             6,25 Gbaud            0xa0</span>
<a name="l07093"></a>07093 <span class="comment">                                                             10.3125 Gbaud         0xd0</span>
<a name="l07094"></a>07094 <span class="comment">                                                             other                 0xf0</span>
<a name="l07095"></a>07095 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07096"></a>07096 <span class="preprocessor">#else</span>
<a name="l07097"></a><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#a392279cb9e80e94edd121ff619ab0325">07097</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#a392279cb9e80e94edd121ff619ab0325">cfg_tx_premptap</a>              : 9;
<a name="l07098"></a><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#aeb50e9a463791301fa333b13aaf1b2c7">07098</a>     uint64_t <a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html#aeb50e9a463791301fa333b13aaf1b2c7">reserved_9_63</a>                : 55;
<a name="l07099"></a>07099 <span class="preprocessor">#endif</span>
<a name="l07100"></a>07100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#aa000c161cc6cdeff0526210a85e2b646">s</a>;
<a name="l07101"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#a6f3ce5ae66bc9ed91b0866ef4d864607">07101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">cvmx_gserx_lanex_tx_pre_emphasis_s</a> <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#a6f3ce5ae66bc9ed91b0866ef4d864607">cn73xx</a>;
<a name="l07102"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#adbde91b1df62237d4811dcfbcb5d1cb1">07102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">cvmx_gserx_lanex_tx_pre_emphasis_s</a> <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#adbde91b1df62237d4811dcfbcb5d1cb1">cn78xx</a>;
<a name="l07103"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#ad42e603ecb2e48aac07c71508144cc74">07103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">cvmx_gserx_lanex_tx_pre_emphasis_s</a> <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#ad42e603ecb2e48aac07c71508144cc74">cn78xxp1</a>;
<a name="l07104"></a><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#af3b82aa9a9a4d667f55ce04ee9df5ea4">07104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lanex__tx__pre__emphasis_1_1cvmx__gserx__lanex__tx__pre__emphasis__s.html">cvmx_gserx_lanex_tx_pre_emphasis_s</a> <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html#af3b82aa9a9a4d667f55ce04ee9df5ea4">cnf75xx</a>;
<a name="l07105"></a>07105 };
<a name="l07106"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8b6039d4a5286744098df86b9286f005">07106</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html" title="cvmx_gser::_lane::_tx_pre_emphasis">cvmx_gserx_lanex_tx_pre_emphasis</a> <a class="code" href="unioncvmx__gserx__lanex__tx__pre__emphasis.html" title="cvmx_gser::_lane::_tx_pre_emphasis">cvmx_gserx_lanex_tx_pre_emphasis_t</a>;
<a name="l07107"></a>07107 <span class="comment"></span>
<a name="l07108"></a>07108 <span class="comment">/**</span>
<a name="l07109"></a>07109 <span class="comment"> * cvmx_gser#_lane_lpbken</span>
<a name="l07110"></a>07110 <span class="comment"> *</span>
<a name="l07111"></a>07111 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l07112"></a>07112 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07113"></a>07113 <span class="comment"> */</span>
<a name="l07114"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html">07114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__lpbken.html" title="cvmx_gser::_lane_lpbken">cvmx_gserx_lane_lpbken</a> {
<a name="l07115"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html#a2b233ee339936341a73aec8cd155b93a">07115</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__lpbken.html#a2b233ee339936341a73aec8cd155b93a">u64</a>;
<a name="l07116"></a><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">07116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">cvmx_gserx_lane_lpbken_s</a> {
<a name="l07117"></a>07117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07118"></a>07118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#a40d6d116d2a842512d64916969e9b592">reserved_4_63</a>                : 60;
<a name="l07119"></a>07119     uint64_t <a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#ac90c95fb8c05601f37698700c3e3d65d">lpbken</a>                       : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode. When asserted in P0 state,</span>
<a name="l07120"></a>07120 <span class="comment">                                                         allows per-lane TX-to-RX serial loopback activation.</span>
<a name="l07121"></a>07121 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l07122"></a>07122 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l07123"></a>07123 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l07124"></a>07124 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l07125"></a>07125 <span class="preprocessor">#else</span>
<a name="l07126"></a><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#ac90c95fb8c05601f37698700c3e3d65d">07126</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#ac90c95fb8c05601f37698700c3e3d65d">lpbken</a>                       : 4;
<a name="l07127"></a><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#a40d6d116d2a842512d64916969e9b592">07127</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html#a40d6d116d2a842512d64916969e9b592">reserved_4_63</a>                : 60;
<a name="l07128"></a>07128 <span class="preprocessor">#endif</span>
<a name="l07129"></a>07129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__lpbken.html#a98e7e8f09aa8d156b9087a03d0256d4e">s</a>;
<a name="l07130"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html#abfd597bc6d45d3ade8bd75cc229fd1cd">07130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">cvmx_gserx_lane_lpbken_s</a>       <a class="code" href="unioncvmx__gserx__lane__lpbken.html#abfd597bc6d45d3ade8bd75cc229fd1cd">cn73xx</a>;
<a name="l07131"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html#ac04d9cea0ab2da31d09dc0d132dbe97d">07131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">cvmx_gserx_lane_lpbken_s</a>       <a class="code" href="unioncvmx__gserx__lane__lpbken.html#ac04d9cea0ab2da31d09dc0d132dbe97d">cn78xx</a>;
<a name="l07132"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html#a44aa5463cedbcb40bd016ecc0d6cfb22">07132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">cvmx_gserx_lane_lpbken_s</a>       <a class="code" href="unioncvmx__gserx__lane__lpbken.html#a44aa5463cedbcb40bd016ecc0d6cfb22">cn78xxp1</a>;
<a name="l07133"></a><a class="code" href="unioncvmx__gserx__lane__lpbken.html#a2c5e9a9b2827871e59ddc89171aff298">07133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__lpbken_1_1cvmx__gserx__lane__lpbken__s.html">cvmx_gserx_lane_lpbken_s</a>       <a class="code" href="unioncvmx__gserx__lane__lpbken.html#a2c5e9a9b2827871e59ddc89171aff298">cnf75xx</a>;
<a name="l07134"></a>07134 };
<a name="l07135"></a><a class="code" href="cvmx-gserx-defs_8h.html#a28669d8693a73a3985d22355a0f36ffa">07135</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__lpbken.html" title="cvmx_gser::_lane_lpbken">cvmx_gserx_lane_lpbken</a> <a class="code" href="unioncvmx__gserx__lane__lpbken.html" title="cvmx_gser::_lane_lpbken">cvmx_gserx_lane_lpbken_t</a>;
<a name="l07136"></a>07136 <span class="comment"></span>
<a name="l07137"></a>07137 <span class="comment">/**</span>
<a name="l07138"></a>07138 <span class="comment"> * cvmx_gser#_lane_mode</span>
<a name="l07139"></a>07139 <span class="comment"> *</span>
<a name="l07140"></a>07140 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l07141"></a>07141 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07142"></a>07142 <span class="comment"> */</span>
<a name="l07143"></a><a class="code" href="unioncvmx__gserx__lane__mode.html">07143</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__mode.html" title="cvmx_gser::_lane_mode">cvmx_gserx_lane_mode</a> {
<a name="l07144"></a><a class="code" href="unioncvmx__gserx__lane__mode.html#a6ae8cb48650fdbf8d44c029d297857f3">07144</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__mode.html#a6ae8cb48650fdbf8d44c029d297857f3">u64</a>;
<a name="l07145"></a><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">07145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">cvmx_gserx_lane_mode_s</a> {
<a name="l07146"></a>07146 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07147"></a>07147 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a611f36062f490651827c2692e6f6d3e0">reserved_4_63</a>                : 60;
<a name="l07148"></a>07148     uint64_t <a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a967499907715430e9cb2b11519271cbb">lmode</a>                        : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, used to index into the PHY</span>
<a name="l07149"></a>07149 <span class="comment">                                                         table to select electrical specs and link rate. Note that the PHY table can be modified</span>
<a name="l07150"></a>07150 <span class="comment">                                                         such that any supported link rate can be derived regardless of the configured LMODE.</span>
<a name="l07151"></a>07151 <span class="comment">                                                         0x0: R_25G_REFCLK100.</span>
<a name="l07152"></a>07152 <span class="comment">                                                         0x1: R_5G_REFCLK100.</span>
<a name="l07153"></a>07153 <span class="comment">                                                         0x2: R_8G_REFCLK100.</span>
<a name="l07154"></a>07154 <span class="comment">                                                         0x3: R_125G_REFCLK15625_KX (not supported).</span>
<a name="l07155"></a>07155 <span class="comment">                                                         0x4: R_3125G_REFCLK15625_XAUI (not supported).</span>
<a name="l07156"></a>07156 <span class="comment">                                                         0x5: R_103125G_REFCLK15625_KR.</span>
<a name="l07157"></a>07157 <span class="comment">                                                         0x6: R_125G_REFCLK15625_SGMII.</span>
<a name="l07158"></a>07158 <span class="comment">                                                         0x7: R_5G_REFCLK15625_QSGMII (not supported).</span>
<a name="l07159"></a>07159 <span class="comment">                                                         0x8: R_625G_REFCLK15625_RXAUI (not supported).</span>
<a name="l07160"></a>07160 <span class="comment">                                                         0x9: R_25G_REFCLK125.</span>
<a name="l07161"></a>07161 <span class="comment">                                                         0xA: R_5G_REFCLK125.</span>
<a name="l07162"></a>07162 <span class="comment">                                                         0xB: R_8G_REFCLK125.</span>
<a name="l07163"></a>07163 <span class="comment">                                                         0xC - 0xF: Reserved.</span>
<a name="l07164"></a>07164 <span class="comment">                                                         This register is not used for PCIE configurations. This register</span>
<a name="l07165"></a>07165 <span class="comment">                                                         defaults to R_625G_REFCLK15625_RXAUI.</span>
<a name="l07166"></a>07166 <span class="comment">                                                         It is recommended that the PHY be in reset when reconfiguring the [LMODE]</span>
<a name="l07167"></a>07167 <span class="comment">                                                         (GSER()_PHY_CTL[PHY_RESET] is set).</span>
<a name="l07168"></a>07168 <span class="comment">                                                         Once the [LMODE] has been configured, and the PHY is out of reset, the table entries for</span>
<a name="l07169"></a>07169 <span class="comment">                                                         the</span>
<a name="l07170"></a>07170 <span class="comment">                                                         selected [LMODE] must be updated to reflect the reference clock speed. Refer to the</span>
<a name="l07171"></a>07171 <span class="comment">                                                         register</span>
<a name="l07172"></a>07172 <span class="comment">                                                         description and index into the table using the rate and reference speed to obtain the</span>
<a name="l07173"></a>07173 <span class="comment">                                                         recommended values.</span>
<a name="l07174"></a>07174 <span class="comment">                                                         _ Write GSER()_PLL_P()_MODE_0.</span>
<a name="l07175"></a>07175 <span class="comment">                                                         _ Write GSER()_PLL_P()_MODE_1.</span>
<a name="l07176"></a>07176 <span class="comment">                                                         _ Write GSER()_LANE_P()_MODE_0.</span>
<a name="l07177"></a>07177 <span class="comment">                                                         _ Write GSER()_LANE_P()_MODE_1.</span>
<a name="l07178"></a>07178 <span class="comment">                                                         where in &quot;P(z)&quot;, z equals [LMODE]. */</span>
<a name="l07179"></a>07179 <span class="preprocessor">#else</span>
<a name="l07180"></a><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a967499907715430e9cb2b11519271cbb">07180</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a967499907715430e9cb2b11519271cbb">lmode</a>                        : 4;
<a name="l07181"></a><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a611f36062f490651827c2692e6f6d3e0">07181</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html#a611f36062f490651827c2692e6f6d3e0">reserved_4_63</a>                : 60;
<a name="l07182"></a>07182 <span class="preprocessor">#endif</span>
<a name="l07183"></a>07183 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__mode.html#ad4c5f293291ce173bed84d1aab81f6d4">s</a>;
<a name="l07184"></a><a class="code" href="unioncvmx__gserx__lane__mode.html#a618db1b0707bed89ad01f2174aa14722">07184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">cvmx_gserx_lane_mode_s</a>         <a class="code" href="unioncvmx__gserx__lane__mode.html#a618db1b0707bed89ad01f2174aa14722">cn73xx</a>;
<a name="l07185"></a><a class="code" href="unioncvmx__gserx__lane__mode.html#a811b40e403865107257bb3daa2a7209a">07185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">cvmx_gserx_lane_mode_s</a>         <a class="code" href="unioncvmx__gserx__lane__mode.html#a811b40e403865107257bb3daa2a7209a">cn78xx</a>;
<a name="l07186"></a><a class="code" href="unioncvmx__gserx__lane__mode.html#a7b6e55b63a9ae50b30266e0ba0c61ad9">07186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">cvmx_gserx_lane_mode_s</a>         <a class="code" href="unioncvmx__gserx__lane__mode.html#a7b6e55b63a9ae50b30266e0ba0c61ad9">cn78xxp1</a>;
<a name="l07187"></a><a class="code" href="unioncvmx__gserx__lane__mode.html#a039ec552c5dbde36aac4a3d593b0534a">07187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__mode_1_1cvmx__gserx__lane__mode__s.html">cvmx_gserx_lane_mode_s</a>         <a class="code" href="unioncvmx__gserx__lane__mode.html#a039ec552c5dbde36aac4a3d593b0534a">cnf75xx</a>;
<a name="l07188"></a>07188 };
<a name="l07189"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa4a628712a875ae5504609435508becd">07189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__mode.html" title="cvmx_gser::_lane_mode">cvmx_gserx_lane_mode</a> <a class="code" href="unioncvmx__gserx__lane__mode.html" title="cvmx_gser::_lane_mode">cvmx_gserx_lane_mode_t</a>;
<a name="l07190"></a>07190 <span class="comment"></span>
<a name="l07191"></a>07191 <span class="comment">/**</span>
<a name="l07192"></a>07192 <span class="comment"> * cvmx_gser#_lane_p#_mode_0</span>
<a name="l07193"></a>07193 <span class="comment"> *</span>
<a name="l07194"></a>07194 <span class="comment"> * These are the RAW PCS lane settings mode 0 registers. There is one register per</span>
<a name="l07195"></a>07195 <span class="comment"> * 4 lanes per GSER per GSER_LMODE_E value (0..11). Only one entry is used at any given time in a</span>
<a name="l07196"></a>07196 <span class="comment"> * given GSER lane - the one selected by the corresponding GSER()_LANE_MODE[LMODE].</span>
<a name="l07197"></a>07197 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07198"></a>07198 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07199"></a>07199 <span class="comment"> */</span>
<a name="l07200"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html">07200</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html" title="cvmx_gser::_lane_p::_mode_0">cvmx_gserx_lane_px_mode_0</a> {
<a name="l07201"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ae6a6ac996f757af4b17d7ea9a266b98a">07201</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ae6a6ac996f757af4b17d7ea9a266b98a">u64</a>;
<a name="l07202"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">07202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">cvmx_gserx_lane_px_mode_0_s</a> {
<a name="l07203"></a>07203 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07204"></a>07204 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a392e84af4fbaa022f7ae814886a9dcf8">reserved_15_63</a>               : 49;
<a name="l07205"></a>07205     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#add9de19c15877cd95fe4483061fbcf79">ctle</a>                         : 2;  <span class="comment">/**&lt; Continuous time linear equalizer pole configuration.</span>
<a name="l07206"></a>07206 <span class="comment">                                                         0x0 = ~5dB of peaking at 4 GHz (Minimum bandwidth).</span>
<a name="l07207"></a>07207 <span class="comment">                                                         0x1 =~10dB of peaking at 5 GHz.</span>
<a name="l07208"></a>07208 <span class="comment">                                                         0x2 = ~15dB of peaking at 5.5 GHz.</span>
<a name="l07209"></a>07209 <span class="comment">                                                         0x3 = ~20dB of peaking at 6 GHz (Maximum bandwidth).</span>
<a name="l07210"></a>07210 <span class="comment">                                                         Recommended settings:</span>
<a name="l07211"></a>07211 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07212"></a>07212 <span class="comment">                                                         _ R_25G_REFCLK100:          0x0</span>
<a name="l07213"></a>07213 <span class="comment">                                                         _ R_5G_REFCLK100:           0x0</span>
<a name="l07214"></a>07214 <span class="comment">                                                         _ R_8G_REFCLK100:           0x3</span>
<a name="l07215"></a>07215 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0x0</span>
<a name="l07216"></a>07216 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0x0</span>
<a name="l07217"></a>07217 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0x3</span>
<a name="l07218"></a>07218 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0x0</span>
<a name="l07219"></a>07219 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0x0</span>
<a name="l07220"></a>07220 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0x0</span>
<a name="l07221"></a>07221 <span class="comment">                                                         _ R_25G_REFCLK125:          0x0</span>
<a name="l07222"></a>07222 <span class="comment">                                                         _ R_5G_REFCLK125:           0x0</span>
<a name="l07223"></a>07223 <span class="comment">                                                         _ R_8G_REFCLK125:           0x3</span>
<a name="l07224"></a>07224 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07225"></a>07225     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a68e24f66125affb52ad31556cae71c41">pcie</a>                         : 1;  <span class="comment">/**&lt; Selects between RX terminations.</span>
<a name="l07226"></a>07226 <span class="comment">                                                         0 = Differential termination.</span>
<a name="l07227"></a>07227 <span class="comment">                                                         1 = Termination between pad and SDS_VDDS.</span>
<a name="l07228"></a>07228 <span class="comment">                                                         Recommended settings:</span>
<a name="l07229"></a>07229 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07230"></a>07230 <span class="comment">                                                         _ R_25G_REFCLK100:          0x1</span>
<a name="l07231"></a>07231 <span class="comment">                                                         _ R_5G_REFCLK100:           0x1</span>
<a name="l07232"></a>07232 <span class="comment">                                                         _ R_8G_REFCLK100:           0x0</span>
<a name="l07233"></a>07233 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0x0</span>
<a name="l07234"></a>07234 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0x0</span>
<a name="l07235"></a>07235 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0x0</span>
<a name="l07236"></a>07236 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0x0</span>
<a name="l07237"></a>07237 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0x0</span>
<a name="l07238"></a>07238 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0x0</span>
<a name="l07239"></a>07239 <span class="comment">                                                         _ R_25G_REFCLK125:          0x1</span>
<a name="l07240"></a>07240 <span class="comment">                                                         _ R_5G_REFCLK125:           0x1</span>
<a name="l07241"></a>07241 <span class="comment">                                                         _ R_8G_REFCLK125:           0x0</span>
<a name="l07242"></a>07242 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07243"></a>07243     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aeba69be1b61cfff8cbd088dd67fa1183">tx_ldiv</a>                      : 2;  <span class="comment">/**&lt; Configures clock divider used to determine the receive rate.</span>
<a name="l07244"></a>07244 <span class="comment">                                                         0x0 = full data rate.</span>
<a name="l07245"></a>07245 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l07246"></a>07246 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l07247"></a>07247 <span class="comment">                                                         0x3 = 1/8 data rate.</span>
<a name="l07248"></a>07248 <span class="comment">                                                         Recommended settings:</span>
<a name="l07249"></a>07249 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07250"></a>07250 <span class="comment">                                                         _ R_25G_REFCLK100:          0x1</span>
<a name="l07251"></a>07251 <span class="comment">                                                         _ R_5G_REFCLK100:           0x0</span>
<a name="l07252"></a>07252 <span class="comment">                                                         _ R_8G_REFCLK100:           0x0</span>
<a name="l07253"></a>07253 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0x2</span>
<a name="l07254"></a>07254 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0x1</span>
<a name="l07255"></a>07255 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0x0</span>
<a name="l07256"></a>07256 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0x2</span>
<a name="l07257"></a>07257 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0x0</span>
<a name="l07258"></a>07258 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0x0</span>
<a name="l07259"></a>07259 <span class="comment">                                                         _ R_25G_REFCLK125:          0x1</span>
<a name="l07260"></a>07260 <span class="comment">                                                         _ R_5G_REFCLK125:           0x0</span>
<a name="l07261"></a>07261 <span class="comment">                                                         _ R_8G_REFCLK125:           0x0</span>
<a name="l07262"></a>07262 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l07263"></a>07263 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l07264"></a>07264     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a0d8663898a06bb46797a74790d596a35">rx_ldiv</a>                      : 2;  <span class="comment">/**&lt; Configures clock divider used to determine the receive rate.</span>
<a name="l07265"></a>07265 <span class="comment">                                                         0x0 = full data rate.</span>
<a name="l07266"></a>07266 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l07267"></a>07267 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l07268"></a>07268 <span class="comment">                                                         0x3 = 1/8 data rate.</span>
<a name="l07269"></a>07269 <span class="comment">                                                         Recommended settings:</span>
<a name="l07270"></a>07270 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07271"></a>07271 <span class="comment">                                                         _ R_25G_REFCLK100:          0x1</span>
<a name="l07272"></a>07272 <span class="comment">                                                         _ R_5G_REFCLK100:           0x0</span>
<a name="l07273"></a>07273 <span class="comment">                                                         _ R_8G_REFCLK100:           0x0</span>
<a name="l07274"></a>07274 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0x2</span>
<a name="l07275"></a>07275 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0x1</span>
<a name="l07276"></a>07276 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0x0</span>
<a name="l07277"></a>07277 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0x2</span>
<a name="l07278"></a>07278 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0x0</span>
<a name="l07279"></a>07279 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0x0</span>
<a name="l07280"></a>07280 <span class="comment">                                                         _ R_25G_REFCLK125:          0x1</span>
<a name="l07281"></a>07281 <span class="comment">                                                         _ R_5G_REFCLK125:           0x0</span>
<a name="l07282"></a>07282 <span class="comment">                                                         _ R_8G_REFCLK125:           0x0</span>
<a name="l07283"></a>07283 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l07284"></a>07284 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l07285"></a>07285     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a54c9f34ca377be1eb1b185ed0af185eb">srate</a>                        : 3;  <span class="comment">/**&lt; Sample rate, used to generate strobe to effectively divide the clock down to a slower</span>
<a name="l07286"></a>07286 <span class="comment">                                                         rate.</span>
<a name="l07287"></a>07287 <span class="comment">                                                         0x0 = Full rate.</span>
<a name="l07288"></a>07288 <span class="comment">                                                         0x1 = 1/2 data rate.</span>
<a name="l07289"></a>07289 <span class="comment">                                                         0x2 = 1/4 data rate.</span>
<a name="l07290"></a>07290 <span class="comment">                                                         0x3 = 1/8 data rate.</span>
<a name="l07291"></a>07291 <span class="comment">                                                         0x4 = 1/16 data rate.</span>
<a name="l07292"></a>07292 <span class="comment">                                                         else = Reserved.</span>
<a name="l07293"></a>07293 <span class="comment">                                                         This field should always be cleared to zero (i.e. full rate selected). */</span>
<a name="l07294"></a>07294     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a8ab182c84b25c100131f9de35efc1a72">reserved_4_4</a>                 : 1;
<a name="l07295"></a>07295     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a90d2ed50e13e2ff9703ba3953880c817">tx_mode</a>                      : 2;  <span class="comment">/**&lt; TX data width:</span>
<a name="l07296"></a>07296 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l07297"></a>07297 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l07298"></a>07298 <span class="comment">                                                         0x2 = 16-bit raw data (for PCIe Gen3 8 Gb only - software should normally not select</span>
<a name="l07299"></a>07299 <span class="comment">                                                         this).</span>
<a name="l07300"></a>07300 <span class="comment">                                                         0x3 = 20-bit raw data (anything software-configured). */</span>
<a name="l07301"></a>07301     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aa4b180f8ebc5894387842415389778c8">rx_mode</a>                      : 2;  <span class="comment">/**&lt; RX data width:</span>
<a name="l07302"></a>07302 <span class="comment">                                                         0x0 = 8-bit raw data (not supported).</span>
<a name="l07303"></a>07303 <span class="comment">                                                         0x1 = 10-bit raw data (not supported).</span>
<a name="l07304"></a>07304 <span class="comment">                                                         0x2 = 16-bit raw data (for PCIe Gen3 8 Gb only - software should normally not select</span>
<a name="l07305"></a>07305 <span class="comment">                                                         this).</span>
<a name="l07306"></a>07306 <span class="comment">                                                         0x3 = 20-bit raw data (anything software-configured). */</span>
<a name="l07307"></a>07307 <span class="preprocessor">#else</span>
<a name="l07308"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aa4b180f8ebc5894387842415389778c8">07308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aa4b180f8ebc5894387842415389778c8">rx_mode</a>                      : 2;
<a name="l07309"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a90d2ed50e13e2ff9703ba3953880c817">07309</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a90d2ed50e13e2ff9703ba3953880c817">tx_mode</a>                      : 2;
<a name="l07310"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a8ab182c84b25c100131f9de35efc1a72">07310</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a8ab182c84b25c100131f9de35efc1a72">reserved_4_4</a>                 : 1;
<a name="l07311"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a54c9f34ca377be1eb1b185ed0af185eb">07311</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a54c9f34ca377be1eb1b185ed0af185eb">srate</a>                        : 3;
<a name="l07312"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a0d8663898a06bb46797a74790d596a35">07312</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a0d8663898a06bb46797a74790d596a35">rx_ldiv</a>                      : 2;
<a name="l07313"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aeba69be1b61cfff8cbd088dd67fa1183">07313</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#aeba69be1b61cfff8cbd088dd67fa1183">tx_ldiv</a>                      : 2;
<a name="l07314"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a68e24f66125affb52ad31556cae71c41">07314</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a68e24f66125affb52ad31556cae71c41">pcie</a>                         : 1;
<a name="l07315"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#add9de19c15877cd95fe4483061fbcf79">07315</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#add9de19c15877cd95fe4483061fbcf79">ctle</a>                         : 2;
<a name="l07316"></a><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a392e84af4fbaa022f7ae814886a9dcf8">07316</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html#a392e84af4fbaa022f7ae814886a9dcf8">reserved_15_63</a>               : 49;
<a name="l07317"></a>07317 <span class="preprocessor">#endif</span>
<a name="l07318"></a>07318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#a1b67d905bf3485f032376acaf999e1ad">s</a>;
<a name="l07319"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ad1812db1314166e7c1ef4588df7c76d3">07319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">cvmx_gserx_lane_px_mode_0_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ad1812db1314166e7c1ef4588df7c76d3">cn73xx</a>;
<a name="l07320"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ab8760aaca2058efe6a6c2b283f8ba9bb">07320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">cvmx_gserx_lane_px_mode_0_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#ab8760aaca2058efe6a6c2b283f8ba9bb">cn78xx</a>;
<a name="l07321"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#a731631a7ca7947f88dc01030d92842a8">07321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">cvmx_gserx_lane_px_mode_0_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#a731631a7ca7947f88dc01030d92842a8">cn78xxp1</a>;
<a name="l07322"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#a368f06d173cdbcc61eabd21df9364440">07322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__0_1_1cvmx__gserx__lane__px__mode__0__s.html">cvmx_gserx_lane_px_mode_0_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html#a368f06d173cdbcc61eabd21df9364440">cnf75xx</a>;
<a name="l07323"></a>07323 };
<a name="l07324"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae233329524daf7fa8cdb3351f66b6d36">07324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__px__mode__0.html" title="cvmx_gser::_lane_p::_mode_0">cvmx_gserx_lane_px_mode_0</a> <a class="code" href="unioncvmx__gserx__lane__px__mode__0.html" title="cvmx_gser::_lane_p::_mode_0">cvmx_gserx_lane_px_mode_0_t</a>;
<a name="l07325"></a>07325 <span class="comment"></span>
<a name="l07326"></a>07326 <span class="comment">/**</span>
<a name="l07327"></a>07327 <span class="comment"> * cvmx_gser#_lane_p#_mode_1</span>
<a name="l07328"></a>07328 <span class="comment"> *</span>
<a name="l07329"></a>07329 <span class="comment"> * These are the RAW PCS lane settings mode 1 registers. There is one register per 4 lanes,</span>
<a name="l07330"></a>07330 <span class="comment"> * (0..3) per GSER per GSER_LMODE_E value (0..11). Only one entry is used at any given time in a</span>
<a name="l07331"></a>07331 <span class="comment"> * given</span>
<a name="l07332"></a>07332 <span class="comment"> * GSER lane - the one selected by the corresponding GSER()_LANE_MODE[LMODE].</span>
<a name="l07333"></a>07333 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07334"></a>07334 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07335"></a>07335 <span class="comment"> */</span>
<a name="l07336"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html">07336</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html" title="cvmx_gser::_lane_p::_mode_1">cvmx_gserx_lane_px_mode_1</a> {
<a name="l07337"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#aed39ef9747c7839aefaa43d5fbeee7b1">07337</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#aed39ef9747c7839aefaa43d5fbeee7b1">u64</a>;
<a name="l07338"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">07338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">cvmx_gserx_lane_px_mode_1_s</a> {
<a name="l07339"></a>07339 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07340"></a>07340 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a24c6499e7ba10a7439ebe19cfc0dd248">reserved_16_63</a>               : 48;
<a name="l07341"></a>07341     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#af7f63cd90cc2b212b7a9d1b7f986febe">vma_fine_cfg_sel</a>             : 1;  <span class="comment">/**&lt; Recommended settings:</span>
<a name="l07342"></a>07342 <span class="comment">                                                         0 = Disabled. Coarse step adaptation selected (rates lower than 10.3125 Gbaud).</span>
<a name="l07343"></a>07343 <span class="comment">                                                         1 = Enabled. Fine step adaptation selected (10.3125 Gbaud rate). */</span>
<a name="l07344"></a>07344     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a7d0ea52bb1c8f15f90fe4b0c2f621e92">vma_mm</a>                       : 1;  <span class="comment">/**&lt; Manual DFE verses adaptive DFE mode.</span>
<a name="l07345"></a>07345 <span class="comment">                                                         Recommended settings:</span>
<a name="l07346"></a>07346 <span class="comment">                                                         0 = Adaptive DFE (5 Gbaud and higher).</span>
<a name="l07347"></a>07347 <span class="comment">                                                         1 = Manual DFE, fixed tap (3.125 Gbaud and lower). */</span>
<a name="l07348"></a>07348     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#aa3a751fdc23310d86d11ca82d6e6d208">cdr_fgain</a>                    : 4;  <span class="comment">/**&lt; CDR frequency gain.</span>
<a name="l07349"></a>07349 <span class="comment">                                                         Recommended settings:</span>
<a name="l07350"></a>07350 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07351"></a>07351 <span class="comment">                                                         _ R_25G_REFCLK100:          0xA</span>
<a name="l07352"></a>07352 <span class="comment">                                                         _ R_5G_REFCLK100:           0xA</span>
<a name="l07353"></a>07353 <span class="comment">                                                         _ R_8G_REFCLK100:           0xB</span>
<a name="l07354"></a>07354 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0xC</span>
<a name="l07355"></a>07355 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0xC</span>
<a name="l07356"></a>07356 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0xA</span>
<a name="l07357"></a>07357 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0xC</span>
<a name="l07358"></a>07358 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0xC</span>
<a name="l07359"></a>07359 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0xA</span>
<a name="l07360"></a>07360 <span class="comment">                                                         _ R_25G_REFCLK125:          0xA</span>
<a name="l07361"></a>07361 <span class="comment">                                                         _ R_5G_REFCLK125:           0xA</span>
<a name="l07362"></a>07362 <span class="comment">                                                         _ R_8G_REFCLK125:           0xB</span>
<a name="l07363"></a>07363 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07364"></a>07364     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a2810e9f70b6b7bd5ffe014fd61a6cfe6">ph_acc_adj</a>                   : 10; <span class="comment">/**&lt; Phase accumulator adjust.</span>
<a name="l07365"></a>07365 <span class="comment">                                                         Recommended settings:</span>
<a name="l07366"></a>07366 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07367"></a>07367 <span class="comment">                                                         _ R_25G_REFCLK100:          0x14</span>
<a name="l07368"></a>07368 <span class="comment">                                                         _ R_5G_REFCLK100:           0x14</span>
<a name="l07369"></a>07369 <span class="comment">                                                         _ R_8G_REFCLK100:           0x23</span>
<a name="l07370"></a>07370 <span class="comment">                                                         _ R_125G_REFCLK15625_KX:    0x1E</span>
<a name="l07371"></a>07371 <span class="comment">                                                         _ R_3125G_REFCLK15625_XAUI: 0x1E</span>
<a name="l07372"></a>07372 <span class="comment">                                                         _ R_103125G_REFCLK15625_KR: 0xF</span>
<a name="l07373"></a>07373 <span class="comment">                                                         _ R_125G_REFCLK15625_SGMII: 0x1E</span>
<a name="l07374"></a>07374 <span class="comment">                                                         _ R_5G_REFCLK15625_QSGMII:  0x1E</span>
<a name="l07375"></a>07375 <span class="comment">                                                         _ R_625G_REFCLK15625_RXAUI: 0x14</span>
<a name="l07376"></a>07376 <span class="comment">                                                         _ R_25G_REFCLK125:          0x14</span>
<a name="l07377"></a>07377 <span class="comment">                                                         _ R_5G_REFCLK125:           0x14</span>
<a name="l07378"></a>07378 <span class="comment">                                                         _ R_8G_REFCLK125:           0x23</span>
<a name="l07379"></a>07379 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07380"></a>07380 <span class="preprocessor">#else</span>
<a name="l07381"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a2810e9f70b6b7bd5ffe014fd61a6cfe6">07381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a2810e9f70b6b7bd5ffe014fd61a6cfe6">ph_acc_adj</a>                   : 10;
<a name="l07382"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#aa3a751fdc23310d86d11ca82d6e6d208">07382</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#aa3a751fdc23310d86d11ca82d6e6d208">cdr_fgain</a>                    : 4;
<a name="l07383"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a7d0ea52bb1c8f15f90fe4b0c2f621e92">07383</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a7d0ea52bb1c8f15f90fe4b0c2f621e92">vma_mm</a>                       : 1;
<a name="l07384"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#af7f63cd90cc2b212b7a9d1b7f986febe">07384</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#af7f63cd90cc2b212b7a9d1b7f986febe">vma_fine_cfg_sel</a>             : 1;
<a name="l07385"></a><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a24c6499e7ba10a7439ebe19cfc0dd248">07385</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html#a24c6499e7ba10a7439ebe19cfc0dd248">reserved_16_63</a>               : 48;
<a name="l07386"></a>07386 <span class="preprocessor">#endif</span>
<a name="l07387"></a>07387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a91a2759270fdf75c8a3979428989c2e8">s</a>;
<a name="l07388"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a10d17aaa62c6e0c66d5bd5afd7b0868e">07388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">cvmx_gserx_lane_px_mode_1_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a10d17aaa62c6e0c66d5bd5afd7b0868e">cn73xx</a>;
<a name="l07389"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a6f7d68998da682266da553e1be1aab09">07389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">cvmx_gserx_lane_px_mode_1_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a6f7d68998da682266da553e1be1aab09">cn78xx</a>;
<a name="l07390"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a107429c1e28683722199f3103f4dff79">07390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">cvmx_gserx_lane_px_mode_1_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#a107429c1e28683722199f3103f4dff79">cn78xxp1</a>;
<a name="l07391"></a><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#ae7c72112f35ec366612d0205703e81b6">07391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__px__mode__1_1_1cvmx__gserx__lane__px__mode__1__s.html">cvmx_gserx_lane_px_mode_1_s</a>    <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html#ae7c72112f35ec366612d0205703e81b6">cnf75xx</a>;
<a name="l07392"></a>07392 };
<a name="l07393"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6587485fff7bb95201babe85061cace4">07393</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__px__mode__1.html" title="cvmx_gser::_lane_p::_mode_1">cvmx_gserx_lane_px_mode_1</a> <a class="code" href="unioncvmx__gserx__lane__px__mode__1.html" title="cvmx_gser::_lane_p::_mode_1">cvmx_gserx_lane_px_mode_1_t</a>;
<a name="l07394"></a>07394 <span class="comment"></span>
<a name="l07395"></a>07395 <span class="comment">/**</span>
<a name="l07396"></a>07396 <span class="comment"> * cvmx_gser#_lane_poff</span>
<a name="l07397"></a>07397 <span class="comment"> *</span>
<a name="l07398"></a>07398 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l07399"></a>07399 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07400"></a>07400 <span class="comment"> */</span>
<a name="l07401"></a><a class="code" href="unioncvmx__gserx__lane__poff.html">07401</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__poff.html" title="cvmx_gser::_lane_poff">cvmx_gserx_lane_poff</a> {
<a name="l07402"></a><a class="code" href="unioncvmx__gserx__lane__poff.html#aa9e9bb78725647b03418984698380c79">07402</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__poff.html#aa9e9bb78725647b03418984698380c79">u64</a>;
<a name="l07403"></a><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">07403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">cvmx_gserx_lane_poff_s</a> {
<a name="l07404"></a>07404 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07405"></a>07405 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#a27d74198a0219707c9b401e0c15374dc">reserved_4_63</a>                : 60;
<a name="l07406"></a>07406     uint64_t <a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#acd620132e40039ecf5079a97b8ca2543">lpoff</a>                        : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, allows for per lane power</span>
<a name="l07407"></a>07407 <span class="comment">                                                         down.</span>
<a name="l07408"></a>07408 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER2, GSER3, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l07409"></a>07409 <span class="comment">                                                         &lt;2&gt;: Lane 2   Not supported in GSER2, GSER3, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l07410"></a>07410 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l07411"></a>07411 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l07412"></a>07412 <span class="preprocessor">#else</span>
<a name="l07413"></a><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#acd620132e40039ecf5079a97b8ca2543">07413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#acd620132e40039ecf5079a97b8ca2543">lpoff</a>                        : 4;
<a name="l07414"></a><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#a27d74198a0219707c9b401e0c15374dc">07414</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html#a27d74198a0219707c9b401e0c15374dc">reserved_4_63</a>                : 60;
<a name="l07415"></a>07415 <span class="preprocessor">#endif</span>
<a name="l07416"></a>07416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__poff.html#a4b64afbb653fbbd6133a5160a6f3f3be">s</a>;
<a name="l07417"></a><a class="code" href="unioncvmx__gserx__lane__poff.html#a59bd83d31f1ef0c7b9e30b95af078ec9">07417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">cvmx_gserx_lane_poff_s</a>         <a class="code" href="unioncvmx__gserx__lane__poff.html#a59bd83d31f1ef0c7b9e30b95af078ec9">cn73xx</a>;
<a name="l07418"></a><a class="code" href="unioncvmx__gserx__lane__poff.html#aff2e6686375924d5897e54b4e8e87358">07418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">cvmx_gserx_lane_poff_s</a>         <a class="code" href="unioncvmx__gserx__lane__poff.html#aff2e6686375924d5897e54b4e8e87358">cn78xx</a>;
<a name="l07419"></a><a class="code" href="unioncvmx__gserx__lane__poff.html#a3b8af2807faee55d8df4442fbca9d986">07419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">cvmx_gserx_lane_poff_s</a>         <a class="code" href="unioncvmx__gserx__lane__poff.html#a3b8af2807faee55d8df4442fbca9d986">cn78xxp1</a>;
<a name="l07420"></a><a class="code" href="unioncvmx__gserx__lane__poff.html#a8592dc7ac222ccc5533af2deaf9b7c9e">07420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__poff_1_1cvmx__gserx__lane__poff__s.html">cvmx_gserx_lane_poff_s</a>         <a class="code" href="unioncvmx__gserx__lane__poff.html#a8592dc7ac222ccc5533af2deaf9b7c9e">cnf75xx</a>;
<a name="l07421"></a>07421 };
<a name="l07422"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab4dc14361c29ce2d180fc923fc7aa4ec">07422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__poff.html" title="cvmx_gser::_lane_poff">cvmx_gserx_lane_poff</a> <a class="code" href="unioncvmx__gserx__lane__poff.html" title="cvmx_gser::_lane_poff">cvmx_gserx_lane_poff_t</a>;
<a name="l07423"></a>07423 <span class="comment"></span>
<a name="l07424"></a>07424 <span class="comment">/**</span>
<a name="l07425"></a>07425 <span class="comment"> * cvmx_gser#_lane_srst</span>
<a name="l07426"></a>07426 <span class="comment"> *</span>
<a name="l07427"></a>07427 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l07428"></a>07428 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07429"></a>07429 <span class="comment"> */</span>
<a name="l07430"></a><a class="code" href="unioncvmx__gserx__lane__srst.html">07430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__srst.html" title="cvmx_gser::_lane_srst">cvmx_gserx_lane_srst</a> {
<a name="l07431"></a><a class="code" href="unioncvmx__gserx__lane__srst.html#ab0e56ff2a303406828c9fc9b6c30b6a1">07431</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__srst.html#ab0e56ff2a303406828c9fc9b6c30b6a1">u64</a>;
<a name="l07432"></a><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">07432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">cvmx_gserx_lane_srst_s</a> {
<a name="l07433"></a>07433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07434"></a>07434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a08e204120d74af734bef442331e6ef2a">reserved_1_63</a>                : 63;
<a name="l07435"></a>07435     uint64_t <a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a9d91852c190068501c2fa9d31ff24216">lsrst</a>                        : 1;  <span class="comment">/**&lt; For links that are not in PCIE, resets all 4 lanes</span>
<a name="l07436"></a>07436 <span class="comment">                                                         (equivalent to the P2 power state) after any pending requests (power state change, rate</span>
<a name="l07437"></a>07437 <span class="comment">                                                         change) are complete. The lanes remain in reset state while this signal is asserted. When</span>
<a name="l07438"></a>07438 <span class="comment">                                                         the signal deasserts, the lanes exit the reset state and the PHY returns to the power</span>
<a name="l07439"></a>07439 <span class="comment">                                                         state the PHY was in prior. For diagnostic use only. */</span>
<a name="l07440"></a>07440 <span class="preprocessor">#else</span>
<a name="l07441"></a><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a9d91852c190068501c2fa9d31ff24216">07441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a9d91852c190068501c2fa9d31ff24216">lsrst</a>                        : 1;
<a name="l07442"></a><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a08e204120d74af734bef442331e6ef2a">07442</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html#a08e204120d74af734bef442331e6ef2a">reserved_1_63</a>                : 63;
<a name="l07443"></a>07443 <span class="preprocessor">#endif</span>
<a name="l07444"></a>07444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__srst.html#a84db979402f41bac179f1b91636af245">s</a>;
<a name="l07445"></a><a class="code" href="unioncvmx__gserx__lane__srst.html#a910be839a8e0db729e320a585070477e">07445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">cvmx_gserx_lane_srst_s</a>         <a class="code" href="unioncvmx__gserx__lane__srst.html#a910be839a8e0db729e320a585070477e">cn73xx</a>;
<a name="l07446"></a><a class="code" href="unioncvmx__gserx__lane__srst.html#adaad9dd5a24321ad7aecdff49a06a51d">07446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">cvmx_gserx_lane_srst_s</a>         <a class="code" href="unioncvmx__gserx__lane__srst.html#adaad9dd5a24321ad7aecdff49a06a51d">cn78xx</a>;
<a name="l07447"></a><a class="code" href="unioncvmx__gserx__lane__srst.html#a0bb4f58ddd47dba8a11c709c1a403b61">07447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">cvmx_gserx_lane_srst_s</a>         <a class="code" href="unioncvmx__gserx__lane__srst.html#a0bb4f58ddd47dba8a11c709c1a403b61">cn78xxp1</a>;
<a name="l07448"></a><a class="code" href="unioncvmx__gserx__lane__srst.html#a61e38903cd6843c317cb9e6eb397edbf">07448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__srst_1_1cvmx__gserx__lane__srst__s.html">cvmx_gserx_lane_srst_s</a>         <a class="code" href="unioncvmx__gserx__lane__srst.html#a61e38903cd6843c317cb9e6eb397edbf">cnf75xx</a>;
<a name="l07449"></a>07449 };
<a name="l07450"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae2dd358736d53f1c9c2f06a1f8ed3761">07450</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__srst.html" title="cvmx_gser::_lane_srst">cvmx_gserx_lane_srst</a> <a class="code" href="unioncvmx__gserx__lane__srst.html" title="cvmx_gser::_lane_srst">cvmx_gserx_lane_srst_t</a>;
<a name="l07451"></a>07451 <span class="comment"></span>
<a name="l07452"></a>07452 <span class="comment">/**</span>
<a name="l07453"></a>07453 <span class="comment"> * cvmx_gser#_lane_vma_coarse_ctrl_0</span>
<a name="l07454"></a>07454 <span class="comment"> *</span>
<a name="l07455"></a>07455 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07456"></a>07456 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07457"></a>07457 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07458"></a>07458 <span class="comment"> */</span>
<a name="l07459"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html">07459</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html" title="cvmx_gser::_lane_vma_coarse_ctrl_0">cvmx_gserx_lane_vma_coarse_ctrl_0</a> {
<a name="l07460"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#aa3d67286f2c5fdc3c05ac5afed42d303">07460</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#aa3d67286f2c5fdc3c05ac5afed42d303">u64</a>;
<a name="l07461"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">07461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">cvmx_gserx_lane_vma_coarse_ctrl_0_s</a> {
<a name="l07462"></a>07462 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07463"></a>07463 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a02a0c91a3fc9a24ffb165de77995b3c2">reserved_16_63</a>               : 48;
<a name="l07464"></a>07464     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a3156e2c7f403265298d7b57a6ba0aded">iq_max</a>                       : 4;  <span class="comment">/**&lt; Slice DLL IQ maximum value in VMA coarse mode. */</span>
<a name="l07465"></a>07465     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#abff189642bc0fec65044aff84c0b0180">iq_min</a>                       : 4;  <span class="comment">/**&lt; Slice DLL IQ minimum value in VMA coarse mode. */</span>
<a name="l07466"></a>07466     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a524ffefcf252e52cadcc8a60762e9acb">iq_step</a>                      : 2;  <span class="comment">/**&lt; Slice DLL IQ step size in VMA coarse mode. */</span>
<a name="l07467"></a>07467     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#ab8b359a0091ce0b04221dfe3bc95a3b2">window_wait</a>                  : 3;  <span class="comment">/**&lt; Adaptation window wait setting in VMA coarse mode. */</span>
<a name="l07468"></a>07468     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a5881afa80d7e0ea806e594de44872961">lms_wait</a>                     : 3;  <span class="comment">/**&lt; LMS wait time setting used to control the number of samples taken during the collection of</span>
<a name="l07469"></a>07469 <span class="comment">                                                         statistics in VMA coarse mode. */</span>
<a name="l07470"></a>07470 <span class="preprocessor">#else</span>
<a name="l07471"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a5881afa80d7e0ea806e594de44872961">07471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a5881afa80d7e0ea806e594de44872961">lms_wait</a>                     : 3;
<a name="l07472"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#ab8b359a0091ce0b04221dfe3bc95a3b2">07472</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#ab8b359a0091ce0b04221dfe3bc95a3b2">window_wait</a>                  : 3;
<a name="l07473"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a524ffefcf252e52cadcc8a60762e9acb">07473</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a524ffefcf252e52cadcc8a60762e9acb">iq_step</a>                      : 2;
<a name="l07474"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#abff189642bc0fec65044aff84c0b0180">07474</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#abff189642bc0fec65044aff84c0b0180">iq_min</a>                       : 4;
<a name="l07475"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a3156e2c7f403265298d7b57a6ba0aded">07475</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a3156e2c7f403265298d7b57a6ba0aded">iq_max</a>                       : 4;
<a name="l07476"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a02a0c91a3fc9a24ffb165de77995b3c2">07476</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html#a02a0c91a3fc9a24ffb165de77995b3c2">reserved_16_63</a>               : 48;
<a name="l07477"></a>07477 <span class="preprocessor">#endif</span>
<a name="l07478"></a>07478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#acd1f8a980ff514eb96f09d18dbf8b43a">s</a>;
<a name="l07479"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a2064af043394b372bc041ed64fffa193">07479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">cvmx_gserx_lane_vma_coarse_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a2064af043394b372bc041ed64fffa193">cn73xx</a>;
<a name="l07480"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a7d5bc418d40cfeb276cd3a9f184016ea">07480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">cvmx_gserx_lane_vma_coarse_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a7d5bc418d40cfeb276cd3a9f184016ea">cn78xx</a>;
<a name="l07481"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a6d8b51543d29782c9905d992390b9429">07481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">cvmx_gserx_lane_vma_coarse_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#a6d8b51543d29782c9905d992390b9429">cn78xxp1</a>;
<a name="l07482"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#aa39bfe860aa97241a215378d34011e7b">07482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__0_1_1cvmx__gserx__lane__vma__coarse__ctrl__0__s.html">cvmx_gserx_lane_vma_coarse_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html#aa39bfe860aa97241a215378d34011e7b">cnf75xx</a>;
<a name="l07483"></a>07483 };
<a name="l07484"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab3395eba6cbd2945e593bd9ba28d156d">07484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html" title="cvmx_gser::_lane_vma_coarse_ctrl_0">cvmx_gserx_lane_vma_coarse_ctrl_0</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__0.html" title="cvmx_gser::_lane_vma_coarse_ctrl_0">cvmx_gserx_lane_vma_coarse_ctrl_0_t</a>;
<a name="l07485"></a>07485 <span class="comment"></span>
<a name="l07486"></a>07486 <span class="comment">/**</span>
<a name="l07487"></a>07487 <span class="comment"> * cvmx_gser#_lane_vma_coarse_ctrl_1</span>
<a name="l07488"></a>07488 <span class="comment"> *</span>
<a name="l07489"></a>07489 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07490"></a>07490 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07491"></a>07491 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07492"></a>07492 <span class="comment"> */</span>
<a name="l07493"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html">07493</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html" title="cvmx_gser::_lane_vma_coarse_ctrl_1">cvmx_gserx_lane_vma_coarse_ctrl_1</a> {
<a name="l07494"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#ad95e75ab275ae6f4cc9f647908207451">07494</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#ad95e75ab275ae6f4cc9f647908207451">u64</a>;
<a name="l07495"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">07495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">cvmx_gserx_lane_vma_coarse_ctrl_1_s</a> {
<a name="l07496"></a>07496 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07497"></a>07497 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ad116cb985b77b818c093ea68dbca6790">reserved_10_63</a>               : 54;
<a name="l07498"></a>07498     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a38fb466fbb19d5f9e4eeb4e7e21f811d">ctle_pmax</a>                    : 4;  <span class="comment">/**&lt; RX CTLE peak maximum value in VMA coarse mode. */</span>
<a name="l07499"></a>07499     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ae7d7d53ada9a3c5f4c8afcd18898ef2d">ctle_pmin</a>                    : 4;  <span class="comment">/**&lt; RX CTLE peak minimum value in VMA coarse mode. */</span>
<a name="l07500"></a>07500     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a39a3aa3f9e8448f659cbfba6e65d1904">ctle_pstep</a>                   : 2;  <span class="comment">/**&lt; CTLE peak step size in VMA coarse mode. */</span>
<a name="l07501"></a>07501 <span class="preprocessor">#else</span>
<a name="l07502"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a39a3aa3f9e8448f659cbfba6e65d1904">07502</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a39a3aa3f9e8448f659cbfba6e65d1904">ctle_pstep</a>                   : 2;
<a name="l07503"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ae7d7d53ada9a3c5f4c8afcd18898ef2d">07503</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ae7d7d53ada9a3c5f4c8afcd18898ef2d">ctle_pmin</a>                    : 4;
<a name="l07504"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a38fb466fbb19d5f9e4eeb4e7e21f811d">07504</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#a38fb466fbb19d5f9e4eeb4e7e21f811d">ctle_pmax</a>                    : 4;
<a name="l07505"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ad116cb985b77b818c093ea68dbca6790">07505</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html#ad116cb985b77b818c093ea68dbca6790">reserved_10_63</a>               : 54;
<a name="l07506"></a>07506 <span class="preprocessor">#endif</span>
<a name="l07507"></a>07507 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a557b2d797cc0739493f5acfc76898a7d">s</a>;
<a name="l07508"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a5ec47f98bdbda946564c63d29df54002">07508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">cvmx_gserx_lane_vma_coarse_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a5ec47f98bdbda946564c63d29df54002">cn73xx</a>;
<a name="l07509"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a8750a604618127f6f9e62f68eb222511">07509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">cvmx_gserx_lane_vma_coarse_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a8750a604618127f6f9e62f68eb222511">cn78xx</a>;
<a name="l07510"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a8f840a299c5d7597b85eb0f60724d657">07510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">cvmx_gserx_lane_vma_coarse_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#a8f840a299c5d7597b85eb0f60724d657">cn78xxp1</a>;
<a name="l07511"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#aeb0ade470b041b13efac6eb961bd002b">07511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__1_1_1cvmx__gserx__lane__vma__coarse__ctrl__1__s.html">cvmx_gserx_lane_vma_coarse_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html#aeb0ade470b041b13efac6eb961bd002b">cnf75xx</a>;
<a name="l07512"></a>07512 };
<a name="l07513"></a><a class="code" href="cvmx-gserx-defs_8h.html#a67968dc9259073f1332e42e92a7a0581">07513</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html" title="cvmx_gser::_lane_vma_coarse_ctrl_1">cvmx_gserx_lane_vma_coarse_ctrl_1</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__1.html" title="cvmx_gser::_lane_vma_coarse_ctrl_1">cvmx_gserx_lane_vma_coarse_ctrl_1_t</a>;
<a name="l07514"></a>07514 <span class="comment"></span>
<a name="l07515"></a>07515 <span class="comment">/**</span>
<a name="l07516"></a>07516 <span class="comment"> * cvmx_gser#_lane_vma_coarse_ctrl_2</span>
<a name="l07517"></a>07517 <span class="comment"> *</span>
<a name="l07518"></a>07518 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07519"></a>07519 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07520"></a>07520 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07521"></a>07521 <span class="comment"> */</span>
<a name="l07522"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html">07522</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html" title="cvmx_gser::_lane_vma_coarse_ctrl_2">cvmx_gserx_lane_vma_coarse_ctrl_2</a> {
<a name="l07523"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a1f59a06d52498793e6d146fff05f209a">07523</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a1f59a06d52498793e6d146fff05f209a">u64</a>;
<a name="l07524"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">07524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">cvmx_gserx_lane_vma_coarse_ctrl_2_s</a> {
<a name="l07525"></a>07525 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07526"></a>07526 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a30f070e7302d333aea8e45d7ad9a9267">reserved_10_63</a>               : 54;
<a name="l07527"></a>07527     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a9bf27b09f6c4fd948928664b3e58c28f">pctle_gmax</a>                   : 4;  <span class="comment">/**&lt; RX PRE-CTLE gain maximum value in VMA coarse mode. */</span>
<a name="l07528"></a>07528     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#abaffc275b670837149666c259a596c91">pctle_gmin</a>                   : 4;  <span class="comment">/**&lt; RX PRE-CTLE gain minimum value in VMA coarse mode. */</span>
<a name="l07529"></a>07529     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a02e6db658bac80f116c3c7a50e3083f6">pctle_gstep</a>                  : 2;  <span class="comment">/**&lt; CTLE PRE-peak gain step size in VMA coarse mode. */</span>
<a name="l07530"></a>07530 <span class="preprocessor">#else</span>
<a name="l07531"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a02e6db658bac80f116c3c7a50e3083f6">07531</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a02e6db658bac80f116c3c7a50e3083f6">pctle_gstep</a>                  : 2;
<a name="l07532"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#abaffc275b670837149666c259a596c91">07532</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#abaffc275b670837149666c259a596c91">pctle_gmin</a>                   : 4;
<a name="l07533"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a9bf27b09f6c4fd948928664b3e58c28f">07533</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a9bf27b09f6c4fd948928664b3e58c28f">pctle_gmax</a>                   : 4;
<a name="l07534"></a><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a30f070e7302d333aea8e45d7ad9a9267">07534</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html#a30f070e7302d333aea8e45d7ad9a9267">reserved_10_63</a>               : 54;
<a name="l07535"></a>07535 <span class="preprocessor">#endif</span>
<a name="l07536"></a>07536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#ab1a8d733e913b749c0c0abfef338d008">s</a>;
<a name="l07537"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a0005dbd23a67bcd9b85ebbb29184ff04">07537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">cvmx_gserx_lane_vma_coarse_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a0005dbd23a67bcd9b85ebbb29184ff04">cn73xx</a>;
<a name="l07538"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a04c7ca725e93336fc9c75e8c40e60895">07538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">cvmx_gserx_lane_vma_coarse_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a04c7ca725e93336fc9c75e8c40e60895">cn78xx</a>;
<a name="l07539"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#ae7bb6cc58be443a23d49fe1630b5c437">07539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">cvmx_gserx_lane_vma_coarse_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#ae7bb6cc58be443a23d49fe1630b5c437">cn78xxp1</a>;
<a name="l07540"></a><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a869a974764fa0d11fbc99b318f6fe097">07540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__coarse__ctrl__2_1_1cvmx__gserx__lane__vma__coarse__ctrl__2__s.html">cvmx_gserx_lane_vma_coarse_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html#a869a974764fa0d11fbc99b318f6fe097">cnf75xx</a>;
<a name="l07541"></a>07541 };
<a name="l07542"></a><a class="code" href="cvmx-gserx-defs_8h.html#a98d6d9c5cdc9c9383046bcd41219f966">07542</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html" title="cvmx_gser::_lane_vma_coarse_ctrl_2">cvmx_gserx_lane_vma_coarse_ctrl_2</a> <a class="code" href="unioncvmx__gserx__lane__vma__coarse__ctrl__2.html" title="cvmx_gser::_lane_vma_coarse_ctrl_2">cvmx_gserx_lane_vma_coarse_ctrl_2_t</a>;
<a name="l07543"></a>07543 <span class="comment"></span>
<a name="l07544"></a>07544 <span class="comment">/**</span>
<a name="l07545"></a>07545 <span class="comment"> * cvmx_gser#_lane_vma_fine_ctrl_0</span>
<a name="l07546"></a>07546 <span class="comment"> *</span>
<a name="l07547"></a>07547 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07548"></a>07548 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07549"></a>07549 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07550"></a>07550 <span class="comment"> */</span>
<a name="l07551"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html">07551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html" title="cvmx_gser::_lane_vma_fine_ctrl_0">cvmx_gserx_lane_vma_fine_ctrl_0</a> {
<a name="l07552"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a0c05dbb40eee9a30495e64438e7f45cb">07552</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a0c05dbb40eee9a30495e64438e7f45cb">u64</a>;
<a name="l07553"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">07553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">cvmx_gserx_lane_vma_fine_ctrl_0_s</a> {
<a name="l07554"></a>07554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07555"></a>07555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#af028f58dba36f1a33ba83c2b1ac9e0e6">reserved_16_63</a>               : 48;
<a name="l07556"></a>07556     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a2269ae1287d67d3a4f7fc457abf0ce4d">rx_sdll_iq_max_fine</a>          : 4;  <span class="comment">/**&lt; RX slice DLL IQ maximum value in VMA fine mode (valid when</span>
<a name="l07557"></a>07557 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and</span>
<a name="l07558"></a>07558 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07559"></a>07559     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae1b9a5ab684f1987aa7ce065a34698e6">rx_sdll_iq_min_fine</a>          : 4;  <span class="comment">/**&lt; RX slice DLL IQ minimum value in VMA fine mode (valid when</span>
<a name="l07560"></a>07560 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and</span>
<a name="l07561"></a>07561 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07562"></a>07562     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a41dbdca449eb41488581d60766595169">rx_sdll_iq_step_fine</a>         : 2;  <span class="comment">/**&lt; RX slice DLL IQ step size in VMA fine mode (valid when</span>
<a name="l07563"></a>07563 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and</span>
<a name="l07564"></a>07564 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07565"></a>07565     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae525760d64deee950f053aecff634c53">vma_window_wait_fine</a>         : 3;  <span class="comment">/**&lt; Adaptation window wait setting (in VMA fine mode); used to control the number of samples</span>
<a name="l07566"></a>07566 <span class="comment">                                                         taken during the collection of statistics (valid when</span>
<a name="l07567"></a>07567 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07568"></a>07568     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a0395d3e11cac62186074b79caf836636">lms_wait_time_fine</a>           : 3;  <span class="comment">/**&lt; LMS wait time setting (in VMA fine mode); used to control the number of samples taken</span>
<a name="l07569"></a>07569 <span class="comment">                                                         during the collection of statistics (valid when</span>
<a name="l07570"></a>07570 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07571"></a>07571 <span class="preprocessor">#else</span>
<a name="l07572"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a0395d3e11cac62186074b79caf836636">07572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a0395d3e11cac62186074b79caf836636">lms_wait_time_fine</a>           : 3;
<a name="l07573"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae525760d64deee950f053aecff634c53">07573</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae525760d64deee950f053aecff634c53">vma_window_wait_fine</a>         : 3;
<a name="l07574"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a41dbdca449eb41488581d60766595169">07574</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a41dbdca449eb41488581d60766595169">rx_sdll_iq_step_fine</a>         : 2;
<a name="l07575"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae1b9a5ab684f1987aa7ce065a34698e6">07575</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#ae1b9a5ab684f1987aa7ce065a34698e6">rx_sdll_iq_min_fine</a>          : 4;
<a name="l07576"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a2269ae1287d67d3a4f7fc457abf0ce4d">07576</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#a2269ae1287d67d3a4f7fc457abf0ce4d">rx_sdll_iq_max_fine</a>          : 4;
<a name="l07577"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#af028f58dba36f1a33ba83c2b1ac9e0e6">07577</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html#af028f58dba36f1a33ba83c2b1ac9e0e6">reserved_16_63</a>               : 48;
<a name="l07578"></a>07578 <span class="preprocessor">#endif</span>
<a name="l07579"></a>07579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a8fe2e4a4cd6fd25571d305bf07af9ba6">s</a>;
<a name="l07580"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a12c17afb6ea8a37db44701b4cc886ebe">07580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">cvmx_gserx_lane_vma_fine_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a12c17afb6ea8a37db44701b4cc886ebe">cn73xx</a>;
<a name="l07581"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a6f28970670380e3d3b1a825896efd60b">07581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">cvmx_gserx_lane_vma_fine_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a6f28970670380e3d3b1a825896efd60b">cn78xx</a>;
<a name="l07582"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a12f65d04444c3efa533961c807b727ef">07582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">cvmx_gserx_lane_vma_fine_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a12f65d04444c3efa533961c807b727ef">cn78xxp1</a>;
<a name="l07583"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a121a377ce4839ab765a3010890ab5e3f">07583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__0_1_1cvmx__gserx__lane__vma__fine__ctrl__0__s.html">cvmx_gserx_lane_vma_fine_ctrl_0_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html#a121a377ce4839ab765a3010890ab5e3f">cnf75xx</a>;
<a name="l07584"></a>07584 };
<a name="l07585"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8be50d1fd1552ea627718cca654fb3ac">07585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html" title="cvmx_gser::_lane_vma_fine_ctrl_0">cvmx_gserx_lane_vma_fine_ctrl_0</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__0.html" title="cvmx_gser::_lane_vma_fine_ctrl_0">cvmx_gserx_lane_vma_fine_ctrl_0_t</a>;
<a name="l07586"></a>07586 <span class="comment"></span>
<a name="l07587"></a>07587 <span class="comment">/**</span>
<a name="l07588"></a>07588 <span class="comment"> * cvmx_gser#_lane_vma_fine_ctrl_1</span>
<a name="l07589"></a>07589 <span class="comment"> *</span>
<a name="l07590"></a>07590 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07591"></a>07591 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07592"></a>07592 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07593"></a>07593 <span class="comment"> */</span>
<a name="l07594"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html">07594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html" title="cvmx_gser::_lane_vma_fine_ctrl_1">cvmx_gserx_lane_vma_fine_ctrl_1</a> {
<a name="l07595"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a076658b9f017051b9582f643ff9d6c47">07595</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a076658b9f017051b9582f643ff9d6c47">u64</a>;
<a name="l07596"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">07596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">cvmx_gserx_lane_vma_fine_ctrl_1_s</a> {
<a name="l07597"></a>07597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07598"></a>07598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#aeec52acaf868d34396b78e605484a1b0">reserved_10_63</a>               : 54;
<a name="l07599"></a>07599     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#ab614311cc391a8c11a001200cde54cfe">rx_ctle_peak_max_fine</a>        : 4;  <span class="comment">/**&lt; RX CTLE peak maximum value in VMA fine mode (valid when</span>
<a name="l07600"></a>07600 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07601"></a>07601     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a84fa19c7b252c78168705ee970b45396">rx_ctle_peak_min_fine</a>        : 4;  <span class="comment">/**&lt; RX CTLE peak minimum value in VMA fine mode (valid when</span>
<a name="l07602"></a>07602 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07603"></a>07603     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a77d2c2adb853cb44ca41c4b0ba40bf90">rx_ctle_peak_step_fine</a>       : 2;  <span class="comment">/**&lt; RX CTLE Peak step size in VMA Fine mode (valid when</span>
<a name="l07604"></a>07604 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07605"></a>07605 <span class="preprocessor">#else</span>
<a name="l07606"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a77d2c2adb853cb44ca41c4b0ba40bf90">07606</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a77d2c2adb853cb44ca41c4b0ba40bf90">rx_ctle_peak_step_fine</a>       : 2;
<a name="l07607"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a84fa19c7b252c78168705ee970b45396">07607</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#a84fa19c7b252c78168705ee970b45396">rx_ctle_peak_min_fine</a>        : 4;
<a name="l07608"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#ab614311cc391a8c11a001200cde54cfe">07608</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#ab614311cc391a8c11a001200cde54cfe">rx_ctle_peak_max_fine</a>        : 4;
<a name="l07609"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#aeec52acaf868d34396b78e605484a1b0">07609</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html#aeec52acaf868d34396b78e605484a1b0">reserved_10_63</a>               : 54;
<a name="l07610"></a>07610 <span class="preprocessor">#endif</span>
<a name="l07611"></a>07611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a390adca7bce308c96bd974cbc0ba5907">s</a>;
<a name="l07612"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a64182fe09ff50f560d41893d8095508c">07612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">cvmx_gserx_lane_vma_fine_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a64182fe09ff50f560d41893d8095508c">cn73xx</a>;
<a name="l07613"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a3d93236efa5555627f282e89930108d9">07613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">cvmx_gserx_lane_vma_fine_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a3d93236efa5555627f282e89930108d9">cn78xx</a>;
<a name="l07614"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a0f9aab1dd17434bd1c95c68bab3da83a">07614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">cvmx_gserx_lane_vma_fine_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a0f9aab1dd17434bd1c95c68bab3da83a">cn78xxp1</a>;
<a name="l07615"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a654ad4e695a06dfc4ebaa0806464f4ea">07615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__1_1_1cvmx__gserx__lane__vma__fine__ctrl__1__s.html">cvmx_gserx_lane_vma_fine_ctrl_1_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html#a654ad4e695a06dfc4ebaa0806464f4ea">cnf75xx</a>;
<a name="l07616"></a>07616 };
<a name="l07617"></a><a class="code" href="cvmx-gserx-defs_8h.html#a445d99242198626bb0d82cf4ad61c13e">07617</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html" title="cvmx_gser::_lane_vma_fine_ctrl_1">cvmx_gserx_lane_vma_fine_ctrl_1</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__1.html" title="cvmx_gser::_lane_vma_fine_ctrl_1">cvmx_gserx_lane_vma_fine_ctrl_1_t</a>;
<a name="l07618"></a>07618 <span class="comment"></span>
<a name="l07619"></a>07619 <span class="comment">/**</span>
<a name="l07620"></a>07620 <span class="comment"> * cvmx_gser#_lane_vma_fine_ctrl_2</span>
<a name="l07621"></a>07621 <span class="comment"> *</span>
<a name="l07622"></a>07622 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l07623"></a>07623 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l07624"></a>07624 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l07625"></a>07625 <span class="comment"> */</span>
<a name="l07626"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html">07626</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html" title="cvmx_gser::_lane_vma_fine_ctrl_2">cvmx_gserx_lane_vma_fine_ctrl_2</a> {
<a name="l07627"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#af997f2e3b360b9c19261d2525f02bcef">07627</a>     uint64_t <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#af997f2e3b360b9c19261d2525f02bcef">u64</a>;
<a name="l07628"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">07628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">cvmx_gserx_lane_vma_fine_ctrl_2_s</a> {
<a name="l07629"></a>07629 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07630"></a>07630 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a50a20687a41b014ebcb77b67d655d8f0">reserved_10_63</a>               : 54;
<a name="l07631"></a>07631     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#aaf6759a27d9cbc2af0a5e7db855da9ad">rx_prectle_gain_max_fine</a>     : 4;  <span class="comment">/**&lt; RX PRE-CTLE gain maximum value in VMA fine mode (valid when</span>
<a name="l07632"></a>07632 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07633"></a>07633     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#ab1794234ad5a7194e06e29efe60f625b">rx_prectle_gain_min_fine</a>     : 4;  <span class="comment">/**&lt; RX PRE-CTLE gain minimum value in VMA fine mode (valid when</span>
<a name="l07634"></a>07634 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07635"></a>07635     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a146b849ba9519a8ae520abd9ff455d0e">rx_prectle_gain_step_fine</a>    : 2;  <span class="comment">/**&lt; RX PRE-CTLE gain step size in VMA fine mode (valid when</span>
<a name="l07636"></a>07636 <span class="comment">                                                         GSER()_LANE_P()_MODE_1[VMA_FINE_CFG_SEL]=1 and GSER()_LANE_P()_MODE_1[VMA_MM]=0). */</span>
<a name="l07637"></a>07637 <span class="preprocessor">#else</span>
<a name="l07638"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a146b849ba9519a8ae520abd9ff455d0e">07638</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a146b849ba9519a8ae520abd9ff455d0e">rx_prectle_gain_step_fine</a>    : 2;
<a name="l07639"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#ab1794234ad5a7194e06e29efe60f625b">07639</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#ab1794234ad5a7194e06e29efe60f625b">rx_prectle_gain_min_fine</a>     : 4;
<a name="l07640"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#aaf6759a27d9cbc2af0a5e7db855da9ad">07640</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#aaf6759a27d9cbc2af0a5e7db855da9ad">rx_prectle_gain_max_fine</a>     : 4;
<a name="l07641"></a><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a50a20687a41b014ebcb77b67d655d8f0">07641</a>     uint64_t <a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html#a50a20687a41b014ebcb77b67d655d8f0">reserved_10_63</a>               : 54;
<a name="l07642"></a>07642 <span class="preprocessor">#endif</span>
<a name="l07643"></a>07643 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#ad6797297f4eee881cc47d85cb9241a35">s</a>;
<a name="l07644"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a3b9d594f114f54489b95e9177c155ee4">07644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">cvmx_gserx_lane_vma_fine_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a3b9d594f114f54489b95e9177c155ee4">cn73xx</a>;
<a name="l07645"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a1e37bf8649678cfccb987a7698123d2c">07645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">cvmx_gserx_lane_vma_fine_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a1e37bf8649678cfccb987a7698123d2c">cn78xx</a>;
<a name="l07646"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a879c201fcf0fdd52812e5cd0a9a57a23">07646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">cvmx_gserx_lane_vma_fine_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a879c201fcf0fdd52812e5cd0a9a57a23">cn78xxp1</a>;
<a name="l07647"></a><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a17c5705a545119b2ea697e08565bfa89">07647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__lane__vma__fine__ctrl__2_1_1cvmx__gserx__lane__vma__fine__ctrl__2__s.html">cvmx_gserx_lane_vma_fine_ctrl_2_s</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html#a17c5705a545119b2ea697e08565bfa89">cnf75xx</a>;
<a name="l07648"></a>07648 };
<a name="l07649"></a><a class="code" href="cvmx-gserx-defs_8h.html#a70eac033f4756d860fd8545655fab803">07649</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html" title="cvmx_gser::_lane_vma_fine_ctrl_2">cvmx_gserx_lane_vma_fine_ctrl_2</a> <a class="code" href="unioncvmx__gserx__lane__vma__fine__ctrl__2.html" title="cvmx_gser::_lane_vma_fine_ctrl_2">cvmx_gserx_lane_vma_fine_ctrl_2_t</a>;
<a name="l07650"></a>07650 <span class="comment"></span>
<a name="l07651"></a>07651 <span class="comment">/**</span>
<a name="l07652"></a>07652 <span class="comment"> * cvmx_gser#_pcie_pcs_clk_req</span>
<a name="l07653"></a>07653 <span class="comment"> *</span>
<a name="l07654"></a>07654 <span class="comment"> * PCIE PIPE Clock Required</span>
<a name="l07655"></a>07655 <span class="comment"> *</span>
<a name="l07656"></a>07656 <span class="comment"> */</span>
<a name="l07657"></a><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html">07657</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html" title="cvmx_gser::_pcie_pcs_clk_req">cvmx_gserx_pcie_pcs_clk_req</a> {
<a name="l07658"></a><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a9c613615fe4f38ff7e57cf751e505f14">07658</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a9c613615fe4f38ff7e57cf751e505f14">u64</a>;
<a name="l07659"></a><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html">07659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html">cvmx_gserx_pcie_pcs_clk_req_s</a> {
<a name="l07660"></a>07660 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07661"></a>07661 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a1cc95529d3b0a096813ecd3f90baed7d">reserved_1_63</a>                : 63;
<a name="l07662"></a>07662     uint64_t <a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a7d3631969f116cb744d4e4861881c4c8">clk_req</a>                      : 1;  <span class="comment">/**&lt; When asserted, indicates that the external logic requires the PHY&apos;s</span>
<a name="l07663"></a>07663 <span class="comment">                                                         PCLK to remain active, preventing the PIPE PCS from powering off</span>
<a name="l07664"></a>07664 <span class="comment">                                                         that clock while in the P2 state.</span>
<a name="l07665"></a>07665 <span class="comment">                                                         Note, the PCS hangs if this bit is asserted when a Fundamental Reset</span>
<a name="l07666"></a>07666 <span class="comment">                                                         is issued to the PEM. */</span>
<a name="l07667"></a>07667 <span class="preprocessor">#else</span>
<a name="l07668"></a><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a7d3631969f116cb744d4e4861881c4c8">07668</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a7d3631969f116cb744d4e4861881c4c8">clk_req</a>                      : 1;
<a name="l07669"></a><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a1cc95529d3b0a096813ecd3f90baed7d">07669</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html#a1cc95529d3b0a096813ecd3f90baed7d">reserved_1_63</a>                : 63;
<a name="l07670"></a>07670 <span class="preprocessor">#endif</span>
<a name="l07671"></a>07671 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a88b9f4faa090a8e3c5cd51d97c6ec0d6">s</a>;
<a name="l07672"></a><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a36b89726132b795b18c977aaf6511cad">07672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html">cvmx_gserx_pcie_pcs_clk_req_s</a>  <a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a36b89726132b795b18c977aaf6511cad">cn70xx</a>;
<a name="l07673"></a><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a6ed2c64513b92060bc748af79b31498e">07673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pcs__clk__req_1_1cvmx__gserx__pcie__pcs__clk__req__s.html">cvmx_gserx_pcie_pcs_clk_req_s</a>  <a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html#a6ed2c64513b92060bc748af79b31498e">cn70xxp1</a>;
<a name="l07674"></a>07674 };
<a name="l07675"></a><a class="code" href="cvmx-gserx-defs_8h.html#a063d8373f2199fc587c92ad4c3c26edd">07675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html" title="cvmx_gser::_pcie_pcs_clk_req">cvmx_gserx_pcie_pcs_clk_req</a> <a class="code" href="unioncvmx__gserx__pcie__pcs__clk__req.html" title="cvmx_gser::_pcie_pcs_clk_req">cvmx_gserx_pcie_pcs_clk_req_t</a>;
<a name="l07676"></a>07676 <span class="comment"></span>
<a name="l07677"></a>07677 <span class="comment">/**</span>
<a name="l07678"></a>07678 <span class="comment"> * cvmx_gser#_pcie_pipe#_txdeemph</span>
<a name="l07679"></a>07679 <span class="comment"> *</span>
<a name="l07680"></a>07680 <span class="comment"> * PCIE PIPE Transmitter De-emphasis.</span>
<a name="l07681"></a>07681 <span class="comment"> *</span>
<a name="l07682"></a>07682 <span class="comment"> */</span>
<a name="l07683"></a><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html">07683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html" title="cvmx_gser::_pcie_pipe::_txdeemph">cvmx_gserx_pcie_pipex_txdeemph</a> {
<a name="l07684"></a><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#ab9f045a0e819f35827f437a72cdb610d">07684</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#ab9f045a0e819f35827f437a72cdb610d">u64</a>;
<a name="l07685"></a><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html">07685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html">cvmx_gserx_pcie_pipex_txdeemph_s</a> {
<a name="l07686"></a>07686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07687"></a>07687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#a3d9a52cd15f69033a07559c6afdd9b64">reserved_1_63</a>                : 63;
<a name="l07688"></a>07688     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#aee51e62b53ab096d6341a2d90af37319">pipe_txdeemph</a>                : 1;  <span class="comment">/**&lt; Selects Transmitter De-emphasis.</span>
<a name="l07689"></a>07689 <span class="comment">                                                         - 0: enabled (6 dB / 3.5 dB)</span>
<a name="l07690"></a>07690 <span class="comment">                                                         - 1: No de-emphasis */</span>
<a name="l07691"></a>07691 <span class="preprocessor">#else</span>
<a name="l07692"></a><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#aee51e62b53ab096d6341a2d90af37319">07692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#aee51e62b53ab096d6341a2d90af37319">pipe_txdeemph</a>                : 1;
<a name="l07693"></a><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#a3d9a52cd15f69033a07559c6afdd9b64">07693</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html#a3d9a52cd15f69033a07559c6afdd9b64">reserved_1_63</a>                : 63;
<a name="l07694"></a>07694 <span class="preprocessor">#endif</span>
<a name="l07695"></a>07695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#a3cc072de1a6bc79a4f51a227baf4f334">s</a>;
<a name="l07696"></a><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#a0c2f02c9f0b9c828b396e223b78f5cb5">07696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html">cvmx_gserx_pcie_pipex_txdeemph_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#a0c2f02c9f0b9c828b396e223b78f5cb5">cn70xx</a>;
<a name="l07697"></a><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#a6ea10447d5315fd61170dcfee5d1e027">07697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipex__txdeemph_1_1cvmx__gserx__pcie__pipex__txdeemph__s.html">cvmx_gserx_pcie_pipex_txdeemph_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html#a6ea10447d5315fd61170dcfee5d1e027">cn70xxp1</a>;
<a name="l07698"></a>07698 };
<a name="l07699"></a><a class="code" href="cvmx-gserx-defs_8h.html#abd8fd98ceae03ab423275f60391f2290">07699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html" title="cvmx_gser::_pcie_pipe::_txdeemph">cvmx_gserx_pcie_pipex_txdeemph</a> <a class="code" href="unioncvmx__gserx__pcie__pipex__txdeemph.html" title="cvmx_gser::_pcie_pipe::_txdeemph">cvmx_gserx_pcie_pipex_txdeemph_t</a>;
<a name="l07700"></a>07700 <span class="comment"></span>
<a name="l07701"></a>07701 <span class="comment">/**</span>
<a name="l07702"></a>07702 <span class="comment"> * cvmx_gser#_pcie_pipe_com_clk</span>
<a name="l07703"></a>07703 <span class="comment"> *</span>
<a name="l07704"></a>07704 <span class="comment"> * PCIE Select Common Clock Mode for Receive Data Path.</span>
<a name="l07705"></a>07705 <span class="comment"> *</span>
<a name="l07706"></a>07706 <span class="comment"> */</span>
<a name="l07707"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html">07707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html" title="cvmx_gser::_pcie_pipe_com_clk">cvmx_gserx_pcie_pipe_com_clk</a> {
<a name="l07708"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a5edd75f35fa6a007b0eca1101b95c445">07708</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a5edd75f35fa6a007b0eca1101b95c445">u64</a>;
<a name="l07709"></a><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html">07709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html">cvmx_gserx_pcie_pipe_com_clk_s</a> {
<a name="l07710"></a>07710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07711"></a>07711 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#a930efecdd31c591653cc7ec3034f0ea0">reserved_1_63</a>                : 63;
<a name="l07712"></a>07712     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#afb20102a681d0ecbe8dc357988c78ce9">com_clk</a>                      : 1;  <span class="comment">/**&lt; When both ends of a PCIe link share a common reference clock, the</span>
<a name="l07713"></a>07713 <span class="comment">                                                         latency through the receiver&apos;s elasticity buffer can be shorter,</span>
<a name="l07714"></a>07714 <span class="comment">                                                         because no frequency offset exists between the two ends of the link.</span>
<a name="l07715"></a>07715 <span class="comment">                                                         Assert this control only if all physical lanes of the PHY are</span>
<a name="l07716"></a>07716 <span class="comment">                                                         guaranteed to be connected to links that share a common reference</span>
<a name="l07717"></a>07717 <span class="comment">                                                         clock. */</span>
<a name="l07718"></a>07718 <span class="preprocessor">#else</span>
<a name="l07719"></a><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#afb20102a681d0ecbe8dc357988c78ce9">07719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#afb20102a681d0ecbe8dc357988c78ce9">com_clk</a>                      : 1;
<a name="l07720"></a><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#a930efecdd31c591653cc7ec3034f0ea0">07720</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html#a930efecdd31c591653cc7ec3034f0ea0">reserved_1_63</a>                : 63;
<a name="l07721"></a>07721 <span class="preprocessor">#endif</span>
<a name="l07722"></a>07722 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a94a8a2130a3f969a4ba47236f12d2bec">s</a>;
<a name="l07723"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a195a11b645312d15f14a198292017827">07723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html">cvmx_gserx_pcie_pipe_com_clk_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a195a11b645312d15f14a198292017827">cn70xx</a>;
<a name="l07724"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a2dd0f70a1ad4011d2c55b3c4c7a67c31">07724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__com__clk_1_1cvmx__gserx__pcie__pipe__com__clk__s.html">cvmx_gserx_pcie_pipe_com_clk_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html#a2dd0f70a1ad4011d2c55b3c4c7a67c31">cn70xxp1</a>;
<a name="l07725"></a>07725 };
<a name="l07726"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4abdc235d3bcf9a65d6c534976730fc3">07726</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html" title="cvmx_gser::_pcie_pipe_com_clk">cvmx_gserx_pcie_pipe_com_clk</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__com__clk.html" title="cvmx_gser::_pcie_pipe_com_clk">cvmx_gserx_pcie_pipe_com_clk_t</a>;
<a name="l07727"></a>07727 <span class="comment"></span>
<a name="l07728"></a>07728 <span class="comment">/**</span>
<a name="l07729"></a>07729 <span class="comment"> * cvmx_gser#_pcie_pipe_crst</span>
<a name="l07730"></a>07730 <span class="comment"> *</span>
<a name="l07731"></a>07731 <span class="comment"> * PCIE PIPE Cold Reset.</span>
<a name="l07732"></a>07732 <span class="comment"> *</span>
<a name="l07733"></a>07733 <span class="comment"> */</span>
<a name="l07734"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html">07734</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html" title="cvmx_gser::_pcie_pipe_crst">cvmx_gserx_pcie_pipe_crst</a> {
<a name="l07735"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a80154002879d069085f04506d9d50c59">07735</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a80154002879d069085f04506d9d50c59">u64</a>;
<a name="l07736"></a><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html">07736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html">cvmx_gserx_pcie_pipe_crst_s</a> {
<a name="l07737"></a>07737 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07738"></a>07738 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#a46d0f1bc931b78e4628964d39bf8d15f">reserved_1_63</a>                : 63;
<a name="l07739"></a>07739     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#adef2f29291b9ea5b8ed8e2b19fb1628e">pipe_crst</a>                    : 1;  <span class="comment">/**&lt; PCIE PIPE Async Cold Reset Contol. */</span>
<a name="l07740"></a>07740 <span class="preprocessor">#else</span>
<a name="l07741"></a><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#adef2f29291b9ea5b8ed8e2b19fb1628e">07741</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#adef2f29291b9ea5b8ed8e2b19fb1628e">pipe_crst</a>                    : 1;
<a name="l07742"></a><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#a46d0f1bc931b78e4628964d39bf8d15f">07742</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html#a46d0f1bc931b78e4628964d39bf8d15f">reserved_1_63</a>                : 63;
<a name="l07743"></a>07743 <span class="preprocessor">#endif</span>
<a name="l07744"></a>07744 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#ad6e5ffc3953289781997e48b658881a9">s</a>;
<a name="l07745"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a62ed80ae3ccb45829f3063bcd17b3d94">07745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html">cvmx_gserx_pcie_pipe_crst_s</a>    <a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a62ed80ae3ccb45829f3063bcd17b3d94">cn70xx</a>;
<a name="l07746"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a27ac562f9c1c47c58069124a85f834bc">07746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__crst_1_1cvmx__gserx__pcie__pipe__crst__s.html">cvmx_gserx_pcie_pipe_crst_s</a>    <a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html#a27ac562f9c1c47c58069124a85f834bc">cn70xxp1</a>;
<a name="l07747"></a>07747 };
<a name="l07748"></a><a class="code" href="cvmx-gserx-defs_8h.html#a933826b871915c5ae82aacbcfc456167">07748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html" title="cvmx_gser::_pcie_pipe_crst">cvmx_gserx_pcie_pipe_crst</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__crst.html" title="cvmx_gser::_pcie_pipe_crst">cvmx_gserx_pcie_pipe_crst_t</a>;
<a name="l07749"></a>07749 <span class="comment"></span>
<a name="l07750"></a>07750 <span class="comment">/**</span>
<a name="l07751"></a>07751 <span class="comment"> * cvmx_gser#_pcie_pipe_port_loopbk</span>
<a name="l07752"></a>07752 <span class="comment"> *</span>
<a name="l07753"></a>07753 <span class="comment"> * PCIE Tx-to-Rx Loopback Enable.</span>
<a name="l07754"></a>07754 <span class="comment"> *</span>
<a name="l07755"></a>07755 <span class="comment"> */</span>
<a name="l07756"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html">07756</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html" title="cvmx_gser::_pcie_pipe_port_loopbk">cvmx_gserx_pcie_pipe_port_loopbk</a> {
<a name="l07757"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a2b5e2f2254afd1917ab3173c996aae0a">07757</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a2b5e2f2254afd1917ab3173c996aae0a">u64</a>;
<a name="l07758"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html">07758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html">cvmx_gserx_pcie_pipe_port_loopbk_s</a> {
<a name="l07759"></a>07759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07760"></a>07760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a703d371cc097a8cd2d5cfaf0c035ac50">reserved_4_63</a>                : 60;
<a name="l07761"></a>07761     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a5673fa59b66247dcbea108d9790f672d">pipe3_loopbk</a>                 : 1;  <span class="comment">/**&lt; When this signal is asserted, data from the PIPE3 transmit predriver</span>
<a name="l07762"></a>07762 <span class="comment">                                                         is looped back to the receive slicers.  LOS is bypassed and based on</span>
<a name="l07763"></a>07763 <span class="comment">                                                         the TxN_en input so that rxN_los !txN_data_en. */</span>
<a name="l07764"></a>07764     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#ae79141f184e5c46c61df679ef73a7d36">pipe2_loopbk</a>                 : 1;  <span class="comment">/**&lt; When this signal is asserted, data from the PIPE2 transmit predriver</span>
<a name="l07765"></a>07765 <span class="comment">                                                         is looped back to the receive slicers.  LOS is bypassed and based on</span>
<a name="l07766"></a>07766 <span class="comment">                                                         the TxN_en input so that rxN_los !txN_data_en. */</span>
<a name="l07767"></a>07767     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#aeaddc99a1a25614c84344a8b54a9cb26">pipe1_loopbk</a>                 : 1;  <span class="comment">/**&lt; When this signal is asserted, data from the PIPE1 transmit predriver</span>
<a name="l07768"></a>07768 <span class="comment">                                                         is looped back to the receive slicers.  LOS is bypassed and based on</span>
<a name="l07769"></a>07769 <span class="comment">                                                         the TxN_en input so that rxN_los !txN_data_en. */</span>
<a name="l07770"></a>07770     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a42b957ac54a73d31b1940eca0ba7cde0">pipe0_loopbk</a>                 : 1;  <span class="comment">/**&lt; When this signal is asserted, data from the PIPE0 transmit predriver</span>
<a name="l07771"></a>07771 <span class="comment">                                                         is looped back to the receive slicers.  LOS is bypassed and based on</span>
<a name="l07772"></a>07772 <span class="comment">                                                         the TxN_en input so that rxN_los !txN_data_en. */</span>
<a name="l07773"></a>07773 <span class="preprocessor">#else</span>
<a name="l07774"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a42b957ac54a73d31b1940eca0ba7cde0">07774</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a42b957ac54a73d31b1940eca0ba7cde0">pipe0_loopbk</a>                 : 1;
<a name="l07775"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#aeaddc99a1a25614c84344a8b54a9cb26">07775</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#aeaddc99a1a25614c84344a8b54a9cb26">pipe1_loopbk</a>                 : 1;
<a name="l07776"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#ae79141f184e5c46c61df679ef73a7d36">07776</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#ae79141f184e5c46c61df679ef73a7d36">pipe2_loopbk</a>                 : 1;
<a name="l07777"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a5673fa59b66247dcbea108d9790f672d">07777</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a5673fa59b66247dcbea108d9790f672d">pipe3_loopbk</a>                 : 1;
<a name="l07778"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a703d371cc097a8cd2d5cfaf0c035ac50">07778</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html#a703d371cc097a8cd2d5cfaf0c035ac50">reserved_4_63</a>                : 60;
<a name="l07779"></a>07779 <span class="preprocessor">#endif</span>
<a name="l07780"></a>07780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a56e69412280eda34fbc3e5ab10b65766">s</a>;
<a name="l07781"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a6afe79981cec83085746965aae69f77a">07781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html">cvmx_gserx_pcie_pipe_port_loopbk_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a6afe79981cec83085746965aae69f77a">cn70xx</a>;
<a name="l07782"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a8b5c14fb5423ead76262e93795fbb84c">07782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__loopbk_1_1cvmx__gserx__pcie__pipe__port__loopbk__s.html">cvmx_gserx_pcie_pipe_port_loopbk_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html#a8b5c14fb5423ead76262e93795fbb84c">cn70xxp1</a>;
<a name="l07783"></a>07783 };
<a name="l07784"></a><a class="code" href="cvmx-gserx-defs_8h.html#a557fc68167944770311aa8a05f5a3792">07784</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html" title="cvmx_gser::_pcie_pipe_port_loopbk">cvmx_gserx_pcie_pipe_port_loopbk</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__loopbk.html" title="cvmx_gser::_pcie_pipe_port_loopbk">cvmx_gserx_pcie_pipe_port_loopbk_t</a>;
<a name="l07785"></a>07785 <span class="comment"></span>
<a name="l07786"></a>07786 <span class="comment">/**</span>
<a name="l07787"></a>07787 <span class="comment"> * cvmx_gser#_pcie_pipe_port_sel</span>
<a name="l07788"></a>07788 <span class="comment"> *</span>
<a name="l07789"></a>07789 <span class="comment"> * PCIE PIPE Enable Request.</span>
<a name="l07790"></a>07790 <span class="comment"> *</span>
<a name="l07791"></a>07791 <span class="comment"> */</span>
<a name="l07792"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html">07792</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html" title="cvmx_gser::_pcie_pipe_port_sel">cvmx_gserx_pcie_pipe_port_sel</a> {
<a name="l07793"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#aae96af20f43db48ffab98af967af1ced">07793</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#aae96af20f43db48ffab98af967af1ced">u64</a>;
<a name="l07794"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html">07794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html">cvmx_gserx_pcie_pipe_port_sel_s</a> {
<a name="l07795"></a>07795 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07796"></a>07796 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#ae4973df04bf87f90584c39ebf6bbae95">reserved_3_63</a>                : 61;
<a name="l07797"></a>07797     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a7a19871cbfd3811ca6365bc821e7e88a">cfg_pem1_dlm2</a>                : 1;  <span class="comment">/**&lt; The PIPE (Pipe1 or Pipe2) and PHY (DLM1 or DLM2) configuration for PEM1</span>
<a name="l07798"></a>07798 <span class="comment">                                                          when in 4-Pipe Mode.</span>
<a name="l07799"></a>07799 <span class="comment">                                                          This bit should not be set in Single Pipe or 2-Pipe Mode.</span>
<a name="l07800"></a>07800 <span class="comment">                                                         - 0: PEM1 is tied to Pipe1/DLM1.  This is 3x1 PCIe mode when all 4 PIPES are enabled.</span>
<a name="l07801"></a>07801 <span class="comment">                                                         - 1: PEM1 is tied to Pipe2/DLM2.  This is 2x1 PCIe mode with SATA */</span>
<a name="l07802"></a>07802     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a3b11207922a47eb609a7fdae66d53504">pipe_port_sel</a>                : 2;  <span class="comment">/**&lt; PIPE enable request.  Change only when phy_reset is asserted.</span>
<a name="l07803"></a>07803 <span class="comment">                                                         - 00: Disables all PIPEs</span>
<a name="l07804"></a>07804 <span class="comment">                                                         - 01: Single Pipe Mode. Enables PIPE0 (PEM0) only.</span>
<a name="l07805"></a>07805 <span class="comment">                                                             This is 1x4 PCIe mode.</span>
<a name="l07806"></a>07806 <span class="comment">                                                         - 10: 2-Pipe Mode.  Enables PIPEs 0 (PEM0) and 1 (PEM1).</span>
<a name="l07807"></a>07807 <span class="comment">                                                             This is 2x2 PCIe mode or 1x2 PCIe mode with SATA.</span>
<a name="l07808"></a>07808 <span class="comment">                                                         - 11: 4-Pipe Mode. Enables PIPEs 0 (PEM0), 1, 2 (PEM1), and 3 (PEM2).</span>
<a name="l07809"></a>07809 <span class="comment">                                                             This is 2x1 PCIe mode with SATA or 3x1 PCIe mode. */</span>
<a name="l07810"></a>07810 <span class="preprocessor">#else</span>
<a name="l07811"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a3b11207922a47eb609a7fdae66d53504">07811</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a3b11207922a47eb609a7fdae66d53504">pipe_port_sel</a>                : 2;
<a name="l07812"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a7a19871cbfd3811ca6365bc821e7e88a">07812</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#a7a19871cbfd3811ca6365bc821e7e88a">cfg_pem1_dlm2</a>                : 1;
<a name="l07813"></a><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#ae4973df04bf87f90584c39ebf6bbae95">07813</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html#ae4973df04bf87f90584c39ebf6bbae95">reserved_3_63</a>                : 61;
<a name="l07814"></a>07814 <span class="preprocessor">#endif</span>
<a name="l07815"></a>07815 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#ac4b2019ebe47a7bb401b335dd43a0ab2">s</a>;
<a name="l07816"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#a1967e6884b1c8e169099fa6888e969ba">07816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html">cvmx_gserx_pcie_pipe_port_sel_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#a1967e6884b1c8e169099fa6888e969ba">cn70xx</a>;
<a name="l07817"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#a89b4a6530a68590fa98c306523234479">07817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__port__sel_1_1cvmx__gserx__pcie__pipe__port__sel__s.html">cvmx_gserx_pcie_pipe_port_sel_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html#a89b4a6530a68590fa98c306523234479">cn70xxp1</a>;
<a name="l07818"></a>07818 };
<a name="l07819"></a><a class="code" href="cvmx-gserx-defs_8h.html#a60a88ba0b0b547c4e74e90f6d2ba3713">07819</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html" title="cvmx_gser::_pcie_pipe_port_sel">cvmx_gserx_pcie_pipe_port_sel</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__port__sel.html" title="cvmx_gser::_pcie_pipe_port_sel">cvmx_gserx_pcie_pipe_port_sel_t</a>;
<a name="l07820"></a>07820 <span class="comment"></span>
<a name="l07821"></a>07821 <span class="comment">/**</span>
<a name="l07822"></a>07822 <span class="comment"> * cvmx_gser#_pcie_pipe_rst</span>
<a name="l07823"></a>07823 <span class="comment"> *</span>
<a name="l07824"></a>07824 <span class="comment"> * PCIE PIPE Reset.</span>
<a name="l07825"></a>07825 <span class="comment"> *</span>
<a name="l07826"></a>07826 <span class="comment"> */</span>
<a name="l07827"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html">07827</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html" title="cvmx_gser::_pcie_pipe_rst">cvmx_gserx_pcie_pipe_rst</a> {
<a name="l07828"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#a847a1adac2b2aaa5bbf7b0b7dd6b63da">07828</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#a847a1adac2b2aaa5bbf7b0b7dd6b63da">u64</a>;
<a name="l07829"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html">07829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html">cvmx_gserx_pcie_pipe_rst_s</a> {
<a name="l07830"></a>07830 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07831"></a>07831 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aff359d19c0a5c48688735a2e647c482d">reserved_4_63</a>                : 60;
<a name="l07832"></a>07832     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aec9dbeadfb59e0e04ed2379195e5fcfa">pipe3_rst</a>                    : 1;  <span class="comment">/**&lt; Pipe 3 Reset.  Setting this bit will put Pipe 3 into reset.</span>
<a name="l07833"></a>07833 <span class="comment">                                                         PEM2 is always tied to Pipe 3. */</span>
<a name="l07834"></a>07834     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8124adea59c7918e993e3d38f82328e5">pipe2_rst</a>                    : 1;  <span class="comment">/**&lt; Pipe 2 Reset.  Setting this bit will put Pipe 2 into reset.</span>
<a name="l07835"></a>07835 <span class="comment">                                                         PEM1 is tied to Pipe 2 in 3x1 PCIe mode (GSER_PCIE_PIPE_PORT_SEL.PIPE_PORT_SEL</span>
<a name="l07836"></a>07836 <span class="comment">                                                         is set to 4-pipe mode, and GSER_PCIE_PIPE_PORT_SEL.CFG_PEM1_DLM2 is also set). */</span>
<a name="l07837"></a>07837     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8405248869837bcf83dba721a8e2736f">pipe1_rst</a>                    : 1;  <span class="comment">/**&lt; Pipe 1 Reset.  Setting this bit will put Pipe 1 into reset.</span>
<a name="l07838"></a>07838 <span class="comment">                                                         PEM1 is tied to Pipe 1 in 2x2 PCIe or 2x1 PCIe with SATA modes. */</span>
<a name="l07839"></a>07839     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a0af8319b0c89e070b4205427efd6133f">pipe0_rst</a>                    : 1;  <span class="comment">/**&lt; Pipe 0 Reset.  Setting this bit will put Pipe 0 into reset.</span>
<a name="l07840"></a>07840 <span class="comment">                                                         PEM0 is always tied to Pipe 0. */</span>
<a name="l07841"></a>07841 <span class="preprocessor">#else</span>
<a name="l07842"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a0af8319b0c89e070b4205427efd6133f">07842</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a0af8319b0c89e070b4205427efd6133f">pipe0_rst</a>                    : 1;
<a name="l07843"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8405248869837bcf83dba721a8e2736f">07843</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8405248869837bcf83dba721a8e2736f">pipe1_rst</a>                    : 1;
<a name="l07844"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8124adea59c7918e993e3d38f82328e5">07844</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#a8124adea59c7918e993e3d38f82328e5">pipe2_rst</a>                    : 1;
<a name="l07845"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aec9dbeadfb59e0e04ed2379195e5fcfa">07845</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aec9dbeadfb59e0e04ed2379195e5fcfa">pipe3_rst</a>                    : 1;
<a name="l07846"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aff359d19c0a5c48688735a2e647c482d">07846</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html#aff359d19c0a5c48688735a2e647c482d">reserved_4_63</a>                : 60;
<a name="l07847"></a>07847 <span class="preprocessor">#endif</span>
<a name="l07848"></a>07848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#a6178128309fa513751507095faf0f6a8">s</a>;
<a name="l07849"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#ad0ed037c4470f9a9f373c562408b8c3a">07849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html">cvmx_gserx_pcie_pipe_rst_s</a>     <a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#ad0ed037c4470f9a9f373c562408b8c3a">cn70xx</a>;
<a name="l07850"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#a1dfef7f8732ea91c3085748f3259ff50">07850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst_1_1cvmx__gserx__pcie__pipe__rst__s.html">cvmx_gserx_pcie_pipe_rst_s</a>     <a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html#a1dfef7f8732ea91c3085748f3259ff50">cn70xxp1</a>;
<a name="l07851"></a>07851 };
<a name="l07852"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad86c305cbf4e724aba5c4da825b7a9cf">07852</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html" title="cvmx_gser::_pcie_pipe_rst">cvmx_gserx_pcie_pipe_rst</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__rst.html" title="cvmx_gser::_pcie_pipe_rst">cvmx_gserx_pcie_pipe_rst_t</a>;
<a name="l07853"></a>07853 <span class="comment"></span>
<a name="l07854"></a>07854 <span class="comment">/**</span>
<a name="l07855"></a>07855 <span class="comment"> * cvmx_gser#_pcie_pipe_rst_sts</span>
<a name="l07856"></a>07856 <span class="comment"> *</span>
<a name="l07857"></a>07857 <span class="comment"> * PCIE PIPE Status Reset.</span>
<a name="l07858"></a>07858 <span class="comment"> *</span>
<a name="l07859"></a>07859 <span class="comment"> */</span>
<a name="l07860"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html">07860</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html" title="cvmx_gser::_pcie_pipe_rst_sts">cvmx_gserx_pcie_pipe_rst_sts</a> {
<a name="l07861"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#a4b7aba5171e9e19a07ab9193a266ac17">07861</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#a4b7aba5171e9e19a07ab9193a266ac17">u64</a>;
<a name="l07862"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html">07862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html">cvmx_gserx_pcie_pipe_rst_sts_s</a> {
<a name="l07863"></a>07863 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07864"></a>07864 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a1481d69592f7124b4040e42aa5172e3a">reserved_4_63</a>                : 60;
<a name="l07865"></a>07865     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a340bd96431387285ee38714c22f05cc8">pipe3_rst</a>                    : 1;  <span class="comment">/**&lt; Reflects the current state of the pipe3_rst_n which includes</span>
<a name="l07866"></a>07866 <span class="comment">                                                         the rst__pem2_pcs_rst_n term from the reset controller.  Note that</span>
<a name="l07867"></a>07867 <span class="comment">                                                         when PIPE3_RST is asserted (active low), no Pipe clocks are generated</span>
<a name="l07868"></a>07868 <span class="comment">                                                         to PEM3 and any RSL reads to the application side registers will time out. */</span>
<a name="l07869"></a>07869     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a3ac1a409250c50604241da5a44f1da6e">pipe2_rst</a>                    : 1;  <span class="comment">/**&lt; Reflects the current state of the pipe2_rst_n which includes</span>
<a name="l07870"></a>07870 <span class="comment">                                                         the rst__pem2_pcs_rst_n term from the reset controller.  Note that</span>
<a name="l07871"></a>07871 <span class="comment">                                                         when PIPE2_RST is asserted (active low) and PEM1 is being used in</span>
<a name="l07872"></a>07872 <span class="comment">                                                         3x1 PCIe mode (4-Pipe Mode with CFG_PEM1_DLM2 set), no Pipe clocks</span>
<a name="l07873"></a>07873 <span class="comment">                                                         are generated to PEM1 and any RSL reads to the application side</span>
<a name="l07874"></a>07874 <span class="comment">                                                         registers will time out. */</span>
<a name="l07875"></a>07875     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#aff3339c26f440419e1f4c0e0ca4e949f">pipe1_rst</a>                    : 1;  <span class="comment">/**&lt; Reflects the current state of the pipe1_rst_n which includes</span>
<a name="l07876"></a>07876 <span class="comment">                                                         the rst__pem1_pcs_rst_n term from the reset controller.  Note that</span>
<a name="l07877"></a>07877 <span class="comment">                                                         when PIPE1_RST is asserted (active low) and PEM1 is being used in</span>
<a name="l07878"></a>07878 <span class="comment">                                                         2x2 PCIe or 2x1 PCIe with SATA, no Pipe clocks are generated to PEM1</span>
<a name="l07879"></a>07879 <span class="comment">                                                         and any RSL reads to the application side registers will time out. */</span>
<a name="l07880"></a>07880     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#af69ef754a770c585a54780b5a1b846d6">pipe0_rst</a>                    : 1;  <span class="comment">/**&lt; Reflects the current state of the pipe0_rst_n which includes</span>
<a name="l07881"></a>07881 <span class="comment">                                                         the rst__pem0_pcs_rst_n term from the reset controller.  Note that</span>
<a name="l07882"></a>07882 <span class="comment">                                                         when PIPE0_RST is asserted (active low), no Pipe clocks are generated</span>
<a name="l07883"></a>07883 <span class="comment">                                                         to PEM0 and any RSL reads to the application side registers will time out. */</span>
<a name="l07884"></a>07884 <span class="preprocessor">#else</span>
<a name="l07885"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#af69ef754a770c585a54780b5a1b846d6">07885</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#af69ef754a770c585a54780b5a1b846d6">pipe0_rst</a>                    : 1;
<a name="l07886"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#aff3339c26f440419e1f4c0e0ca4e949f">07886</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#aff3339c26f440419e1f4c0e0ca4e949f">pipe1_rst</a>                    : 1;
<a name="l07887"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a3ac1a409250c50604241da5a44f1da6e">07887</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a3ac1a409250c50604241da5a44f1da6e">pipe2_rst</a>                    : 1;
<a name="l07888"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a340bd96431387285ee38714c22f05cc8">07888</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a340bd96431387285ee38714c22f05cc8">pipe3_rst</a>                    : 1;
<a name="l07889"></a><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a1481d69592f7124b4040e42aa5172e3a">07889</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html#a1481d69592f7124b4040e42aa5172e3a">reserved_4_63</a>                : 60;
<a name="l07890"></a>07890 <span class="preprocessor">#endif</span>
<a name="l07891"></a>07891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#a555337a087dc5f53c47207d44c5591c5">s</a>;
<a name="l07892"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#a5c6d9d2fbad27ecba44782287b6d1958">07892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html">cvmx_gserx_pcie_pipe_rst_sts_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#a5c6d9d2fbad27ecba44782287b6d1958">cn70xx</a>;
<a name="l07893"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#ae4ad4258bcac6272f60be96b7ddf797d">07893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__rst__sts_1_1cvmx__gserx__pcie__pipe__rst__sts__s.html">cvmx_gserx_pcie_pipe_rst_sts_s</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html#ae4ad4258bcac6272f60be96b7ddf797d">cn70xxp1</a>;
<a name="l07894"></a>07894 };
<a name="l07895"></a><a class="code" href="cvmx-gserx-defs_8h.html#a119c01abf49d6ee5e96dcc9852ae9ec7">07895</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html" title="cvmx_gser::_pcie_pipe_rst_sts">cvmx_gserx_pcie_pipe_rst_sts</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__rst__sts.html" title="cvmx_gser::_pcie_pipe_rst_sts">cvmx_gserx_pcie_pipe_rst_sts_t</a>;
<a name="l07896"></a>07896 <span class="comment"></span>
<a name="l07897"></a>07897 <span class="comment">/**</span>
<a name="l07898"></a>07898 <span class="comment"> * cvmx_gser#_pcie_pipe_status</span>
<a name="l07899"></a>07899 <span class="comment"> *</span>
<a name="l07900"></a>07900 <span class="comment"> * PCIE PIPE Status.</span>
<a name="l07901"></a>07901 <span class="comment"> *</span>
<a name="l07902"></a>07902 <span class="comment"> */</span>
<a name="l07903"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html">07903</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html" title="cvmx_gser::_pcie_pipe_status">cvmx_gserx_pcie_pipe_status</a> {
<a name="l07904"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#a0edcdb885f78ff49173439713780f290">07904</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#a0edcdb885f78ff49173439713780f290">u64</a>;
<a name="l07905"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html">07905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html">cvmx_gserx_pcie_pipe_status_s</a> {
<a name="l07906"></a>07906 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07907"></a>07907 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a3c5f903f2fcd498d444f01caf7cb569f">reserved_4_63</a>                : 60;
<a name="l07908"></a>07908     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a289496f4361841637fb20abd79ae01d7">pipe3_clkreqn</a>                : 1;  <span class="comment">/**&lt; When asserted, indicates that the PCS/PHY layer is in a mode where</span>
<a name="l07909"></a>07909 <span class="comment">                                                         reference clocks are required.  When deasserted, the PIPE PCS is</span>
<a name="l07910"></a>07910 <span class="comment">                                                         powered down into a state where the external reference clocks can</span>
<a name="l07911"></a>07911 <span class="comment">                                                         be turned off. */</span>
<a name="l07912"></a>07912     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#aa87343e598e752c3447fd0f34d2fa78a">pipe2_clkreqn</a>                : 1;  <span class="comment">/**&lt; When asserted, indicates that the PCS/PHY layer is in a mode where</span>
<a name="l07913"></a>07913 <span class="comment">                                                         reference clocks are required.  When deasserted, the PIPE PCS is</span>
<a name="l07914"></a>07914 <span class="comment">                                                         powered down into a state where the external reference clocks can</span>
<a name="l07915"></a>07915 <span class="comment">                                                         be turned off. */</span>
<a name="l07916"></a>07916     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a4f25d183cc57fe53b97fbe6bc7cbc980">pipe1_clkreqn</a>                : 1;  <span class="comment">/**&lt; When asserted, indicates that the PCS/PHY layer is in a mode where</span>
<a name="l07917"></a>07917 <span class="comment">                                                         reference clocks are required.  When deasserted, the PIPE PCS is</span>
<a name="l07918"></a>07918 <span class="comment">                                                         powered down into a state where the external reference clocks can</span>
<a name="l07919"></a>07919 <span class="comment">                                                         be turned off. */</span>
<a name="l07920"></a>07920     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#adf934f551d069cd3cf3bbfbc39c6a7fc">pipe0_clkreqn</a>                : 1;  <span class="comment">/**&lt; When asserted, indicates that the PCS/PHY layer is in a mode where</span>
<a name="l07921"></a>07921 <span class="comment">                                                         reference clocks are required.  When deasserted, the PIPE PCS is</span>
<a name="l07922"></a>07922 <span class="comment">                                                         powered down into a state where the external reference clocks can</span>
<a name="l07923"></a>07923 <span class="comment">                                                         be turned off. */</span>
<a name="l07924"></a>07924 <span class="preprocessor">#else</span>
<a name="l07925"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#adf934f551d069cd3cf3bbfbc39c6a7fc">07925</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#adf934f551d069cd3cf3bbfbc39c6a7fc">pipe0_clkreqn</a>                : 1;
<a name="l07926"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a4f25d183cc57fe53b97fbe6bc7cbc980">07926</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a4f25d183cc57fe53b97fbe6bc7cbc980">pipe1_clkreqn</a>                : 1;
<a name="l07927"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#aa87343e598e752c3447fd0f34d2fa78a">07927</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#aa87343e598e752c3447fd0f34d2fa78a">pipe2_clkreqn</a>                : 1;
<a name="l07928"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a289496f4361841637fb20abd79ae01d7">07928</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a289496f4361841637fb20abd79ae01d7">pipe3_clkreqn</a>                : 1;
<a name="l07929"></a><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a3c5f903f2fcd498d444f01caf7cb569f">07929</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html#a3c5f903f2fcd498d444f01caf7cb569f">reserved_4_63</a>                : 60;
<a name="l07930"></a>07930 <span class="preprocessor">#endif</span>
<a name="l07931"></a>07931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#afdd1040041a65648f5c9ea981a34a41f">s</a>;
<a name="l07932"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#ae683265505643cacdc5f722e899a08f5">07932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html">cvmx_gserx_pcie_pipe_status_s</a>  <a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#ae683265505643cacdc5f722e899a08f5">cn70xx</a>;
<a name="l07933"></a><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#a329b993c21b9c7d3e0eaebd9d3e3138b">07933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__pipe__status_1_1cvmx__gserx__pcie__pipe__status__s.html">cvmx_gserx_pcie_pipe_status_s</a>  <a class="code" href="unioncvmx__gserx__pcie__pipe__status.html#a329b993c21b9c7d3e0eaebd9d3e3138b">cn70xxp1</a>;
<a name="l07934"></a>07934 };
<a name="l07935"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1e07b3b4e21f38b3639feeac2fb6c363">07935</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__pipe__status.html" title="cvmx_gser::_pcie_pipe_status">cvmx_gserx_pcie_pipe_status</a> <a class="code" href="unioncvmx__gserx__pcie__pipe__status.html" title="cvmx_gser::_pcie_pipe_status">cvmx_gserx_pcie_pipe_status_t</a>;
<a name="l07936"></a>07936 <span class="comment"></span>
<a name="l07937"></a>07937 <span class="comment">/**</span>
<a name="l07938"></a>07938 <span class="comment"> * cvmx_gser#_pcie_tx_deemph_gen1</span>
<a name="l07939"></a>07939 <span class="comment"> *</span>
<a name="l07940"></a>07940 <span class="comment"> * PCIE Tx De-emphasis at 3.5 dB.</span>
<a name="l07941"></a>07941 <span class="comment"> *</span>
<a name="l07942"></a>07942 <span class="comment"> */</span>
<a name="l07943"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html">07943</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html" title="cvmx_gser::_pcie_tx_deemph_gen1">cvmx_gserx_pcie_tx_deemph_gen1</a> {
<a name="l07944"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#afde1a2436c954b1008dded14e436645d">07944</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#afde1a2436c954b1008dded14e436645d">u64</a>;
<a name="l07945"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html">07945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html">cvmx_gserx_pcie_tx_deemph_gen1_s</a> {
<a name="l07946"></a>07946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07947"></a>07947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#ac136d5d954302924b1b01b46d42cc672">reserved_6_63</a>                : 58;
<a name="l07948"></a>07948     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#a7e21a1d95f5e9b8eaca29d982928d7ac">tx_deemph_gen1</a>               : 6;  <span class="comment">/**&lt; This static value sets the launch amplitude of the transmitter</span>
<a name="l07949"></a>07949 <span class="comment">                                                         when pipeP_tx_swing is set to 0x0 (default state). Used for</span>
<a name="l07950"></a>07950 <span class="comment">                                                         tuning at the board level for Rx eye compliance. */</span>
<a name="l07951"></a>07951 <span class="preprocessor">#else</span>
<a name="l07952"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#a7e21a1d95f5e9b8eaca29d982928d7ac">07952</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#a7e21a1d95f5e9b8eaca29d982928d7ac">tx_deemph_gen1</a>               : 6;
<a name="l07953"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#ac136d5d954302924b1b01b46d42cc672">07953</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html#ac136d5d954302924b1b01b46d42cc672">reserved_6_63</a>                : 58;
<a name="l07954"></a>07954 <span class="preprocessor">#endif</span>
<a name="l07955"></a>07955 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#a58a06274be8362158d97871c3965f983">s</a>;
<a name="l07956"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#ae848336350e9c7529dd8d81b0f9d8b82">07956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html">cvmx_gserx_pcie_tx_deemph_gen1_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#ae848336350e9c7529dd8d81b0f9d8b82">cn70xx</a>;
<a name="l07957"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#a407487f87d97b040a5b168766d08827a">07957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen1_1_1cvmx__gserx__pcie__tx__deemph__gen1__s.html">cvmx_gserx_pcie_tx_deemph_gen1_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html#a407487f87d97b040a5b168766d08827a">cn70xxp1</a>;
<a name="l07958"></a>07958 };
<a name="l07959"></a><a class="code" href="cvmx-gserx-defs_8h.html#a60d733f78d5aab652627738d1296c4dc">07959</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html" title="cvmx_gser::_pcie_tx_deemph_gen1">cvmx_gserx_pcie_tx_deemph_gen1</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen1.html" title="cvmx_gser::_pcie_tx_deemph_gen1">cvmx_gserx_pcie_tx_deemph_gen1_t</a>;
<a name="l07960"></a>07960 <span class="comment"></span>
<a name="l07961"></a>07961 <span class="comment">/**</span>
<a name="l07962"></a>07962 <span class="comment"> * cvmx_gser#_pcie_tx_deemph_gen2_3p5db</span>
<a name="l07963"></a>07963 <span class="comment"> *</span>
<a name="l07964"></a>07964 <span class="comment"> * PCIE Tx De-emphasis at 3.5 dB.</span>
<a name="l07965"></a>07965 <span class="comment"> *</span>
<a name="l07966"></a>07966 <span class="comment"> */</span>
<a name="l07967"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html">07967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_3p5db">cvmx_gserx_pcie_tx_deemph_gen2_3p5db</a> {
<a name="l07968"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#acd836de61208e7de197d07ed8182bab0">07968</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#acd836de61208e7de197d07ed8182bab0">u64</a>;
<a name="l07969"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html">07969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_3p5db_s</a> {
<a name="l07970"></a>07970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07971"></a>07971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5f0ecc6833bdc482bd990c4d5c39758d">reserved_6_63</a>                : 58;
<a name="l07972"></a>07972     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5bf18d68751f1a0a5d12614ca00a2882">tx_deemph_gen2_3p5db</a>         : 6;  <span class="comment">/**&lt; This static value sets the Tx driver deemphasis value in the case where</span>
<a name="l07973"></a>07973 <span class="comment">                                                         pipeP_tx_deemph is set to 1&apos;b1 (default setting) and the PHY is running</span>
<a name="l07974"></a>07974 <span class="comment">                                                         at the Gen2 rate. Used for tuning at the board level for Rx eye compliance. */</span>
<a name="l07975"></a>07975 <span class="preprocessor">#else</span>
<a name="l07976"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5bf18d68751f1a0a5d12614ca00a2882">07976</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5bf18d68751f1a0a5d12614ca00a2882">tx_deemph_gen2_3p5db</a>         : 6;
<a name="l07977"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5f0ecc6833bdc482bd990c4d5c39758d">07977</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html#a5f0ecc6833bdc482bd990c4d5c39758d">reserved_6_63</a>                : 58;
<a name="l07978"></a>07978 <span class="preprocessor">#endif</span>
<a name="l07979"></a>07979 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#a023ebc220c3a1bbf9dc66979b5fdb4cf">s</a>;
<a name="l07980"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#abf65282dbd2348e34975551964f943be">07980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_3p5db_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#abf65282dbd2348e34975551964f943be">cn70xx</a>;
<a name="l07981"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#aca6fd0560dfaccf3ac1faec00ba8a80b">07981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__3p5db_1_1cvmx__gserx__pcie__tx__deemph__gen2__3p5db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_3p5db_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html#aca6fd0560dfaccf3ac1faec00ba8a80b">cn70xxp1</a>;
<a name="l07982"></a>07982 };
<a name="l07983"></a><a class="code" href="cvmx-gserx-defs_8h.html#a63c8e94125a47d867c12729eef0215ed">07983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_3p5db">cvmx_gserx_pcie_tx_deemph_gen2_3p5db</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__3p5db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_3p5db">cvmx_gserx_pcie_tx_deemph_gen2_3p5db_t</a>;
<a name="l07984"></a>07984 <span class="comment"></span>
<a name="l07985"></a>07985 <span class="comment">/**</span>
<a name="l07986"></a>07986 <span class="comment"> * cvmx_gser#_pcie_tx_deemph_gen2_6db</span>
<a name="l07987"></a>07987 <span class="comment"> *</span>
<a name="l07988"></a>07988 <span class="comment"> * PCIE Tx De-emphasis at 6 dB.</span>
<a name="l07989"></a>07989 <span class="comment"> *</span>
<a name="l07990"></a>07990 <span class="comment"> */</span>
<a name="l07991"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html">07991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_6db">cvmx_gserx_pcie_tx_deemph_gen2_6db</a> {
<a name="l07992"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#a2293cac4591909d005b6db73a6684146">07992</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#a2293cac4591909d005b6db73a6684146">u64</a>;
<a name="l07993"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html">07993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_6db_s</a> {
<a name="l07994"></a>07994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07995"></a>07995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#aa71922ca9ebe78170b0bf0bd5a843bae">reserved_6_63</a>                : 58;
<a name="l07996"></a>07996     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#a2754c4d89c3d809fd426bcfbd14cb9a6">tx_deemph_gen2_6db</a>           : 6;  <span class="comment">/**&lt; This static value sets the Tx driver deemphasis value in the case where</span>
<a name="l07997"></a>07997 <span class="comment">                                                         pipeP_tx_deemph is set to 1&apos;b0 and the PHY is running at the Gen2 rate.</span>
<a name="l07998"></a>07998 <span class="comment">                                                         Used for tuning at the board level for Rx eye compliance. */</span>
<a name="l07999"></a>07999 <span class="preprocessor">#else</span>
<a name="l08000"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#a2754c4d89c3d809fd426bcfbd14cb9a6">08000</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#a2754c4d89c3d809fd426bcfbd14cb9a6">tx_deemph_gen2_6db</a>           : 6;
<a name="l08001"></a><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#aa71922ca9ebe78170b0bf0bd5a843bae">08001</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html#aa71922ca9ebe78170b0bf0bd5a843bae">reserved_6_63</a>                : 58;
<a name="l08002"></a>08002 <span class="preprocessor">#endif</span>
<a name="l08003"></a>08003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#a96a3a3af9c50be6d98300e0cc24a800f">s</a>;
<a name="l08004"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#a106f2f450b2cf55922027214cc972fd8">08004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_6db_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#a106f2f450b2cf55922027214cc972fd8">cn70xx</a>;
<a name="l08005"></a><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#ab629e52240a2538d721665c682cad21a">08005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__deemph__gen2__6db_1_1cvmx__gserx__pcie__tx__deemph__gen2__6db__s.html">cvmx_gserx_pcie_tx_deemph_gen2_6db_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html#ab629e52240a2538d721665c682cad21a">cn70xxp1</a>;
<a name="l08006"></a>08006 };
<a name="l08007"></a><a class="code" href="cvmx-gserx-defs_8h.html#aa65aef8ef3ec7de6d19c9974bee4456c">08007</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_6db">cvmx_gserx_pcie_tx_deemph_gen2_6db</a> <a class="code" href="unioncvmx__gserx__pcie__tx__deemph__gen2__6db.html" title="cvmx_gser::_pcie_tx_deemph_gen2_6db">cvmx_gserx_pcie_tx_deemph_gen2_6db_t</a>;
<a name="l08008"></a>08008 <span class="comment"></span>
<a name="l08009"></a>08009 <span class="comment">/**</span>
<a name="l08010"></a>08010 <span class="comment"> * cvmx_gser#_pcie_tx_swing_full</span>
<a name="l08011"></a>08011 <span class="comment"> *</span>
<a name="l08012"></a>08012 <span class="comment"> * PCIE Tx Amplitude (Full Swing Mode).</span>
<a name="l08013"></a>08013 <span class="comment"> *</span>
<a name="l08014"></a>08014 <span class="comment"> */</span>
<a name="l08015"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html">08015</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html" title="cvmx_gser::_pcie_tx_swing_full">cvmx_gserx_pcie_tx_swing_full</a> {
<a name="l08016"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#acadbabe11a7de3b334e48a48f7eaf339">08016</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#acadbabe11a7de3b334e48a48f7eaf339">u64</a>;
<a name="l08017"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html">08017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html">cvmx_gserx_pcie_tx_swing_full_s</a> {
<a name="l08018"></a>08018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08019"></a>08019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#aa6e55761013650efe54997607ef22b32">reserved_7_63</a>                : 57;
<a name="l08020"></a>08020     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#a68f66894575d62ae45d91d815c0c883b">tx_swing_hi</a>                  : 7;  <span class="comment">/**&lt; This static value sets the launch amplitude of the transmitter when</span>
<a name="l08021"></a>08021 <span class="comment">                                                         pipeP_tx_swing is set to 1&apos;b0 (default state).  Used for tuning at</span>
<a name="l08022"></a>08022 <span class="comment">                                                         the board level for Rx eye compliance. */</span>
<a name="l08023"></a>08023 <span class="preprocessor">#else</span>
<a name="l08024"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#a68f66894575d62ae45d91d815c0c883b">08024</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#a68f66894575d62ae45d91d815c0c883b">tx_swing_hi</a>                  : 7;
<a name="l08025"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#aa6e55761013650efe54997607ef22b32">08025</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html#aa6e55761013650efe54997607ef22b32">reserved_7_63</a>                : 57;
<a name="l08026"></a>08026 <span class="preprocessor">#endif</span>
<a name="l08027"></a>08027 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#a2875badb2118f7037cd6f9a33a5e4648">s</a>;
<a name="l08028"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#a1d41f2611440c007e75f4a274afff180">08028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html">cvmx_gserx_pcie_tx_swing_full_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#a1d41f2611440c007e75f4a274afff180">cn70xx</a>;
<a name="l08029"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#a5c840771ab57825216d6ddd06acb7a10">08029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__full_1_1cvmx__gserx__pcie__tx__swing__full__s.html">cvmx_gserx_pcie_tx_swing_full_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html#a5c840771ab57825216d6ddd06acb7a10">cn70xxp1</a>;
<a name="l08030"></a>08030 };
<a name="l08031"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0129b7fbcd304c3ea606696cbd2f9a6e">08031</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html" title="cvmx_gser::_pcie_tx_swing_full">cvmx_gserx_pcie_tx_swing_full</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__full.html" title="cvmx_gser::_pcie_tx_swing_full">cvmx_gserx_pcie_tx_swing_full_t</a>;
<a name="l08032"></a>08032 <span class="comment"></span>
<a name="l08033"></a>08033 <span class="comment">/**</span>
<a name="l08034"></a>08034 <span class="comment"> * cvmx_gser#_pcie_tx_swing_low</span>
<a name="l08035"></a>08035 <span class="comment"> *</span>
<a name="l08036"></a>08036 <span class="comment"> * PCIE Tx Amplitude (Low Swing Mode).</span>
<a name="l08037"></a>08037 <span class="comment"> *</span>
<a name="l08038"></a>08038 <span class="comment"> */</span>
<a name="l08039"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html">08039</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html" title="cvmx_gser::_pcie_tx_swing_low">cvmx_gserx_pcie_tx_swing_low</a> {
<a name="l08040"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#ac57bf84c5e543d4ec5a97a1b64b145f0">08040</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#ac57bf84c5e543d4ec5a97a1b64b145f0">u64</a>;
<a name="l08041"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html">08041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html">cvmx_gserx_pcie_tx_swing_low_s</a> {
<a name="l08042"></a>08042 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08043"></a>08043 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a68c6bef00b6aef7edefaf4cd6a99cc43">reserved_7_63</a>                : 57;
<a name="l08044"></a>08044     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a56cf4f9254a2bd5dd4b795d29e21a7c0">tx_swing_lo</a>                  : 7;  <span class="comment">/**&lt; This static value sets the launch amplitude of the transmitter when</span>
<a name="l08045"></a>08045 <span class="comment">                                                         pipeP_tx_swing is set to 1&apos;b1 (low swing mode).  Used for tuning at</span>
<a name="l08046"></a>08046 <span class="comment">                                                         the board level for Rx eye compliance. */</span>
<a name="l08047"></a>08047 <span class="preprocessor">#else</span>
<a name="l08048"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a56cf4f9254a2bd5dd4b795d29e21a7c0">08048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a56cf4f9254a2bd5dd4b795d29e21a7c0">tx_swing_lo</a>                  : 7;
<a name="l08049"></a><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a68c6bef00b6aef7edefaf4cd6a99cc43">08049</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html#a68c6bef00b6aef7edefaf4cd6a99cc43">reserved_7_63</a>                : 57;
<a name="l08050"></a>08050 <span class="preprocessor">#endif</span>
<a name="l08051"></a>08051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#ae1d2d3c5687ddb40681507bc6c9e202f">s</a>;
<a name="l08052"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#a1e6816d8a46952e918e70327a86e77ba">08052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html">cvmx_gserx_pcie_tx_swing_low_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#a1e6816d8a46952e918e70327a86e77ba">cn70xx</a>;
<a name="l08053"></a><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#a00b9550c541f29dcb058043ff69535f0">08053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__swing__low_1_1cvmx__gserx__pcie__tx__swing__low__s.html">cvmx_gserx_pcie_tx_swing_low_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html#a00b9550c541f29dcb058043ff69535f0">cn70xxp1</a>;
<a name="l08054"></a>08054 };
<a name="l08055"></a><a class="code" href="cvmx-gserx-defs_8h.html#acb3dfb4a414d9a4ffc3b39eb5efd5771">08055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html" title="cvmx_gser::_pcie_tx_swing_low">cvmx_gserx_pcie_tx_swing_low</a> <a class="code" href="unioncvmx__gserx__pcie__tx__swing__low.html" title="cvmx_gser::_pcie_tx_swing_low">cvmx_gserx_pcie_tx_swing_low_t</a>;
<a name="l08056"></a>08056 <span class="comment"></span>
<a name="l08057"></a>08057 <span class="comment">/**</span>
<a name="l08058"></a>08058 <span class="comment"> * cvmx_gser#_pcie_tx_vboost_lvl</span>
<a name="l08059"></a>08059 <span class="comment"> *</span>
<a name="l08060"></a>08060 <span class="comment"> * PCIE Tx Voltage Boost Level.</span>
<a name="l08061"></a>08061 <span class="comment"> *</span>
<a name="l08062"></a>08062 <span class="comment"> */</span>
<a name="l08063"></a><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html">08063</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html" title="cvmx_gser::_pcie_tx_vboost_lvl">cvmx_gserx_pcie_tx_vboost_lvl</a> {
<a name="l08064"></a><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#af1abcafd40730eb0cf5ee474296fe921">08064</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#af1abcafd40730eb0cf5ee474296fe921">u64</a>;
<a name="l08065"></a><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html">08065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html">cvmx_gserx_pcie_tx_vboost_lvl_s</a> {
<a name="l08066"></a>08066 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08067"></a>08067 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#af994545f989ed1e656eba68a341a8e56">reserved_3_63</a>                : 61;
<a name="l08068"></a>08068     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#a898cd85ac2e5ea749ded0bb13d2cc829">tx_vboost_lvl</a>                : 3;  <span class="comment">/**&lt; Controls the launch amplitude only when VPTX is less than the launch</span>
<a name="l08069"></a>08069 <span class="comment">                                                         amplitude correspnding to tx_vboost_lvl.  Valid settings:</span>
<a name="l08070"></a>08070 <span class="comment">                                                         - 011: Corresponds to a launch amplitude of 0.844V</span>
<a name="l08071"></a>08071 <span class="comment">                                                         - 100: Corresponds to a launch amplitude of 1.008V</span>
<a name="l08072"></a>08072 <span class="comment">                                                         - 101: Corresponds to a launch amplitude of 1.156V. */</span>
<a name="l08073"></a>08073 <span class="preprocessor">#else</span>
<a name="l08074"></a><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#a898cd85ac2e5ea749ded0bb13d2cc829">08074</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#a898cd85ac2e5ea749ded0bb13d2cc829">tx_vboost_lvl</a>                : 3;
<a name="l08075"></a><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#af994545f989ed1e656eba68a341a8e56">08075</a>     uint64_t <a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html#af994545f989ed1e656eba68a341a8e56">reserved_3_63</a>                : 61;
<a name="l08076"></a>08076 <span class="preprocessor">#endif</span>
<a name="l08077"></a>08077 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#a76c6c8b5c52488c94d055d68a76f7a8a">s</a>;
<a name="l08078"></a><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#a85cab58ec37f1b17376098bebd4da731">08078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html">cvmx_gserx_pcie_tx_vboost_lvl_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#a85cab58ec37f1b17376098bebd4da731">cn70xx</a>;
<a name="l08079"></a><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#ab2527d8ee18ed005b1d361bf38b0522e">08079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcie__tx__vboost__lvl_1_1cvmx__gserx__pcie__tx__vboost__lvl__s.html">cvmx_gserx_pcie_tx_vboost_lvl_s</a> <a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html#ab2527d8ee18ed005b1d361bf38b0522e">cn70xxp1</a>;
<a name="l08080"></a>08080 };
<a name="l08081"></a><a class="code" href="cvmx-gserx-defs_8h.html#aea7faa266ecd492dd8f4eabfe9112d1e">08081</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html" title="cvmx_gser::_pcie_tx_vboost_lvl">cvmx_gserx_pcie_tx_vboost_lvl</a> <a class="code" href="unioncvmx__gserx__pcie__tx__vboost__lvl.html" title="cvmx_gser::_pcie_tx_vboost_lvl">cvmx_gserx_pcie_tx_vboost_lvl_t</a>;
<a name="l08082"></a>08082 <span class="comment"></span>
<a name="l08083"></a>08083 <span class="comment">/**</span>
<a name="l08084"></a>08084 <span class="comment"> * cvmx_gser#_pcs_lane_mode_ovrd</span>
<a name="l08085"></a>08085 <span class="comment"> *</span>
<a name="l08086"></a>08086 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l08087"></a>08087 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l08088"></a>08088 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l08089"></a>08089 <span class="comment"> */</span>
<a name="l08090"></a><a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html">08090</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html" title="cvmx_gser::_pcs_lane_mode_ovrd">cvmx_gserx_pcs_lane_mode_ovrd</a> {
<a name="l08091"></a><a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html#acbd3d35c09489577507542082c03aa90">08091</a>     uint64_t <a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html#acbd3d35c09489577507542082c03aa90">u64</a>;
<a name="l08092"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html">08092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html">cvmx_gserx_pcs_lane_mode_ovrd_s</a> {
<a name="l08093"></a>08093 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08094"></a>08094 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#af0d640e8702db8208e9b9a6e5c31c24f">reserved_10_63</a>               : 54;
<a name="l08095"></a>08095     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ad80d57dfd9acd375923c5dc21fd5c5a2">cfg_lane2_mode_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08096"></a>08096     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#afe0213fef263dc5c65e3da9fd31d26fc">cfg_lane2_mode_ovrrd_val</a>     : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08097"></a>08097     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ab134885972045e7f36cae3e23bbe0801">cfg_lane0_mode_ovrrd_en</a>      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08098"></a>08098     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#a83304bcdbd992af0d5b1c70c926cc2c8">cfg_lane0_mode_ovrrd_val</a>     : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08099"></a>08099 <span class="preprocessor">#else</span>
<a name="l08100"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#a83304bcdbd992af0d5b1c70c926cc2c8">08100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#a83304bcdbd992af0d5b1c70c926cc2c8">cfg_lane0_mode_ovrrd_val</a>     : 4;
<a name="l08101"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ab134885972045e7f36cae3e23bbe0801">08101</a>     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ab134885972045e7f36cae3e23bbe0801">cfg_lane0_mode_ovrrd_en</a>      : 1;
<a name="l08102"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#afe0213fef263dc5c65e3da9fd31d26fc">08102</a>     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#afe0213fef263dc5c65e3da9fd31d26fc">cfg_lane2_mode_ovrrd_val</a>     : 4;
<a name="l08103"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ad80d57dfd9acd375923c5dc21fd5c5a2">08103</a>     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#ad80d57dfd9acd375923c5dc21fd5c5a2">cfg_lane2_mode_ovrrd_en</a>      : 1;
<a name="l08104"></a><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#af0d640e8702db8208e9b9a6e5c31c24f">08104</a>     uint64_t <a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html#af0d640e8702db8208e9b9a6e5c31c24f">reserved_10_63</a>               : 54;
<a name="l08105"></a>08105 <span class="preprocessor">#endif</span>
<a name="l08106"></a>08106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html#a02637c7bb65ca01351bcd3109afcedd0">s</a>;
<a name="l08107"></a><a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html#a3d2540be05a199ab574a33bbc2641d33">08107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pcs__lane__mode__ovrd_1_1cvmx__gserx__pcs__lane__mode__ovrd__s.html">cvmx_gserx_pcs_lane_mode_ovrd_s</a> <a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html#a3d2540be05a199ab574a33bbc2641d33">cnf75xx</a>;
<a name="l08108"></a>08108 };
<a name="l08109"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4f12d9703db035eadc9aad428d3f8e8a">08109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html" title="cvmx_gser::_pcs_lane_mode_ovrd">cvmx_gserx_pcs_lane_mode_ovrd</a> <a class="code" href="unioncvmx__gserx__pcs__lane__mode__ovrd.html" title="cvmx_gser::_pcs_lane_mode_ovrd">cvmx_gserx_pcs_lane_mode_ovrd_t</a>;
<a name="l08110"></a>08110 <span class="comment"></span>
<a name="l08111"></a>08111 <span class="comment">/**</span>
<a name="l08112"></a>08112 <span class="comment"> * cvmx_gser#_phy#_idcode_hi</span>
<a name="l08113"></a>08113 <span class="comment"> *</span>
<a name="l08114"></a>08114 <span class="comment"> * PHY Version Hi.</span>
<a name="l08115"></a>08115 <span class="comment"> *</span>
<a name="l08116"></a>08116 <span class="comment"> */</span>
<a name="l08117"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html">08117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html" title="cvmx_gser::_phy::_idcode_hi">cvmx_gserx_phyx_idcode_hi</a> {
<a name="l08118"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#ab0a65f52ef3be9f47ebe136b7b7a947a">08118</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#ab0a65f52ef3be9f47ebe136b7b7a947a">u64</a>;
<a name="l08119"></a><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html">08119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html">cvmx_gserx_phyx_idcode_hi_s</a> {
<a name="l08120"></a>08120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08121"></a>08121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#aeb39b6c4d9f0c8d1d75b76a631f5336a">reserved_16_63</a>               : 48;
<a name="l08122"></a>08122     uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#ad8b8d683424bd6eec60b6110c7509210">idcode_hi</a>                    : 16; <span class="comment">/**&lt; The PHY version high. */</span>
<a name="l08123"></a>08123 <span class="preprocessor">#else</span>
<a name="l08124"></a><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#ad8b8d683424bd6eec60b6110c7509210">08124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#ad8b8d683424bd6eec60b6110c7509210">idcode_hi</a>                    : 16;
<a name="l08125"></a><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#aeb39b6c4d9f0c8d1d75b76a631f5336a">08125</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html#aeb39b6c4d9f0c8d1d75b76a631f5336a">reserved_16_63</a>               : 48;
<a name="l08126"></a>08126 <span class="preprocessor">#endif</span>
<a name="l08127"></a>08127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#a22204282196c50e0defe6f2d8f758db0">s</a>;
<a name="l08128"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#a8bfe41bd6fad1756051aab18f9ff9143">08128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html">cvmx_gserx_phyx_idcode_hi_s</a>    <a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#a8bfe41bd6fad1756051aab18f9ff9143">cn70xx</a>;
<a name="l08129"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#a00df93d147954ccdec4ebda1abf1d0a1">08129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__hi_1_1cvmx__gserx__phyx__idcode__hi__s.html">cvmx_gserx_phyx_idcode_hi_s</a>    <a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html#a00df93d147954ccdec4ebda1abf1d0a1">cn70xxp1</a>;
<a name="l08130"></a>08130 };
<a name="l08131"></a><a class="code" href="cvmx-gserx-defs_8h.html#a213d22e1155d9c920eb336b18166e52a">08131</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html" title="cvmx_gser::_phy::_idcode_hi">cvmx_gserx_phyx_idcode_hi</a> <a class="code" href="unioncvmx__gserx__phyx__idcode__hi.html" title="cvmx_gser::_phy::_idcode_hi">cvmx_gserx_phyx_idcode_hi_t</a>;
<a name="l08132"></a>08132 <span class="comment"></span>
<a name="l08133"></a>08133 <span class="comment">/**</span>
<a name="l08134"></a>08134 <span class="comment"> * cvmx_gser#_phy#_idcode_lo</span>
<a name="l08135"></a>08135 <span class="comment"> *</span>
<a name="l08136"></a>08136 <span class="comment"> * PHY Version Low.</span>
<a name="l08137"></a>08137 <span class="comment"> *</span>
<a name="l08138"></a>08138 <span class="comment"> */</span>
<a name="l08139"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html">08139</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html" title="cvmx_gser::_phy::_idcode_lo">cvmx_gserx_phyx_idcode_lo</a> {
<a name="l08140"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#aef2230a81edb48642489d292909981f8">08140</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#aef2230a81edb48642489d292909981f8">u64</a>;
<a name="l08141"></a><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html">08141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html">cvmx_gserx_phyx_idcode_lo_s</a> {
<a name="l08142"></a>08142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08143"></a>08143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#aa2e5895800936441c0466f8afc4010ea">reserved_16_63</a>               : 48;
<a name="l08144"></a>08144     uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#a2965f49bb4a3b8a6f717b1373dd9c399">idcode_lo</a>                    : 16; <span class="comment">/**&lt; The PHY version low. */</span>
<a name="l08145"></a>08145 <span class="preprocessor">#else</span>
<a name="l08146"></a><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#a2965f49bb4a3b8a6f717b1373dd9c399">08146</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#a2965f49bb4a3b8a6f717b1373dd9c399">idcode_lo</a>                    : 16;
<a name="l08147"></a><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#aa2e5895800936441c0466f8afc4010ea">08147</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html#aa2e5895800936441c0466f8afc4010ea">reserved_16_63</a>               : 48;
<a name="l08148"></a>08148 <span class="preprocessor">#endif</span>
<a name="l08149"></a>08149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#a353afabef0ca0336694eaeeafb05b2e8">s</a>;
<a name="l08150"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#ae502e72ae27b572da07330da4b086b16">08150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html">cvmx_gserx_phyx_idcode_lo_s</a>    <a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#ae502e72ae27b572da07330da4b086b16">cn70xx</a>;
<a name="l08151"></a><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#a52a6ebf558c0efb0571cda3caaa19ef7">08151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__idcode__lo_1_1cvmx__gserx__phyx__idcode__lo__s.html">cvmx_gserx_phyx_idcode_lo_s</a>    <a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html#a52a6ebf558c0efb0571cda3caaa19ef7">cn70xxp1</a>;
<a name="l08152"></a>08152 };
<a name="l08153"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9a6d19aa343019e9d5deda1f667432ac">08153</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html" title="cvmx_gser::_phy::_idcode_lo">cvmx_gserx_phyx_idcode_lo</a> <a class="code" href="unioncvmx__gserx__phyx__idcode__lo.html" title="cvmx_gser::_phy::_idcode_lo">cvmx_gserx_phyx_idcode_lo_t</a>;
<a name="l08154"></a>08154 <span class="comment"></span>
<a name="l08155"></a>08155 <span class="comment">/**</span>
<a name="l08156"></a>08156 <span class="comment"> * cvmx_gser#_phy#_lane0_loopback</span>
<a name="l08157"></a>08157 <span class="comment"> *</span>
<a name="l08158"></a>08158 <span class="comment"> * PHY Lane 0 Loopback Control.</span>
<a name="l08159"></a>08159 <span class="comment"> *</span>
<a name="l08160"></a>08160 <span class="comment"> */</span>
<a name="l08161"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html">08161</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html" title="cvmx_gser::_phy::_lane0_loopback">cvmx_gserx_phyx_lane0_loopback</a> {
<a name="l08162"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#ac7224bb1d9c4bd36e14833445ee0776f">08162</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#ac7224bb1d9c4bd36e14833445ee0776f">u64</a>;
<a name="l08163"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html">08163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html">cvmx_gserx_phyx_lane0_loopback_s</a> {
<a name="l08164"></a>08164 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08165"></a>08165 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a616fc9ed505856995cc79f2ff9581ee0">reserved_8_63</a>                : 56;
<a name="l08166"></a>08166     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a7ab927ed574cea77e81c34163bdc7913">ovrd_tx_lb</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08167"></a>08167     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a39894c1ff24a43820ae8baad1f6624a2">tx_lb_en_reg</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08168"></a>08168     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a4f46bf172be00af18eca13a0bb91dfb1">atb_vptx</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08169"></a>08169     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ae85ad8d77d8252c85b83b101835fa7aa">atb_vreg_tx</a>                  : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08170"></a>08170     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a78b062a7a739eb04423bdb841d63aa5c">atb_vdccp</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08171"></a>08171     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a5a2d85d47364ff9a9d25e2450c00111a">atb_vdccm</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08172"></a>08172     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ab260c53316582a99bc8f3721df4abca1">reserved_1_1</a>                 : 1;
<a name="l08173"></a>08173     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a49fa89564f797f0b295ca3fd8c807152">sel_pmix_clk</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08174"></a>08174 <span class="preprocessor">#else</span>
<a name="l08175"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a49fa89564f797f0b295ca3fd8c807152">08175</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a49fa89564f797f0b295ca3fd8c807152">sel_pmix_clk</a>                 : 1;
<a name="l08176"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ab260c53316582a99bc8f3721df4abca1">08176</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ab260c53316582a99bc8f3721df4abca1">reserved_1_1</a>                 : 1;
<a name="l08177"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a5a2d85d47364ff9a9d25e2450c00111a">08177</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a5a2d85d47364ff9a9d25e2450c00111a">atb_vdccm</a>                    : 1;
<a name="l08178"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a78b062a7a739eb04423bdb841d63aa5c">08178</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a78b062a7a739eb04423bdb841d63aa5c">atb_vdccp</a>                    : 1;
<a name="l08179"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ae85ad8d77d8252c85b83b101835fa7aa">08179</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#ae85ad8d77d8252c85b83b101835fa7aa">atb_vreg_tx</a>                  : 1;
<a name="l08180"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a4f46bf172be00af18eca13a0bb91dfb1">08180</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a4f46bf172be00af18eca13a0bb91dfb1">atb_vptx</a>                     : 1;
<a name="l08181"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a39894c1ff24a43820ae8baad1f6624a2">08181</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a39894c1ff24a43820ae8baad1f6624a2">tx_lb_en_reg</a>                 : 1;
<a name="l08182"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a7ab927ed574cea77e81c34163bdc7913">08182</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a7ab927ed574cea77e81c34163bdc7913">ovrd_tx_lb</a>                   : 1;
<a name="l08183"></a><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a616fc9ed505856995cc79f2ff9581ee0">08183</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html#a616fc9ed505856995cc79f2ff9581ee0">reserved_8_63</a>                : 56;
<a name="l08184"></a>08184 <span class="preprocessor">#endif</span>
<a name="l08185"></a>08185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#a5ac85a9a9e2456960cb6ef6247fef2fc">s</a>;
<a name="l08186"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#ac8824e457c83705458076e7b61bb5f4f">08186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html">cvmx_gserx_phyx_lane0_loopback_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#ac8824e457c83705458076e7b61bb5f4f">cn70xx</a>;
<a name="l08187"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#a4169fed459e7caca3b07496b5bedc0b0">08187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__loopback_1_1cvmx__gserx__phyx__lane0__loopback__s.html">cvmx_gserx_phyx_lane0_loopback_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html#a4169fed459e7caca3b07496b5bedc0b0">cn70xxp1</a>;
<a name="l08188"></a>08188 };
<a name="l08189"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5a0e1ffc456c9db3104c03ba993a6e21">08189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html" title="cvmx_gser::_phy::_lane0_loopback">cvmx_gserx_phyx_lane0_loopback</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__loopback.html" title="cvmx_gser::_phy::_lane0_loopback">cvmx_gserx_phyx_lane0_loopback_t</a>;
<a name="l08190"></a>08190 <span class="comment"></span>
<a name="l08191"></a>08191 <span class="comment">/**</span>
<a name="l08192"></a>08192 <span class="comment"> * cvmx_gser#_phy#_lane0_rx_lbert_ctl</span>
<a name="l08193"></a>08193 <span class="comment"> *</span>
<a name="l08194"></a>08194 <span class="comment"> * PHY LANE0 RX LBERT Control.</span>
<a name="l08195"></a>08195 <span class="comment"> *</span>
<a name="l08196"></a>08196 <span class="comment"> */</span>
<a name="l08197"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html">08197</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_rx_lbert_ctl">cvmx_gserx_phyx_lane0_rx_lbert_ctl</a> {
<a name="l08198"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#aa513c40d838d37526896325233f51702">08198</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#aa513c40d838d37526896325233f51702">u64</a>;
<a name="l08199"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html">08199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_rx_lbert_ctl_s</a> {
<a name="l08200"></a>08200 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08201"></a>08201 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#aabd6b95174db5583a4b5349a92d3497d">reserved_5_63</a>                : 59;
<a name="l08202"></a>08202     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#ade57a40e2ef9eabfbbaf1c76e719d63e">sync</a>                         : 1;  <span class="comment">/**&lt; Synchronizes pattern matcher with incoming data.  A write of a 1</span>
<a name="l08203"></a>08203 <span class="comment">                                                         to this bit resets the error counter and starts a synchronization of</span>
<a name="l08204"></a>08204 <span class="comment">                                                         the PM.  Once this bit is set, there is no need to write the field back</span>
<a name="l08205"></a>08205 <span class="comment">                                                         to a zero. */</span>
<a name="l08206"></a>08206     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#adc7c873f0683e0a8cce860f12f82c031">mode</a>                         : 4;  <span class="comment">/**&lt; Pattern to match.  When changing modes, the field must be set to zero</span>
<a name="l08207"></a>08207 <span class="comment">                                                          first.  This field should match what was configured for the TX LBERT</span>
<a name="l08208"></a>08208 <span class="comment">                                                          Control register.</span>
<a name="l08209"></a>08209 <span class="comment">                                                         - 0: disabled</span>
<a name="l08210"></a>08210 <span class="comment">                                                         - 1: lfsr31     X^31 + X^28 + 1</span>
<a name="l08211"></a>08211 <span class="comment">                                                         - 2: lfsr23     X^23 + X^18 + 1</span>
<a name="l08212"></a>08212 <span class="comment">                                                         - 3: lfsr15     X^15 + X^14 + 1</span>
<a name="l08213"></a>08213 <span class="comment">                                                         - 4: lfsr7      X^7 + X^6 + 1</span>
<a name="l08214"></a>08214 <span class="comment">                                                         - 5: d[n] = d[n-10]</span>
<a name="l08215"></a>08215 <span class="comment">                                                         - 6: d[n] = !d[n-10]</span>
<a name="l08216"></a>08216 <span class="comment">                                                         - 7: d[n] = !d[n-20]</span>
<a name="l08217"></a>08217 <span class="comment">                                                          - 15-8: Reserved. */</span>
<a name="l08218"></a>08218 <span class="preprocessor">#else</span>
<a name="l08219"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#adc7c873f0683e0a8cce860f12f82c031">08219</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#adc7c873f0683e0a8cce860f12f82c031">mode</a>                         : 4;
<a name="l08220"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#ade57a40e2ef9eabfbbaf1c76e719d63e">08220</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#ade57a40e2ef9eabfbbaf1c76e719d63e">sync</a>                         : 1;
<a name="l08221"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#aabd6b95174db5583a4b5349a92d3497d">08221</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html#aabd6b95174db5583a4b5349a92d3497d">reserved_5_63</a>                : 59;
<a name="l08222"></a>08222 <span class="preprocessor">#endif</span>
<a name="l08223"></a>08223 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#a94bcf04fa1ed7a912d13a120c797a3e7">s</a>;
<a name="l08224"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#ab9a754df0269c4df9f73774166cdd3d2">08224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_rx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#ab9a754df0269c4df9f73774166cdd3d2">cn70xx</a>;
<a name="l08225"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#a5d1fbb832adc46ab600a62c28cd82324">08225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_rx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html#a5d1fbb832adc46ab600a62c28cd82324">cn70xxp1</a>;
<a name="l08226"></a>08226 };
<a name="l08227"></a><a class="code" href="cvmx-gserx-defs_8h.html#a219b06a2c4265738d9f8d399f6319c82">08227</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_rx_lbert_ctl">cvmx_gserx_phyx_lane0_rx_lbert_ctl</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_rx_lbert_ctl">cvmx_gserx_phyx_lane0_rx_lbert_ctl_t</a>;
<a name="l08228"></a>08228 <span class="comment"></span>
<a name="l08229"></a>08229 <span class="comment">/**</span>
<a name="l08230"></a>08230 <span class="comment"> * cvmx_gser#_phy#_lane0_rx_lbert_err</span>
<a name="l08231"></a>08231 <span class="comment"> *</span>
<a name="l08232"></a>08232 <span class="comment"> * PHY LANE0 RX LBERT Error.</span>
<a name="l08233"></a>08233 <span class="comment"> * A read of this register, or a SYNC from the RX LBERT Control register</span>
<a name="l08234"></a>08234 <span class="comment"> * resets the error count.  If all bits in this regisert are set, the</span>
<a name="l08235"></a>08235 <span class="comment"> * error counter has saturated.</span>
<a name="l08236"></a>08236 <span class="comment"> */</span>
<a name="l08237"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html">08237</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html" title="cvmx_gser::_phy::_lane0_rx_lbert_err">cvmx_gserx_phyx_lane0_rx_lbert_err</a> {
<a name="l08238"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#ae601c0a0128a46dba540aafe3512b60e">08238</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#ae601c0a0128a46dba540aafe3512b60e">u64</a>;
<a name="l08239"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html">08239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html">cvmx_gserx_phyx_lane0_rx_lbert_err_s</a> {
<a name="l08240"></a>08240 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08241"></a>08241 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a3dc614745435ecc74e9503612e815b44">reserved_16_63</a>               : 48;
<a name="l08242"></a>08242     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a810c6a8651723270bd18eda5d7ed715b">ov14</a>                         : 1;  <span class="comment">/**&lt; If this bit is set, and COUNT[15] is also set, signals a overflow of counter. */</span>
<a name="l08243"></a>08243     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a57f7e69e331e7fae45088f257b0cda3d">count</a>                        : 15; <span class="comment">/**&lt; Current error count if OV14 field is active, then multiply count</span>
<a name="l08244"></a>08244 <span class="comment">                                                         by 128 to get the actual count. */</span>
<a name="l08245"></a>08245 <span class="preprocessor">#else</span>
<a name="l08246"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a57f7e69e331e7fae45088f257b0cda3d">08246</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a57f7e69e331e7fae45088f257b0cda3d">count</a>                        : 15;
<a name="l08247"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a810c6a8651723270bd18eda5d7ed715b">08247</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a810c6a8651723270bd18eda5d7ed715b">ov14</a>                         : 1;
<a name="l08248"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a3dc614745435ecc74e9503612e815b44">08248</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html#a3dc614745435ecc74e9503612e815b44">reserved_16_63</a>               : 48;
<a name="l08249"></a>08249 <span class="preprocessor">#endif</span>
<a name="l08250"></a>08250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#af948451b949510cec9ad1d00bbb47a24">s</a>;
<a name="l08251"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#affaddb87efd5c68c5501a88c59af8c52">08251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html">cvmx_gserx_phyx_lane0_rx_lbert_err_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#affaddb87efd5c68c5501a88c59af8c52">cn70xx</a>;
<a name="l08252"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#afd0c6ebda108c6984ae85cfed8f2fe12">08252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__lbert__err_1_1cvmx__gserx__phyx__lane0__rx__lbert__err__s.html">cvmx_gserx_phyx_lane0_rx_lbert_err_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html#afd0c6ebda108c6984ae85cfed8f2fe12">cn70xxp1</a>;
<a name="l08253"></a>08253 };
<a name="l08254"></a><a class="code" href="cvmx-gserx-defs_8h.html#a428a66bbeb3bcf54315b906e9d3a11ae">08254</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html" title="cvmx_gser::_phy::_lane0_rx_lbert_err">cvmx_gserx_phyx_lane0_rx_lbert_err</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__lbert__err.html" title="cvmx_gser::_phy::_lane0_rx_lbert_err">cvmx_gserx_phyx_lane0_rx_lbert_err_t</a>;
<a name="l08255"></a>08255 <span class="comment"></span>
<a name="l08256"></a>08256 <span class="comment">/**</span>
<a name="l08257"></a>08257 <span class="comment"> * cvmx_gser#_phy#_lane0_rx_ovrd_in_lo</span>
<a name="l08258"></a>08258 <span class="comment"> *</span>
<a name="l08259"></a>08259 <span class="comment"> * PHY LANE0 TX Override Input Low</span>
<a name="l08260"></a>08260 <span class="comment"> *</span>
<a name="l08261"></a>08261 <span class="comment"> */</span>
<a name="l08262"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html">08262</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_rx_ovrd_in_lo">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo</a> {
<a name="l08263"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#a2bf96d3929e0d662ca533a405bbe5373">08263</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#a2bf96d3929e0d662ca533a405bbe5373">u64</a>;
<a name="l08264"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html">08264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo_s</a> {
<a name="l08265"></a>08265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08266"></a>08266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a781024ab357a2ec4be29c285d8c99ee9">reserved_14_63</a>               : 50;
<a name="l08267"></a>08267     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a68d26cb0d9d256b77675422db60baacc">rx_los_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08268"></a>08268     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a2b50b10113fd2bd25b44122cd534db12">rx_los_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08269"></a>08269     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abaacbbb76f64778b3104cd345e8a4156">rx_term_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08270"></a>08270     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abceda34a714c55fbb4753402fb27f5ae">rx_term_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08271"></a>08271     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#afcac285125e91eaec29db1eb4fe4ea6f">rx_bit_shift_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08272"></a>08272     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aaa0b8a8c85b35b1a4a22bda1f4aef76e">rx_bit_shift_en</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08273"></a>08273     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a24727d9fe15f0395b585cbf9f0e67f03">rx_align_en_ovrd</a>             : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08274"></a>08274     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ae43d934041b13a86b1e5a2db93bc737f">rx_align_en</a>                  : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08275"></a>08275     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a37b811492d8d1fd60b8de3b41db293bd">rx_data_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08276"></a>08276     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a9e479bcb8173a9939c592267ea499d2c">rx_data_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08277"></a>08277     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aed42db6a346d2f26843aedecb6752018">rx_pll_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08278"></a>08278     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a8ce3932a83d0b68ba9a66d83a86859b5">rx_pll_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08279"></a>08279     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ac1188ab59108aa3db3d1cfc2eb34b2a9">rx_invert_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08280"></a>08280     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a62a171495cd0d7d7a17ecd0804131ecd">rx_invert</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08281"></a>08281 <span class="preprocessor">#else</span>
<a name="l08282"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a62a171495cd0d7d7a17ecd0804131ecd">08282</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a62a171495cd0d7d7a17ecd0804131ecd">rx_invert</a>                    : 1;
<a name="l08283"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ac1188ab59108aa3db3d1cfc2eb34b2a9">08283</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ac1188ab59108aa3db3d1cfc2eb34b2a9">rx_invert_ovrd</a>               : 1;
<a name="l08284"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a8ce3932a83d0b68ba9a66d83a86859b5">08284</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a8ce3932a83d0b68ba9a66d83a86859b5">rx_pll_en</a>                    : 1;
<a name="l08285"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aed42db6a346d2f26843aedecb6752018">08285</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aed42db6a346d2f26843aedecb6752018">rx_pll_en_ovrd</a>               : 1;
<a name="l08286"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a9e479bcb8173a9939c592267ea499d2c">08286</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a9e479bcb8173a9939c592267ea499d2c">rx_data_en</a>                   : 1;
<a name="l08287"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a37b811492d8d1fd60b8de3b41db293bd">08287</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a37b811492d8d1fd60b8de3b41db293bd">rx_data_en_ovrd</a>              : 1;
<a name="l08288"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ae43d934041b13a86b1e5a2db93bc737f">08288</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#ae43d934041b13a86b1e5a2db93bc737f">rx_align_en</a>                  : 1;
<a name="l08289"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a24727d9fe15f0395b585cbf9f0e67f03">08289</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a24727d9fe15f0395b585cbf9f0e67f03">rx_align_en_ovrd</a>             : 1;
<a name="l08290"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aaa0b8a8c85b35b1a4a22bda1f4aef76e">08290</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#aaa0b8a8c85b35b1a4a22bda1f4aef76e">rx_bit_shift_en</a>              : 1;
<a name="l08291"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#afcac285125e91eaec29db1eb4fe4ea6f">08291</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#afcac285125e91eaec29db1eb4fe4ea6f">rx_bit_shift_ovrd</a>            : 1;
<a name="l08292"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abceda34a714c55fbb4753402fb27f5ae">08292</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abceda34a714c55fbb4753402fb27f5ae">rx_term_en</a>                   : 1;
<a name="l08293"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abaacbbb76f64778b3104cd345e8a4156">08293</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#abaacbbb76f64778b3104cd345e8a4156">rx_term_en_ovrd</a>              : 1;
<a name="l08294"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a2b50b10113fd2bd25b44122cd534db12">08294</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a2b50b10113fd2bd25b44122cd534db12">rx_los_en</a>                    : 1;
<a name="l08295"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a68d26cb0d9d256b77675422db60baacc">08295</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a68d26cb0d9d256b77675422db60baacc">rx_los_en_ovrd</a>               : 1;
<a name="l08296"></a><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a781024ab357a2ec4be29c285d8c99ee9">08296</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html#a781024ab357a2ec4be29c285d8c99ee9">reserved_14_63</a>               : 50;
<a name="l08297"></a>08297 <span class="preprocessor">#endif</span>
<a name="l08298"></a>08298 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#a755c41d91070cc3cdfd90c75199f05bb">s</a>;
<a name="l08299"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#ab07496623de7657728cab098017868df">08299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#ab07496623de7657728cab098017868df">cn70xx</a>;
<a name="l08300"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#aaa91fa6c771532ebbce57f79c04303f3">08300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html#aaa91fa6c771532ebbce57f79c04303f3">cn70xxp1</a>;
<a name="l08301"></a>08301 };
<a name="l08302"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaeb5433733d13efda29460094c991f01">08302</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_rx_ovrd_in_lo">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_rx_ovrd_in_lo">cvmx_gserx_phyx_lane0_rx_ovrd_in_lo_t</a>;
<a name="l08303"></a>08303 <span class="comment"></span>
<a name="l08304"></a>08304 <span class="comment">/**</span>
<a name="l08305"></a>08305 <span class="comment"> * cvmx_gser#_phy#_lane0_tx_lbert_ctl</span>
<a name="l08306"></a>08306 <span class="comment"> *</span>
<a name="l08307"></a>08307 <span class="comment"> * PHY LANE0 TX LBERT Control.</span>
<a name="l08308"></a>08308 <span class="comment"> *</span>
<a name="l08309"></a>08309 <span class="comment"> */</span>
<a name="l08310"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html">08310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_tx_lbert_ctl">cvmx_gserx_phyx_lane0_tx_lbert_ctl</a> {
<a name="l08311"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a24c56f9c9e0ccf60620b14983451d50e">08311</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a24c56f9c9e0ccf60620b14983451d50e">u64</a>;
<a name="l08312"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html">08312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_tx_lbert_ctl_s</a> {
<a name="l08313"></a>08313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08314"></a>08314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a0c24a60a90129c32ea8b05f7202ecfa8">reserved_15_63</a>               : 49;
<a name="l08315"></a>08315     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#ae84e3c14969632ca67b9310b5185ad28">pat0</a>                         : 10; <span class="comment">/**&lt; 10-bit pattern for modes that use this field.  Ignored for</span>
<a name="l08316"></a>08316 <span class="comment">                                                         other modes. */</span>
<a name="l08317"></a>08317     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a69e83c5cc0ff58863f914fbb0b38ed36">trig_err</a>                     : 1;  <span class="comment">/**&lt; Single shot inversion of the LSB of the current symbol.</span>
<a name="l08318"></a>08318 <span class="comment">                                                         Any write of 1 to this bit will insert an error. */</span>
<a name="l08319"></a>08319     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#aaccea086e707a4ca6068e2a39d8ba90c">mode</a>                         : 4;  <span class="comment">/**&lt; Pattern to generate.  When changing modes, the field must be set to zero</span>
<a name="l08320"></a>08320 <span class="comment">                                                          first.</span>
<a name="l08321"></a>08321 <span class="comment">                                                         - 0: disabled</span>
<a name="l08322"></a>08322 <span class="comment">                                                         - 1: lfsr31     X^31 + X^28 + 1</span>
<a name="l08323"></a>08323 <span class="comment">                                                         - 2: lfsr23     X^23 + X^18 + 1</span>
<a name="l08324"></a>08324 <span class="comment">                                                         - 3: lfsr15     X^15 + X^14 + 1</span>
<a name="l08325"></a>08325 <span class="comment">                                                         - 4: lfsr7      X^7 + X^6 + 1</span>
<a name="l08326"></a>08326 <span class="comment">                                                         - 5: Fixed word (PAT0)</span>
<a name="l08327"></a>08327 <span class="comment">                                                         - 6: DC-balanced word (PAT0, ~PAT0)</span>
<a name="l08328"></a>08328 <span class="comment">                                                         - 7: Word pattern (20-bit)</span>
<a name="l08329"></a>08329 <span class="comment">                                                          - 15-8: Reserved. */</span>
<a name="l08330"></a>08330 <span class="preprocessor">#else</span>
<a name="l08331"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#aaccea086e707a4ca6068e2a39d8ba90c">08331</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#aaccea086e707a4ca6068e2a39d8ba90c">mode</a>                         : 4;
<a name="l08332"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a69e83c5cc0ff58863f914fbb0b38ed36">08332</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a69e83c5cc0ff58863f914fbb0b38ed36">trig_err</a>                     : 1;
<a name="l08333"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#ae84e3c14969632ca67b9310b5185ad28">08333</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#ae84e3c14969632ca67b9310b5185ad28">pat0</a>                         : 10;
<a name="l08334"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a0c24a60a90129c32ea8b05f7202ecfa8">08334</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html#a0c24a60a90129c32ea8b05f7202ecfa8">reserved_15_63</a>               : 49;
<a name="l08335"></a>08335 <span class="preprocessor">#endif</span>
<a name="l08336"></a>08336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a56fa3e829a852a84e667a15298fce82a">s</a>;
<a name="l08337"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a76001c7e6ef0cc955e8a9f695b97a2aa">08337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_tx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a76001c7e6ef0cc955e8a9f695b97a2aa">cn70xx</a>;
<a name="l08338"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a784fc283e8621642ce55e9f140fcda8f">08338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane0__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane0_tx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html#a784fc283e8621642ce55e9f140fcda8f">cn70xxp1</a>;
<a name="l08339"></a>08339 };
<a name="l08340"></a><a class="code" href="cvmx-gserx-defs_8h.html#af38402043fa038a5aca19b445e486f1a">08340</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_tx_lbert_ctl">cvmx_gserx_phyx_lane0_tx_lbert_ctl</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane0_tx_lbert_ctl">cvmx_gserx_phyx_lane0_tx_lbert_ctl_t</a>;
<a name="l08341"></a>08341 <span class="comment"></span>
<a name="l08342"></a>08342 <span class="comment">/**</span>
<a name="l08343"></a>08343 <span class="comment"> * cvmx_gser#_phy#_lane0_tx_ovrd_in_hi</span>
<a name="l08344"></a>08344 <span class="comment"> *</span>
<a name="l08345"></a>08345 <span class="comment"> * PHY LANE0 TX Override Input High</span>
<a name="l08346"></a>08346 <span class="comment"> *</span>
<a name="l08347"></a>08347 <span class="comment"> */</span>
<a name="l08348"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html">08348</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_hi">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi</a> {
<a name="l08349"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#ac0502489f4b9f67e278080b7023f81eb">08349</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#ac0502489f4b9f67e278080b7023f81eb">u64</a>;
<a name="l08350"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html">08350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi_s</a> {
<a name="l08351"></a>08351 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08352"></a>08352 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a6487ba7a593ba657f91b881ea7d6b913">reserved_10_63</a>               : 54;
<a name="l08353"></a>08353     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#adf6e3fe5af58044e97ad75bf0c291b14">tx_vboost_en_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08354"></a>08354     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#af12e6d230d6d42c90bca9d0587d249a2">tx_vboost_en</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08355"></a>08355     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a30fc48ce97597c54ae8e9795da5a5605">tx_reset_ovrd</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08356"></a>08356     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a3d63f6253f2bbf4c2163334a4258f3f5">tx_reset</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08357"></a>08357     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ae3d5300adb7dfa0cac452e3935923b3b">tx_nyquist_data</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08358"></a>08358     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#add885c7cd4edeee878b7dbf590709e85">tx_clk_out_en_ovrd</a>           : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08359"></a>08359     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a68d62c31f4d1805a37ef0fc01237422e">tx_clk_out_en</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08360"></a>08360     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ac74dd5b18f98689ce00d046a9481444c">tx_rate_ovrd</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08361"></a>08361     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a9c4b5c34be06a03d3f1e8689fa93a6ba">tx_rate</a>                      : 2;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08362"></a>08362 <span class="preprocessor">#else</span>
<a name="l08363"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a9c4b5c34be06a03d3f1e8689fa93a6ba">08363</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a9c4b5c34be06a03d3f1e8689fa93a6ba">tx_rate</a>                      : 2;
<a name="l08364"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ac74dd5b18f98689ce00d046a9481444c">08364</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ac74dd5b18f98689ce00d046a9481444c">tx_rate_ovrd</a>                 : 1;
<a name="l08365"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a68d62c31f4d1805a37ef0fc01237422e">08365</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a68d62c31f4d1805a37ef0fc01237422e">tx_clk_out_en</a>                : 1;
<a name="l08366"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#add885c7cd4edeee878b7dbf590709e85">08366</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#add885c7cd4edeee878b7dbf590709e85">tx_clk_out_en_ovrd</a>           : 1;
<a name="l08367"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ae3d5300adb7dfa0cac452e3935923b3b">08367</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#ae3d5300adb7dfa0cac452e3935923b3b">tx_nyquist_data</a>              : 1;
<a name="l08368"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a3d63f6253f2bbf4c2163334a4258f3f5">08368</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a3d63f6253f2bbf4c2163334a4258f3f5">tx_reset</a>                     : 1;
<a name="l08369"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a30fc48ce97597c54ae8e9795da5a5605">08369</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a30fc48ce97597c54ae8e9795da5a5605">tx_reset_ovrd</a>                : 1;
<a name="l08370"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#af12e6d230d6d42c90bca9d0587d249a2">08370</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#af12e6d230d6d42c90bca9d0587d249a2">tx_vboost_en</a>                 : 1;
<a name="l08371"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#adf6e3fe5af58044e97ad75bf0c291b14">08371</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#adf6e3fe5af58044e97ad75bf0c291b14">tx_vboost_en_ovrd</a>            : 1;
<a name="l08372"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a6487ba7a593ba657f91b881ea7d6b913">08372</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html#a6487ba7a593ba657f91b881ea7d6b913">reserved_10_63</a>               : 54;
<a name="l08373"></a>08373 <span class="preprocessor">#endif</span>
<a name="l08374"></a>08374 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#af86a8e01034cea257232bfd41a71e488">s</a>;
<a name="l08375"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#a49ba27878535ab27d9a56040569eaa4f">08375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#a49ba27878535ab27d9a56040569eaa4f">cn70xx</a>;
<a name="l08376"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#a76825d3e692193e203e015ae88eebe4b">08376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html#a76825d3e692193e203e015ae88eebe4b">cn70xxp1</a>;
<a name="l08377"></a>08377 };
<a name="l08378"></a><a class="code" href="cvmx-gserx-defs_8h.html#a19c4b8f0a583c9e00745d7ba1b43baa2">08378</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_hi">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_hi">cvmx_gserx_phyx_lane0_tx_ovrd_in_hi_t</a>;
<a name="l08379"></a>08379 <span class="comment"></span>
<a name="l08380"></a>08380 <span class="comment">/**</span>
<a name="l08381"></a>08381 <span class="comment"> * cvmx_gser#_phy#_lane0_tx_ovrd_in_lo</span>
<a name="l08382"></a>08382 <span class="comment"> *</span>
<a name="l08383"></a>08383 <span class="comment"> * PHY LANE0 TX Override Input Low</span>
<a name="l08384"></a>08384 <span class="comment"> *</span>
<a name="l08385"></a>08385 <span class="comment"> */</span>
<a name="l08386"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html">08386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_lo">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo</a> {
<a name="l08387"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#ac8f0a6c13c0b5cd97fc6902806a28374">08387</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#ac8f0a6c13c0b5cd97fc6902806a28374">u64</a>;
<a name="l08388"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html">08388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo_s</a> {
<a name="l08389"></a>08389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08390"></a>08390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#adfdd0e262605e59b73e040f41322da54">reserved_12_63</a>               : 52;
<a name="l08391"></a>08391     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a7f023cb9416410f2d6aa98764cb74fa0">tx_beacon_en_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08392"></a>08392     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a054adb5fa918b407efa4736c300796a3">tx_beacon_en</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08393"></a>08393     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ae3a8bf6f17cec21ad65e08a7da999bd8">tx_cm_en_ovrd</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08394"></a>08394     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a3340e774d40347958b549c56bcbd8f84">tx_cm_en</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08395"></a>08395     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a67061d4e6fdbaca85775a5c43edcc01f">tx_en_ovrd</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08396"></a>08396     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a64a2ae1ef4535780f6ee25bd9c92b6d5">tx_en</a>                        : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08397"></a>08397     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a9e830ebb303f44a96c5c5633e43cc2f9">tx_data_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08398"></a>08398     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ade225c7a0ecbe20dfc270587d0c1282b">tx_data_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08399"></a>08399     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a6bcc8bba4e574dd03d6991843e9de73a">tx_invert_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08400"></a>08400     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac33b8373532d2cee9dbaf24974ee3d44">tx_invert</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08401"></a>08401     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac69edf66ba141932496966784411bcdd">loopbk_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08402"></a>08402     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a0cbcca8059fb5d89da5c51d2ccec739e">loopbk_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08403"></a>08403 <span class="preprocessor">#else</span>
<a name="l08404"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a0cbcca8059fb5d89da5c51d2ccec739e">08404</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a0cbcca8059fb5d89da5c51d2ccec739e">loopbk_en</a>                    : 1;
<a name="l08405"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac69edf66ba141932496966784411bcdd">08405</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac69edf66ba141932496966784411bcdd">loopbk_en_ovrd</a>               : 1;
<a name="l08406"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac33b8373532d2cee9dbaf24974ee3d44">08406</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ac33b8373532d2cee9dbaf24974ee3d44">tx_invert</a>                    : 1;
<a name="l08407"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a6bcc8bba4e574dd03d6991843e9de73a">08407</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a6bcc8bba4e574dd03d6991843e9de73a">tx_invert_ovrd</a>               : 1;
<a name="l08408"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ade225c7a0ecbe20dfc270587d0c1282b">08408</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ade225c7a0ecbe20dfc270587d0c1282b">tx_data_en</a>                   : 1;
<a name="l08409"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a9e830ebb303f44a96c5c5633e43cc2f9">08409</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a9e830ebb303f44a96c5c5633e43cc2f9">tx_data_en_ovrd</a>              : 1;
<a name="l08410"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a64a2ae1ef4535780f6ee25bd9c92b6d5">08410</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a64a2ae1ef4535780f6ee25bd9c92b6d5">tx_en</a>                        : 1;
<a name="l08411"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a67061d4e6fdbaca85775a5c43edcc01f">08411</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a67061d4e6fdbaca85775a5c43edcc01f">tx_en_ovrd</a>                   : 1;
<a name="l08412"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a3340e774d40347958b549c56bcbd8f84">08412</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a3340e774d40347958b549c56bcbd8f84">tx_cm_en</a>                     : 1;
<a name="l08413"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ae3a8bf6f17cec21ad65e08a7da999bd8">08413</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#ae3a8bf6f17cec21ad65e08a7da999bd8">tx_cm_en_ovrd</a>                : 1;
<a name="l08414"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a054adb5fa918b407efa4736c300796a3">08414</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a054adb5fa918b407efa4736c300796a3">tx_beacon_en</a>                 : 1;
<a name="l08415"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a7f023cb9416410f2d6aa98764cb74fa0">08415</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#a7f023cb9416410f2d6aa98764cb74fa0">tx_beacon_en_ovrd</a>            : 1;
<a name="l08416"></a><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#adfdd0e262605e59b73e040f41322da54">08416</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html#adfdd0e262605e59b73e040f41322da54">reserved_12_63</a>               : 52;
<a name="l08417"></a>08417 <span class="preprocessor">#endif</span>
<a name="l08418"></a>08418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#ae030425da6c9a8023503d9bcf0a3851a">s</a>;
<a name="l08419"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#a68ad66678ffa48c9fbbf65b903d18400">08419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#a68ad66678ffa48c9fbbf65b903d18400">cn70xx</a>;
<a name="l08420"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#ae81f4971cbc6ed7ee1ad9c2df3c626eb">08420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane0__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html#ae81f4971cbc6ed7ee1ad9c2df3c626eb">cn70xxp1</a>;
<a name="l08421"></a>08421 };
<a name="l08422"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae1d111ca09429720cf8f0c5dde72b441">08422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_lo">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane0_tx_ovrd_in_lo">cvmx_gserx_phyx_lane0_tx_ovrd_in_lo_t</a>;
<a name="l08423"></a>08423 <span class="comment"></span>
<a name="l08424"></a>08424 <span class="comment">/**</span>
<a name="l08425"></a>08425 <span class="comment"> * cvmx_gser#_phy#_lane0_txdebug</span>
<a name="l08426"></a>08426 <span class="comment"> *</span>
<a name="l08427"></a>08427 <span class="comment"> * PHY LANE0 TX DEBUG.</span>
<a name="l08428"></a>08428 <span class="comment"> *</span>
<a name="l08429"></a>08429 <span class="comment"> */</span>
<a name="l08430"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html">08430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html" title="cvmx_gser::_phy::_lane0_txdebug">cvmx_gserx_phyx_lane0_txdebug</a> {
<a name="l08431"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a09330ad6839ec377fecc5dabb91e4fb7">08431</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a09330ad6839ec377fecc5dabb91e4fb7">u64</a>;
<a name="l08432"></a><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html">08432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html">cvmx_gserx_phyx_lane0_txdebug_s</a> {
<a name="l08433"></a>08433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08434"></a>08434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#ae6fb1fa3e4a6f352239507b17a33a7b1">reserved_12_63</a>               : 52;
<a name="l08435"></a>08435     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a33b67f1cc2bddf359c06980472ed642e">rxdet_meas_time</a>              : 8;  <span class="comment">/**&lt; Time to wait for rxdet measurement. */</span>
<a name="l08436"></a>08436     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#aa2bf5a138d8a6f5a5b1d26303713c72a">detrx_always</a>                 : 1;  <span class="comment">/**&lt; Always signals 1 for rx_detect ignoring analog. */</span>
<a name="l08437"></a>08437     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a73568aa60193cee99c2a46d4772ffb19">dtb_sel</a>                      : 3;  <span class="comment">/**&lt; Selects data to drive on the DTB. */</span>
<a name="l08438"></a>08438 <span class="preprocessor">#else</span>
<a name="l08439"></a><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a73568aa60193cee99c2a46d4772ffb19">08439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a73568aa60193cee99c2a46d4772ffb19">dtb_sel</a>                      : 3;
<a name="l08440"></a><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#aa2bf5a138d8a6f5a5b1d26303713c72a">08440</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#aa2bf5a138d8a6f5a5b1d26303713c72a">detrx_always</a>                 : 1;
<a name="l08441"></a><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a33b67f1cc2bddf359c06980472ed642e">08441</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#a33b67f1cc2bddf359c06980472ed642e">rxdet_meas_time</a>              : 8;
<a name="l08442"></a><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#ae6fb1fa3e4a6f352239507b17a33a7b1">08442</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html#ae6fb1fa3e4a6f352239507b17a33a7b1">reserved_12_63</a>               : 52;
<a name="l08443"></a>08443 <span class="preprocessor">#endif</span>
<a name="l08444"></a>08444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#aceac934c62c033a21f4568e4be713d9d">s</a>;
<a name="l08445"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a0771d44c50592bc1c83464e4cd3bb35f">08445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html">cvmx_gserx_phyx_lane0_txdebug_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a0771d44c50592bc1c83464e4cd3bb35f">cn70xx</a>;
<a name="l08446"></a><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a8d8294f17817ef7fc5123c99d34f7c40">08446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane0__txdebug_1_1cvmx__gserx__phyx__lane0__txdebug__s.html">cvmx_gserx_phyx_lane0_txdebug_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html#a8d8294f17817ef7fc5123c99d34f7c40">cn70xxp1</a>;
<a name="l08447"></a>08447 };
<a name="l08448"></a><a class="code" href="cvmx-gserx-defs_8h.html#a12b1a53f4bb07d3dfbe36c960c48b59e">08448</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html" title="cvmx_gser::_phy::_lane0_txdebug">cvmx_gserx_phyx_lane0_txdebug</a> <a class="code" href="unioncvmx__gserx__phyx__lane0__txdebug.html" title="cvmx_gser::_phy::_lane0_txdebug">cvmx_gserx_phyx_lane0_txdebug_t</a>;
<a name="l08449"></a>08449 <span class="comment"></span>
<a name="l08450"></a>08450 <span class="comment">/**</span>
<a name="l08451"></a>08451 <span class="comment"> * cvmx_gser#_phy#_lane1_loopback</span>
<a name="l08452"></a>08452 <span class="comment"> *</span>
<a name="l08453"></a>08453 <span class="comment"> * PHY Lane 1 Loopback Control.</span>
<a name="l08454"></a>08454 <span class="comment"> *</span>
<a name="l08455"></a>08455 <span class="comment"> */</span>
<a name="l08456"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html">08456</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html" title="cvmx_gser::_phy::_lane1_loopback">cvmx_gserx_phyx_lane1_loopback</a> {
<a name="l08457"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a24fe1607122fb63205e7bb0860b710ff">08457</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a24fe1607122fb63205e7bb0860b710ff">u64</a>;
<a name="l08458"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html">08458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html">cvmx_gserx_phyx_lane1_loopback_s</a> {
<a name="l08459"></a>08459 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08460"></a>08460 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a020bbada6bcd896d2d22379aa5f23e20">reserved_8_63</a>                : 56;
<a name="l08461"></a>08461     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a80f6a42c80bd42a1b6816baa89c375c8">ovrd_tx_lb</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08462"></a>08462     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#adfe517c2e449339502aa5162420b1adb">tx_lb_en_reg</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08463"></a>08463     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a45457fa7350a56dce05c71b068f17029">atb_vptx</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08464"></a>08464     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#add2f43e0a4a8b088c750a61c98b56474">atb_vreg_tx</a>                  : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08465"></a>08465     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0e26b49f691693c1f602b726ba99c12f">atb_vdccp</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08466"></a>08466     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a9fa9ab9d3b4dbd0228638bff5f72a559">atb_vdccm</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08467"></a>08467     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0fd16d61af4a36d39dcdf583d5cad966">reserved_1_1</a>                 : 1;
<a name="l08468"></a>08468     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a259ab79f98ee1967d983717e7d1b9a15">sel_pmix_clk</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08469"></a>08469 <span class="preprocessor">#else</span>
<a name="l08470"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a259ab79f98ee1967d983717e7d1b9a15">08470</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a259ab79f98ee1967d983717e7d1b9a15">sel_pmix_clk</a>                 : 1;
<a name="l08471"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0fd16d61af4a36d39dcdf583d5cad966">08471</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0fd16d61af4a36d39dcdf583d5cad966">reserved_1_1</a>                 : 1;
<a name="l08472"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a9fa9ab9d3b4dbd0228638bff5f72a559">08472</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a9fa9ab9d3b4dbd0228638bff5f72a559">atb_vdccm</a>                    : 1;
<a name="l08473"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0e26b49f691693c1f602b726ba99c12f">08473</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a0e26b49f691693c1f602b726ba99c12f">atb_vdccp</a>                    : 1;
<a name="l08474"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#add2f43e0a4a8b088c750a61c98b56474">08474</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#add2f43e0a4a8b088c750a61c98b56474">atb_vreg_tx</a>                  : 1;
<a name="l08475"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a45457fa7350a56dce05c71b068f17029">08475</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a45457fa7350a56dce05c71b068f17029">atb_vptx</a>                     : 1;
<a name="l08476"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#adfe517c2e449339502aa5162420b1adb">08476</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#adfe517c2e449339502aa5162420b1adb">tx_lb_en_reg</a>                 : 1;
<a name="l08477"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a80f6a42c80bd42a1b6816baa89c375c8">08477</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a80f6a42c80bd42a1b6816baa89c375c8">ovrd_tx_lb</a>                   : 1;
<a name="l08478"></a><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a020bbada6bcd896d2d22379aa5f23e20">08478</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html#a020bbada6bcd896d2d22379aa5f23e20">reserved_8_63</a>                : 56;
<a name="l08479"></a>08479 <span class="preprocessor">#endif</span>
<a name="l08480"></a>08480 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a529c222e913fdc32fbc6819017410c81">s</a>;
<a name="l08481"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a7848e3e9e2df39a0a85f3b736dde6cc6">08481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html">cvmx_gserx_phyx_lane1_loopback_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a7848e3e9e2df39a0a85f3b736dde6cc6">cn70xx</a>;
<a name="l08482"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a5c1c9f113cb568e745f517a8e57fc708">08482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__loopback_1_1cvmx__gserx__phyx__lane1__loopback__s.html">cvmx_gserx_phyx_lane1_loopback_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html#a5c1c9f113cb568e745f517a8e57fc708">cn70xxp1</a>;
<a name="l08483"></a>08483 };
<a name="l08484"></a><a class="code" href="cvmx-gserx-defs_8h.html#a88df621bba8ae9581edc0dd14bec673b">08484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html" title="cvmx_gser::_phy::_lane1_loopback">cvmx_gserx_phyx_lane1_loopback</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__loopback.html" title="cvmx_gser::_phy::_lane1_loopback">cvmx_gserx_phyx_lane1_loopback_t</a>;
<a name="l08485"></a>08485 <span class="comment"></span>
<a name="l08486"></a>08486 <span class="comment">/**</span>
<a name="l08487"></a>08487 <span class="comment"> * cvmx_gser#_phy#_lane1_rx_lbert_ctl</span>
<a name="l08488"></a>08488 <span class="comment"> *</span>
<a name="l08489"></a>08489 <span class="comment"> * PHY LANE1 TX LBERT Control.</span>
<a name="l08490"></a>08490 <span class="comment"> *</span>
<a name="l08491"></a>08491 <span class="comment"> */</span>
<a name="l08492"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html">08492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_rx_lbert_ctl">cvmx_gserx_phyx_lane1_rx_lbert_ctl</a> {
<a name="l08493"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a83dbbe4dded4599438a9e9863a9918b6">08493</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a83dbbe4dded4599438a9e9863a9918b6">u64</a>;
<a name="l08494"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html">08494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_rx_lbert_ctl_s</a> {
<a name="l08495"></a>08495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08496"></a>08496 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a8bb27007d6784171b899bbcceb09bfec">reserved_5_63</a>                : 59;
<a name="l08497"></a>08497     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a5d5d14dc250cb57b566ccebecf8e28d3">sync</a>                         : 1;  <span class="comment">/**&lt; Synchronizes pattern matcher with incoming data.  A write of a 1</span>
<a name="l08498"></a>08498 <span class="comment">                                                         to this bit resets the error counter and starts a synchronization of</span>
<a name="l08499"></a>08499 <span class="comment">                                                         the PM.  Once this bit is set, there is no need to write the field back</span>
<a name="l08500"></a>08500 <span class="comment">                                                         to a zero. */</span>
<a name="l08501"></a>08501     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a49d20a64200d4c0a57a6741b21ed4e51">mode</a>                         : 4;  <span class="comment">/**&lt; Pattern to match.  When changing modes, the field must be set to zero</span>
<a name="l08502"></a>08502 <span class="comment">                                                          first.  This field should match what was configured for the TX LBERT</span>
<a name="l08503"></a>08503 <span class="comment">                                                          Control register.</span>
<a name="l08504"></a>08504 <span class="comment">                                                         - 0: disabled</span>
<a name="l08505"></a>08505 <span class="comment">                                                         - 1: lfsr31     X^31 + X^28 + 1</span>
<a name="l08506"></a>08506 <span class="comment">                                                         - 2: lfsr23     X^23 + X^18 + 1</span>
<a name="l08507"></a>08507 <span class="comment">                                                         - 3: lfsr15     X^15 + X^14 + 1</span>
<a name="l08508"></a>08508 <span class="comment">                                                         - 4: lfsr7      X^7 + X^6 + 1</span>
<a name="l08509"></a>08509 <span class="comment">                                                         - 5: d[n] = d[n-10]</span>
<a name="l08510"></a>08510 <span class="comment">                                                         - 6: d[n] = !d[n-10]</span>
<a name="l08511"></a>08511 <span class="comment">                                                         - 7: d[n] = !d[n-20]</span>
<a name="l08512"></a>08512 <span class="comment">                                                          - 15-8: Reserved. */</span>
<a name="l08513"></a>08513 <span class="preprocessor">#else</span>
<a name="l08514"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a49d20a64200d4c0a57a6741b21ed4e51">08514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a49d20a64200d4c0a57a6741b21ed4e51">mode</a>                         : 4;
<a name="l08515"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a5d5d14dc250cb57b566ccebecf8e28d3">08515</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a5d5d14dc250cb57b566ccebecf8e28d3">sync</a>                         : 1;
<a name="l08516"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a8bb27007d6784171b899bbcceb09bfec">08516</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html#a8bb27007d6784171b899bbcceb09bfec">reserved_5_63</a>                : 59;
<a name="l08517"></a>08517 <span class="preprocessor">#endif</span>
<a name="l08518"></a>08518 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a7591d025f884b972be4440340cbc22a7">s</a>;
<a name="l08519"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a4481c062448652f6ab136e78ad5ecb6a">08519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_rx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a4481c062448652f6ab136e78ad5ecb6a">cn70xx</a>;
<a name="l08520"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a1f072d256205f58dcd19e9427eeb33ec">08520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__rx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_rx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html#a1f072d256205f58dcd19e9427eeb33ec">cn70xxp1</a>;
<a name="l08521"></a>08521 };
<a name="l08522"></a><a class="code" href="cvmx-gserx-defs_8h.html#a141d8685f904a196c9a517af91f1adf1">08522</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_rx_lbert_ctl">cvmx_gserx_phyx_lane1_rx_lbert_ctl</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_rx_lbert_ctl">cvmx_gserx_phyx_lane1_rx_lbert_ctl_t</a>;
<a name="l08523"></a>08523 <span class="comment"></span>
<a name="l08524"></a>08524 <span class="comment">/**</span>
<a name="l08525"></a>08525 <span class="comment"> * cvmx_gser#_phy#_lane1_rx_lbert_err</span>
<a name="l08526"></a>08526 <span class="comment"> *</span>
<a name="l08527"></a>08527 <span class="comment"> * PHY LANE1 RX LBERT Error.</span>
<a name="l08528"></a>08528 <span class="comment"> * A read of this register, or a SYNC from the RX LBERT Control register</span>
<a name="l08529"></a>08529 <span class="comment"> * resets the error count.  If all bits in this regisert are set, the</span>
<a name="l08530"></a>08530 <span class="comment"> * error counter has saturated.</span>
<a name="l08531"></a>08531 <span class="comment"> */</span>
<a name="l08532"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html">08532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html" title="cvmx_gser::_phy::_lane1_rx_lbert_err">cvmx_gserx_phyx_lane1_rx_lbert_err</a> {
<a name="l08533"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#abaa2653e8dddc10d65167afc9e3a5a8d">08533</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#abaa2653e8dddc10d65167afc9e3a5a8d">u64</a>;
<a name="l08534"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html">08534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html">cvmx_gserx_phyx_lane1_rx_lbert_err_s</a> {
<a name="l08535"></a>08535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08536"></a>08536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a1d9687e2429a977d218cc5a19af2c0b0">reserved_16_63</a>               : 48;
<a name="l08537"></a>08537     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a10a502b8d2be059eff127acccd51d6b1">ov14</a>                         : 1;  <span class="comment">/**&lt; If this bit is set, and COUNT[15] is also set, signals a overflow of counter. */</span>
<a name="l08538"></a>08538     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a2be0c464ab5e2e33ba76e6292c2fb6ad">count</a>                        : 15; <span class="comment">/**&lt; Current error count if OV14 field is active, then multiply count</span>
<a name="l08539"></a>08539 <span class="comment">                                                         by 128 to get the actual count. */</span>
<a name="l08540"></a>08540 <span class="preprocessor">#else</span>
<a name="l08541"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a2be0c464ab5e2e33ba76e6292c2fb6ad">08541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a2be0c464ab5e2e33ba76e6292c2fb6ad">count</a>                        : 15;
<a name="l08542"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a10a502b8d2be059eff127acccd51d6b1">08542</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a10a502b8d2be059eff127acccd51d6b1">ov14</a>                         : 1;
<a name="l08543"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a1d9687e2429a977d218cc5a19af2c0b0">08543</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html#a1d9687e2429a977d218cc5a19af2c0b0">reserved_16_63</a>               : 48;
<a name="l08544"></a>08544 <span class="preprocessor">#endif</span>
<a name="l08545"></a>08545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#a1a9b43013978054287849e592f6f483b">s</a>;
<a name="l08546"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#aa10545f86e7b763d775951e171974190">08546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html">cvmx_gserx_phyx_lane1_rx_lbert_err_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#aa10545f86e7b763d775951e171974190">cn70xx</a>;
<a name="l08547"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#a8cbd358222ceb4201951d397e823dbb9">08547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__lbert__err_1_1cvmx__gserx__phyx__lane1__rx__lbert__err__s.html">cvmx_gserx_phyx_lane1_rx_lbert_err_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html#a8cbd358222ceb4201951d397e823dbb9">cn70xxp1</a>;
<a name="l08548"></a>08548 };
<a name="l08549"></a><a class="code" href="cvmx-gserx-defs_8h.html#a83797a50ae043d057a460d3fb7078033">08549</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html" title="cvmx_gser::_phy::_lane1_rx_lbert_err">cvmx_gserx_phyx_lane1_rx_lbert_err</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__lbert__err.html" title="cvmx_gser::_phy::_lane1_rx_lbert_err">cvmx_gserx_phyx_lane1_rx_lbert_err_t</a>;
<a name="l08550"></a>08550 <span class="comment"></span>
<a name="l08551"></a>08551 <span class="comment">/**</span>
<a name="l08552"></a>08552 <span class="comment"> * cvmx_gser#_phy#_lane1_rx_ovrd_in_lo</span>
<a name="l08553"></a>08553 <span class="comment"> *</span>
<a name="l08554"></a>08554 <span class="comment"> * PHY LANE1 TX Override Input Low</span>
<a name="l08555"></a>08555 <span class="comment"> *</span>
<a name="l08556"></a>08556 <span class="comment"> */</span>
<a name="l08557"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html">08557</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_rx_ovrd_in_lo">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo</a> {
<a name="l08558"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#ab1bdc2e4b89edb82636867c2faf48c71">08558</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#ab1bdc2e4b89edb82636867c2faf48c71">u64</a>;
<a name="l08559"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html">08559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo_s</a> {
<a name="l08560"></a>08560 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08561"></a>08561 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adf6d840b418ef5c5541a6b704e33d604">reserved_14_63</a>               : 50;
<a name="l08562"></a>08562     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#af430da2596ce566917c87baede864709">rx_los_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08563"></a>08563     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a87eb29054d27441d64939399e1d2de74">rx_los_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08564"></a>08564     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ad8613358aa3ad5524067aa2763d43e6f">rx_term_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08565"></a>08565     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d4470cb483c2a068a43eca3a5ed42b0">rx_term_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08566"></a>08566     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a3a30509a9f9f2716d9e6dcb256f61d99">rx_bit_shift_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08567"></a>08567     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d047edbb50c815a621eef08e0b31b74">rx_bit_shift_en</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08568"></a>08568     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a882ec16f1b34361a3fce6eda2de9132f">rx_align_en_ovrd</a>             : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08569"></a>08569     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ade35f87d069dd67c595896d26470ae2b">rx_align_en</a>                  : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08570"></a>08570     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#aa240e7852d60e0c0b843a85c3df7134b">rx_data_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08571"></a>08571     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a06e137d905cf89b62bccbec3362b09c1">rx_data_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08572"></a>08572     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adc09082993f4fe3d6d3484c89c4dd55b">rx_pll_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08573"></a>08573     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a8227c1cbbfbe7d5405ac5ab51437e611">rx_pll_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08574"></a>08574     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a7b4704162f379b33250a1958a8aa3d3e">rx_invert_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08575"></a>08575     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a1d69d4741c65bcc7d8115bd63ec7259a">rx_invert</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08576"></a>08576 <span class="preprocessor">#else</span>
<a name="l08577"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a1d69d4741c65bcc7d8115bd63ec7259a">08577</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a1d69d4741c65bcc7d8115bd63ec7259a">rx_invert</a>                    : 1;
<a name="l08578"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a7b4704162f379b33250a1958a8aa3d3e">08578</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a7b4704162f379b33250a1958a8aa3d3e">rx_invert_ovrd</a>               : 1;
<a name="l08579"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a8227c1cbbfbe7d5405ac5ab51437e611">08579</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a8227c1cbbfbe7d5405ac5ab51437e611">rx_pll_en</a>                    : 1;
<a name="l08580"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adc09082993f4fe3d6d3484c89c4dd55b">08580</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adc09082993f4fe3d6d3484c89c4dd55b">rx_pll_en_ovrd</a>               : 1;
<a name="l08581"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a06e137d905cf89b62bccbec3362b09c1">08581</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a06e137d905cf89b62bccbec3362b09c1">rx_data_en</a>                   : 1;
<a name="l08582"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#aa240e7852d60e0c0b843a85c3df7134b">08582</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#aa240e7852d60e0c0b843a85c3df7134b">rx_data_en_ovrd</a>              : 1;
<a name="l08583"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ade35f87d069dd67c595896d26470ae2b">08583</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ade35f87d069dd67c595896d26470ae2b">rx_align_en</a>                  : 1;
<a name="l08584"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a882ec16f1b34361a3fce6eda2de9132f">08584</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a882ec16f1b34361a3fce6eda2de9132f">rx_align_en_ovrd</a>             : 1;
<a name="l08585"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d047edbb50c815a621eef08e0b31b74">08585</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d047edbb50c815a621eef08e0b31b74">rx_bit_shift_en</a>              : 1;
<a name="l08586"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a3a30509a9f9f2716d9e6dcb256f61d99">08586</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a3a30509a9f9f2716d9e6dcb256f61d99">rx_bit_shift_ovrd</a>            : 1;
<a name="l08587"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d4470cb483c2a068a43eca3a5ed42b0">08587</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a6d4470cb483c2a068a43eca3a5ed42b0">rx_term_en</a>                   : 1;
<a name="l08588"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ad8613358aa3ad5524067aa2763d43e6f">08588</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#ad8613358aa3ad5524067aa2763d43e6f">rx_term_en_ovrd</a>              : 1;
<a name="l08589"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a87eb29054d27441d64939399e1d2de74">08589</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#a87eb29054d27441d64939399e1d2de74">rx_los_en</a>                    : 1;
<a name="l08590"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#af430da2596ce566917c87baede864709">08590</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#af430da2596ce566917c87baede864709">rx_los_en_ovrd</a>               : 1;
<a name="l08591"></a><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adf6d840b418ef5c5541a6b704e33d604">08591</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html#adf6d840b418ef5c5541a6b704e33d604">reserved_14_63</a>               : 50;
<a name="l08592"></a>08592 <span class="preprocessor">#endif</span>
<a name="l08593"></a>08593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#a4f9c6d29ae3a01d0fb46463eafbc7d23">s</a>;
<a name="l08594"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#a80418c548ab92d6d04f9658364baacdf">08594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#a80418c548ab92d6d04f9658364baacdf">cn70xx</a>;
<a name="l08595"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#a4722fdcd15a7f088d65c24282e6355f3">08595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__rx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__rx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html#a4722fdcd15a7f088d65c24282e6355f3">cn70xxp1</a>;
<a name="l08596"></a>08596 };
<a name="l08597"></a><a class="code" href="cvmx-gserx-defs_8h.html#ada28b71789f3c4110f03180357a16cf2">08597</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_rx_ovrd_in_lo">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__rx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_rx_ovrd_in_lo">cvmx_gserx_phyx_lane1_rx_ovrd_in_lo_t</a>;
<a name="l08598"></a>08598 <span class="comment"></span>
<a name="l08599"></a>08599 <span class="comment">/**</span>
<a name="l08600"></a>08600 <span class="comment"> * cvmx_gser#_phy#_lane1_tx_lbert_ctl</span>
<a name="l08601"></a>08601 <span class="comment"> *</span>
<a name="l08602"></a>08602 <span class="comment"> * PHY LANE1 RX LBERT Control.</span>
<a name="l08603"></a>08603 <span class="comment"> *</span>
<a name="l08604"></a>08604 <span class="comment"> */</span>
<a name="l08605"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html">08605</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_tx_lbert_ctl">cvmx_gserx_phyx_lane1_tx_lbert_ctl</a> {
<a name="l08606"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a859bb35eae9b095b0726ad2a9f5449ab">08606</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a859bb35eae9b095b0726ad2a9f5449ab">u64</a>;
<a name="l08607"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html">08607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_tx_lbert_ctl_s</a> {
<a name="l08608"></a>08608 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08609"></a>08609 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a1fdc2dcb4914fe875d0b31e0fd9b2555">reserved_15_63</a>               : 49;
<a name="l08610"></a>08610     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#aa2be6897e0892e828696653ec3d19ee8">pat0</a>                         : 10; <span class="comment">/**&lt; 10-bit pattern for modes that use this field.  Ignored for</span>
<a name="l08611"></a>08611 <span class="comment">                                                         other modes. */</span>
<a name="l08612"></a>08612     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#adccd9f1fba8d13c475595cb65959dee9">trig_err</a>                     : 1;  <span class="comment">/**&lt; Single shot inversion of the LSB of the current symbol.</span>
<a name="l08613"></a>08613 <span class="comment">                                                         Any write of 1 to this bit will insert an error. */</span>
<a name="l08614"></a>08614     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a61898ae1131d8cd99f7b0923ca232f5d">mode</a>                         : 4;  <span class="comment">/**&lt; Pattern to generate.  When changing modes, the field must be set to zero</span>
<a name="l08615"></a>08615 <span class="comment">                                                          first.</span>
<a name="l08616"></a>08616 <span class="comment">                                                         - 0: disabled</span>
<a name="l08617"></a>08617 <span class="comment">                                                         - 1: lfsr31     X^31 + X^28 + 1</span>
<a name="l08618"></a>08618 <span class="comment">                                                         - 2: lfsr23     X^23 + X^18 + 1</span>
<a name="l08619"></a>08619 <span class="comment">                                                         - 3: lfsr15     X^15 + X^14 + 1</span>
<a name="l08620"></a>08620 <span class="comment">                                                         - 4: lfsr7      X^7 + X^6 + 1</span>
<a name="l08621"></a>08621 <span class="comment">                                                         - 5: Fixed word (PAT0)</span>
<a name="l08622"></a>08622 <span class="comment">                                                         - 6: DC-balanced word (PAT0, ~PAT0)</span>
<a name="l08623"></a>08623 <span class="comment">                                                         - 7: Word pattern (20-bit)</span>
<a name="l08624"></a>08624 <span class="comment">                                                          - 15-8: Reserved. */</span>
<a name="l08625"></a>08625 <span class="preprocessor">#else</span>
<a name="l08626"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a61898ae1131d8cd99f7b0923ca232f5d">08626</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a61898ae1131d8cd99f7b0923ca232f5d">mode</a>                         : 4;
<a name="l08627"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#adccd9f1fba8d13c475595cb65959dee9">08627</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#adccd9f1fba8d13c475595cb65959dee9">trig_err</a>                     : 1;
<a name="l08628"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#aa2be6897e0892e828696653ec3d19ee8">08628</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#aa2be6897e0892e828696653ec3d19ee8">pat0</a>                         : 10;
<a name="l08629"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a1fdc2dcb4914fe875d0b31e0fd9b2555">08629</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html#a1fdc2dcb4914fe875d0b31e0fd9b2555">reserved_15_63</a>               : 49;
<a name="l08630"></a>08630 <span class="preprocessor">#endif</span>
<a name="l08631"></a>08631 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a81204d8d5110f5f72f9d9525fe0c827d">s</a>;
<a name="l08632"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a731fd468ce70575c8204a36258e57e19">08632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_tx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a731fd468ce70575c8204a36258e57e19">cn70xx</a>;
<a name="l08633"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a72dcd274184508e06663e3b1b752fd45">08633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__lbert__ctl_1_1cvmx__gserx__phyx__lane1__tx__lbert__ctl__s.html">cvmx_gserx_phyx_lane1_tx_lbert_ctl_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html#a72dcd274184508e06663e3b1b752fd45">cn70xxp1</a>;
<a name="l08634"></a>08634 };
<a name="l08635"></a><a class="code" href="cvmx-gserx-defs_8h.html#a8f53d7c8aca802f20967ba5c0926992a">08635</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_tx_lbert_ctl">cvmx_gserx_phyx_lane1_tx_lbert_ctl</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__lbert__ctl.html" title="cvmx_gser::_phy::_lane1_tx_lbert_ctl">cvmx_gserx_phyx_lane1_tx_lbert_ctl_t</a>;
<a name="l08636"></a>08636 <span class="comment"></span>
<a name="l08637"></a>08637 <span class="comment">/**</span>
<a name="l08638"></a>08638 <span class="comment"> * cvmx_gser#_phy#_lane1_tx_ovrd_in_hi</span>
<a name="l08639"></a>08639 <span class="comment"> *</span>
<a name="l08640"></a>08640 <span class="comment"> * PHY LANE1 TX Override Input High</span>
<a name="l08641"></a>08641 <span class="comment"> *</span>
<a name="l08642"></a>08642 <span class="comment"> */</span>
<a name="l08643"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html">08643</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_hi">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi</a> {
<a name="l08644"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#a9a575907cecc882926935bece8e896d7">08644</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#a9a575907cecc882926935bece8e896d7">u64</a>;
<a name="l08645"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html">08645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi_s</a> {
<a name="l08646"></a>08646 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08647"></a>08647 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#acaaf7531ddaff6f51cb4c4950674af6f">reserved_10_63</a>               : 54;
<a name="l08648"></a>08648     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a386cd58d55cc1de1ceed71c50d51c17c">tx_vboost_en_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08649"></a>08649     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a23deb2093bd3d7f4e986155f74d75202">tx_vboost_en</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08650"></a>08650     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a520665bf2065b41f9f3c9f55dd321e42">tx_reset_ovrd</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08651"></a>08651     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a4da79d226ebf5c12b60868ba8fbf5405">tx_reset</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08652"></a>08652     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ace9c658c4232b346ec693197280240af">tx_nyquist_data</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08653"></a>08653     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a6c5fcd76f56db8a2ca4cf8bc8bc1d762">tx_clk_out_en_ovrd</a>           : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08654"></a>08654     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a291404bacbfce454c36485f6c4e1d553">tx_clk_out_en</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08655"></a>08655     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ab32f0004831bf6de111bffc5c4e9a94a">tx_rate_ovrd</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08656"></a>08656     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#af580a9620bfc0132efd2bbebc22c92be">tx_rate</a>                      : 2;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08657"></a>08657 <span class="preprocessor">#else</span>
<a name="l08658"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#af580a9620bfc0132efd2bbebc22c92be">08658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#af580a9620bfc0132efd2bbebc22c92be">tx_rate</a>                      : 2;
<a name="l08659"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ab32f0004831bf6de111bffc5c4e9a94a">08659</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ab32f0004831bf6de111bffc5c4e9a94a">tx_rate_ovrd</a>                 : 1;
<a name="l08660"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a291404bacbfce454c36485f6c4e1d553">08660</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a291404bacbfce454c36485f6c4e1d553">tx_clk_out_en</a>                : 1;
<a name="l08661"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a6c5fcd76f56db8a2ca4cf8bc8bc1d762">08661</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a6c5fcd76f56db8a2ca4cf8bc8bc1d762">tx_clk_out_en_ovrd</a>           : 1;
<a name="l08662"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ace9c658c4232b346ec693197280240af">08662</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#ace9c658c4232b346ec693197280240af">tx_nyquist_data</a>              : 1;
<a name="l08663"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a4da79d226ebf5c12b60868ba8fbf5405">08663</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a4da79d226ebf5c12b60868ba8fbf5405">tx_reset</a>                     : 1;
<a name="l08664"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a520665bf2065b41f9f3c9f55dd321e42">08664</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a520665bf2065b41f9f3c9f55dd321e42">tx_reset_ovrd</a>                : 1;
<a name="l08665"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a23deb2093bd3d7f4e986155f74d75202">08665</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a23deb2093bd3d7f4e986155f74d75202">tx_vboost_en</a>                 : 1;
<a name="l08666"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a386cd58d55cc1de1ceed71c50d51c17c">08666</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#a386cd58d55cc1de1ceed71c50d51c17c">tx_vboost_en_ovrd</a>            : 1;
<a name="l08667"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#acaaf7531ddaff6f51cb4c4950674af6f">08667</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html#acaaf7531ddaff6f51cb4c4950674af6f">reserved_10_63</a>               : 54;
<a name="l08668"></a>08668 <span class="preprocessor">#endif</span>
<a name="l08669"></a>08669 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#a27026873fc50002bf5be18a225f16634">s</a>;
<a name="l08670"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#aa292fa7d8d93981c9db02e30a60832ac">08670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#aa292fa7d8d93981c9db02e30a60832ac">cn70xx</a>;
<a name="l08671"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#a8746c4f8fee0d1af7327e933b6a15cf1">08671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__hi_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__hi__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html#a8746c4f8fee0d1af7327e933b6a15cf1">cn70xxp1</a>;
<a name="l08672"></a>08672 };
<a name="l08673"></a><a class="code" href="cvmx-gserx-defs_8h.html#a9704ab91029572ebda5195abf6c7b32b">08673</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_hi">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__hi.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_hi">cvmx_gserx_phyx_lane1_tx_ovrd_in_hi_t</a>;
<a name="l08674"></a>08674 <span class="comment"></span>
<a name="l08675"></a>08675 <span class="comment">/**</span>
<a name="l08676"></a>08676 <span class="comment"> * cvmx_gser#_phy#_lane1_tx_ovrd_in_lo</span>
<a name="l08677"></a>08677 <span class="comment"> *</span>
<a name="l08678"></a>08678 <span class="comment"> * PHY LANE1 TX Override Input Low</span>
<a name="l08679"></a>08679 <span class="comment"> *</span>
<a name="l08680"></a>08680 <span class="comment"> */</span>
<a name="l08681"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html">08681</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_lo">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo</a> {
<a name="l08682"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a01a4c26c5c0de14f6a395ed18fa12fbe">08682</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a01a4c26c5c0de14f6a395ed18fa12fbe">u64</a>;
<a name="l08683"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html">08683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo_s</a> {
<a name="l08684"></a>08684 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08685"></a>08685 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#af28542dd2371119dcf9b94ea79c2ccb0">reserved_12_63</a>               : 52;
<a name="l08686"></a>08686     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#abac567f04ea745213825eb3d6f0c233b">tx_beacon_en_ovrd</a>            : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08687"></a>08687     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a75f1b89c7a2e581a42d18663b94f7e99">tx_beacon_en</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08688"></a>08688     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a7681afa63e1cfe1acc6f18cd385ab71f">tx_cm_en_ovrd</a>                : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08689"></a>08689     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a4720088aeedf2ff61b3e447e1b65e338">tx_cm_en</a>                     : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08690"></a>08690     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a329d3ad48406edc83f63df6af8b8f75d">tx_en_ovrd</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08691"></a>08691     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ac83da6b9f6d9c1b0eea134b549137721">tx_en</a>                        : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08692"></a>08692     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a5cdce9ab32e4e2a3ed1a0939c305e822">tx_data_en_ovrd</a>              : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08693"></a>08693     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa98378fb625ef21f9d1ead5cf2f14ac6">tx_data_en</a>                   : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08694"></a>08694     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa5837aabd83d4cb8d9ab861a204357be">tx_invert_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08695"></a>08695     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a99653c0da2d17816113d83a5c8675d69">tx_invert</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08696"></a>08696     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a8cc3d2bc957c7ab5b1f17d1bdafbb286">loopbk_en_ovrd</a>               : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08697"></a>08697     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ab6fa6f86a87e56f0dba918a6bfd272a8">loopbk_en</a>                    : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08698"></a>08698 <span class="preprocessor">#else</span>
<a name="l08699"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ab6fa6f86a87e56f0dba918a6bfd272a8">08699</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ab6fa6f86a87e56f0dba918a6bfd272a8">loopbk_en</a>                    : 1;
<a name="l08700"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a8cc3d2bc957c7ab5b1f17d1bdafbb286">08700</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a8cc3d2bc957c7ab5b1f17d1bdafbb286">loopbk_en_ovrd</a>               : 1;
<a name="l08701"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a99653c0da2d17816113d83a5c8675d69">08701</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a99653c0da2d17816113d83a5c8675d69">tx_invert</a>                    : 1;
<a name="l08702"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa5837aabd83d4cb8d9ab861a204357be">08702</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa5837aabd83d4cb8d9ab861a204357be">tx_invert_ovrd</a>               : 1;
<a name="l08703"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa98378fb625ef21f9d1ead5cf2f14ac6">08703</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#aa98378fb625ef21f9d1ead5cf2f14ac6">tx_data_en</a>                   : 1;
<a name="l08704"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a5cdce9ab32e4e2a3ed1a0939c305e822">08704</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a5cdce9ab32e4e2a3ed1a0939c305e822">tx_data_en_ovrd</a>              : 1;
<a name="l08705"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ac83da6b9f6d9c1b0eea134b549137721">08705</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#ac83da6b9f6d9c1b0eea134b549137721">tx_en</a>                        : 1;
<a name="l08706"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a329d3ad48406edc83f63df6af8b8f75d">08706</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a329d3ad48406edc83f63df6af8b8f75d">tx_en_ovrd</a>                   : 1;
<a name="l08707"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a4720088aeedf2ff61b3e447e1b65e338">08707</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a4720088aeedf2ff61b3e447e1b65e338">tx_cm_en</a>                     : 1;
<a name="l08708"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a7681afa63e1cfe1acc6f18cd385ab71f">08708</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a7681afa63e1cfe1acc6f18cd385ab71f">tx_cm_en_ovrd</a>                : 1;
<a name="l08709"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a75f1b89c7a2e581a42d18663b94f7e99">08709</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#a75f1b89c7a2e581a42d18663b94f7e99">tx_beacon_en</a>                 : 1;
<a name="l08710"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#abac567f04ea745213825eb3d6f0c233b">08710</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#abac567f04ea745213825eb3d6f0c233b">tx_beacon_en_ovrd</a>            : 1;
<a name="l08711"></a><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#af28542dd2371119dcf9b94ea79c2ccb0">08711</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html#af28542dd2371119dcf9b94ea79c2ccb0">reserved_12_63</a>               : 52;
<a name="l08712"></a>08712 <span class="preprocessor">#endif</span>
<a name="l08713"></a>08713 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a8b7704deba5098b49da0d1b3f86d73ff">s</a>;
<a name="l08714"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a4027a8639494eee988f12eea047465d8">08714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a4027a8639494eee988f12eea047465d8">cn70xx</a>;
<a name="l08715"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a7780a3389854a5fedf60257235171281">08715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__tx__ovrd__in__lo_1_1cvmx__gserx__phyx__lane1__tx__ovrd__in__lo__s.html">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html#a7780a3389854a5fedf60257235171281">cn70xxp1</a>;
<a name="l08716"></a>08716 };
<a name="l08717"></a><a class="code" href="cvmx-gserx-defs_8h.html#a52b96f6bfc8d4c8d20aa989860bc97dd">08717</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_lo">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__tx__ovrd__in__lo.html" title="cvmx_gser::_phy::_lane1_tx_ovrd_in_lo">cvmx_gserx_phyx_lane1_tx_ovrd_in_lo_t</a>;
<a name="l08718"></a>08718 <span class="comment"></span>
<a name="l08719"></a>08719 <span class="comment">/**</span>
<a name="l08720"></a>08720 <span class="comment"> * cvmx_gser#_phy#_lane1_txdebug</span>
<a name="l08721"></a>08721 <span class="comment"> *</span>
<a name="l08722"></a>08722 <span class="comment"> * PHY LANE1 TX DEBUG.</span>
<a name="l08723"></a>08723 <span class="comment"> *</span>
<a name="l08724"></a>08724 <span class="comment"> */</span>
<a name="l08725"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html">08725</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html" title="cvmx_gser::_phy::_lane1_txdebug">cvmx_gserx_phyx_lane1_txdebug</a> {
<a name="l08726"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a44e8e2607625202ab1b84fca74e346e8">08726</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a44e8e2607625202ab1b84fca74e346e8">u64</a>;
<a name="l08727"></a><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html">08727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html">cvmx_gserx_phyx_lane1_txdebug_s</a> {
<a name="l08728"></a>08728 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08729"></a>08729 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a147e607ac69fb723137e9675f3feccbd">reserved_12_63</a>               : 52;
<a name="l08730"></a>08730     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#af5a39ebfe57d905e70d06a46f5353a44">rxdet_meas_time</a>              : 8;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08731"></a>08731     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a72479bee60bea44ff20b95977f6d459c">detrx_always</a>                 : 1;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08732"></a>08732     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a5bbbef7762bd2f17a51ad03aba611141">dtb_sel</a>                      : 3;  <span class="comment">/**&lt; For diagnostic use only. */</span>
<a name="l08733"></a>08733 <span class="preprocessor">#else</span>
<a name="l08734"></a><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a5bbbef7762bd2f17a51ad03aba611141">08734</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a5bbbef7762bd2f17a51ad03aba611141">dtb_sel</a>                      : 3;
<a name="l08735"></a><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a72479bee60bea44ff20b95977f6d459c">08735</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a72479bee60bea44ff20b95977f6d459c">detrx_always</a>                 : 1;
<a name="l08736"></a><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#af5a39ebfe57d905e70d06a46f5353a44">08736</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#af5a39ebfe57d905e70d06a46f5353a44">rxdet_meas_time</a>              : 8;
<a name="l08737"></a><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a147e607ac69fb723137e9675f3feccbd">08737</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html#a147e607ac69fb723137e9675f3feccbd">reserved_12_63</a>               : 52;
<a name="l08738"></a>08738 <span class="preprocessor">#endif</span>
<a name="l08739"></a>08739 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a106983107702e8aa5078db6b69da15c5">s</a>;
<a name="l08740"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a95e96495ffd34a3a59c8f0e5b3656ebe">08740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html">cvmx_gserx_phyx_lane1_txdebug_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a95e96495ffd34a3a59c8f0e5b3656ebe">cn70xx</a>;
<a name="l08741"></a><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a06d4bc4f1b04f75cd144ccbb8c384c5c">08741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__lane1__txdebug_1_1cvmx__gserx__phyx__lane1__txdebug__s.html">cvmx_gserx_phyx_lane1_txdebug_s</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html#a06d4bc4f1b04f75cd144ccbb8c384c5c">cn70xxp1</a>;
<a name="l08742"></a>08742 };
<a name="l08743"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac178a78b812a14952a9f08cfcb102ce8">08743</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html" title="cvmx_gser::_phy::_lane1_txdebug">cvmx_gserx_phyx_lane1_txdebug</a> <a class="code" href="unioncvmx__gserx__phyx__lane1__txdebug.html" title="cvmx_gser::_phy::_lane1_txdebug">cvmx_gserx_phyx_lane1_txdebug_t</a>;
<a name="l08744"></a>08744 <span class="comment"></span>
<a name="l08745"></a>08745 <span class="comment">/**</span>
<a name="l08746"></a>08746 <span class="comment"> * cvmx_gser#_phy#_ovrd_in_lo</span>
<a name="l08747"></a>08747 <span class="comment"> *</span>
<a name="l08748"></a>08748 <span class="comment"> * PHY Overide Input Low Register.</span>
<a name="l08749"></a>08749 <span class="comment"> *</span>
<a name="l08750"></a>08750 <span class="comment"> */</span>
<a name="l08751"></a><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html">08751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html" title="cvmx_gser::_phy::_ovrd_in_lo">cvmx_gserx_phyx_ovrd_in_lo</a> {
<a name="l08752"></a><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a037b8b3afb25944d25bbe826eebefdc5">08752</a>     uint64_t <a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a037b8b3afb25944d25bbe826eebefdc5">u64</a>;
<a name="l08753"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html">08753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html">cvmx_gserx_phyx_ovrd_in_lo_s</a> {
<a name="l08754"></a>08754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08755"></a>08755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a7419b7c0b2683ae153edce027d6b2b51">reserved_16_63</a>               : 48;
<a name="l08756"></a>08756     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a8176c4162d4b232ea2ac3fb6dfa7395d">res_ack_in_ovrd</a>              : 1;  <span class="comment">/**&lt; Overide enable for RES_ACK_IN input.</span>
<a name="l08757"></a>08757 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08758"></a>08758     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a972451ed91f8ea704c66d76e14b06d6f">res_ack_in</a>                   : 1;  <span class="comment">/**&lt; Overide value for RES_ACK_IN input.</span>
<a name="l08759"></a>08759 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08760"></a>08760     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#aaf57e9af7f7eacc8e3d64087d1f05da2">res_req_in_ovrd</a>              : 1;  <span class="comment">/**&lt; Overide enable for RES_REW_IN input.</span>
<a name="l08761"></a>08761 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08762"></a>08762     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a58cd6b5b6ea6ece5feceeae7699a9efb">res_req_in</a>                   : 1;  <span class="comment">/**&lt; Overide value for RES_REQ_IN input.</span>
<a name="l08763"></a>08763 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08764"></a>08764     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a186b361daa7622dbf482be1e0212ccdc">rtune_req_ovrd</a>               : 1;  <span class="comment">/**&lt; Overide enable for RTUNE_REQ input.</span>
<a name="l08765"></a>08765 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08766"></a>08766     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#ae84ac012416c88e7fa3cc86e259efa87">rtune_req</a>                    : 1;  <span class="comment">/**&lt; Overide value for RTUNE_REQ input.</span>
<a name="l08767"></a>08767 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08768"></a>08768     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a2701f9d301cdf537087bee77181c91df">mpll_multiplier_ovrd</a>         : 1;  <span class="comment">/**&lt; Overide enable for MPLL_MULTIPLIER.</span>
<a name="l08769"></a>08769 <span class="comment">                                                         It is not expected SW will need to set this bit. */</span>
<a name="l08770"></a>08770     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a6967bbf3e68c589706ca5dc2c106cc69">mpll_multiplier</a>              : 7;  <span class="comment">/**&lt; Overide value for MPLL_MULTIPLIER inputs.</span>
<a name="l08771"></a>08771 <span class="comment">                                                         It is not expected SW will need to set these bits. */</span>
<a name="l08772"></a>08772     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a62bdb1eb93e2a9c01137e15ecf640e9e">mpll_en_ovrd</a>                 : 1;  <span class="comment">/**&lt; Overide enable for MPLL_EN input.</span>
<a name="l08773"></a>08773 <span class="comment">                                                         For EP Mode PEMs, SW should set this bit after reset. */</span>
<a name="l08774"></a>08774     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a18f9a7e97b1494235925e5eb3fbb3e24">mpll_en</a>                      : 1;  <span class="comment">/**&lt; Overide value for MPLL_EN input.</span>
<a name="l08775"></a>08775 <span class="comment">                                                         For EP Mode PEMs, SW should set this bit after reset. */</span>
<a name="l08776"></a>08776 <span class="preprocessor">#else</span>
<a name="l08777"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a18f9a7e97b1494235925e5eb3fbb3e24">08777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a18f9a7e97b1494235925e5eb3fbb3e24">mpll_en</a>                      : 1;
<a name="l08778"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a62bdb1eb93e2a9c01137e15ecf640e9e">08778</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a62bdb1eb93e2a9c01137e15ecf640e9e">mpll_en_ovrd</a>                 : 1;
<a name="l08779"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a6967bbf3e68c589706ca5dc2c106cc69">08779</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a6967bbf3e68c589706ca5dc2c106cc69">mpll_multiplier</a>              : 7;
<a name="l08780"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a2701f9d301cdf537087bee77181c91df">08780</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a2701f9d301cdf537087bee77181c91df">mpll_multiplier_ovrd</a>         : 1;
<a name="l08781"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#ae84ac012416c88e7fa3cc86e259efa87">08781</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#ae84ac012416c88e7fa3cc86e259efa87">rtune_req</a>                    : 1;
<a name="l08782"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a186b361daa7622dbf482be1e0212ccdc">08782</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a186b361daa7622dbf482be1e0212ccdc">rtune_req_ovrd</a>               : 1;
<a name="l08783"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a58cd6b5b6ea6ece5feceeae7699a9efb">08783</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a58cd6b5b6ea6ece5feceeae7699a9efb">res_req_in</a>                   : 1;
<a name="l08784"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#aaf57e9af7f7eacc8e3d64087d1f05da2">08784</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#aaf57e9af7f7eacc8e3d64087d1f05da2">res_req_in_ovrd</a>              : 1;
<a name="l08785"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a972451ed91f8ea704c66d76e14b06d6f">08785</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a972451ed91f8ea704c66d76e14b06d6f">res_ack_in</a>                   : 1;
<a name="l08786"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a8176c4162d4b232ea2ac3fb6dfa7395d">08786</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a8176c4162d4b232ea2ac3fb6dfa7395d">res_ack_in_ovrd</a>              : 1;
<a name="l08787"></a><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a7419b7c0b2683ae153edce027d6b2b51">08787</a>     uint64_t <a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html#a7419b7c0b2683ae153edce027d6b2b51">reserved_16_63</a>               : 48;
<a name="l08788"></a>08788 <span class="preprocessor">#endif</span>
<a name="l08789"></a>08789 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#aae878fef11504a3b1cfb51e95e2e7de9">s</a>;
<a name="l08790"></a><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a5511f37e4912f2abcf7594cc6d77b1fc">08790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html">cvmx_gserx_phyx_ovrd_in_lo_s</a>   <a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a5511f37e4912f2abcf7594cc6d77b1fc">cn70xx</a>;
<a name="l08791"></a><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a06f08b235c746616e4721a200da2d01d">08791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phyx__ovrd__in__lo_1_1cvmx__gserx__phyx__ovrd__in__lo__s.html">cvmx_gserx_phyx_ovrd_in_lo_s</a>   <a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html#a06f08b235c746616e4721a200da2d01d">cn70xxp1</a>;
<a name="l08792"></a>08792 };
<a name="l08793"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad0ceb10a68de182b2608b807e3335481">08793</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html" title="cvmx_gser::_phy::_ovrd_in_lo">cvmx_gserx_phyx_ovrd_in_lo</a> <a class="code" href="unioncvmx__gserx__phyx__ovrd__in__lo.html" title="cvmx_gser::_phy::_ovrd_in_lo">cvmx_gserx_phyx_ovrd_in_lo_t</a>;
<a name="l08794"></a>08794 <span class="comment"></span>
<a name="l08795"></a>08795 <span class="comment">/**</span>
<a name="l08796"></a>08796 <span class="comment"> * cvmx_gser#_phy_ctl</span>
<a name="l08797"></a>08797 <span class="comment"> *</span>
<a name="l08798"></a>08798 <span class="comment"> * This register contains general PHY/PLL control of the RAW PCS.</span>
<a name="l08799"></a>08799 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l08800"></a>08800 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l08801"></a>08801 <span class="comment"> */</span>
<a name="l08802"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html">08802</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phy__ctl.html" title="cvmx_gser::_phy_ctl">cvmx_gserx_phy_ctl</a> {
<a name="l08803"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html#a020f0b5fb2d7acefd3bb71cf0efd4b8d">08803</a>     uint64_t <a class="code" href="unioncvmx__gserx__phy__ctl.html#a020f0b5fb2d7acefd3bb71cf0efd4b8d">u64</a>;
<a name="l08804"></a><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">08804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">cvmx_gserx_phy_ctl_s</a> {
<a name="l08805"></a>08805 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08806"></a>08806 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a4214e551b40ecf2676cd64a1fb1453cf">reserved_2_63</a>                : 62;
<a name="l08807"></a>08807     uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a6c584b2a9e30c8aa30a55287100c1175">phy_reset</a>                    : 1;  <span class="comment">/**&lt; When asserted, the PHY is held in reset. This bit is initialized as follows:</span>
<a name="l08808"></a>08808 <span class="comment">                                                         0 = (not reset) = Bootable PCIe, and  SRIO.</span>
<a name="l08809"></a>08809 <span class="comment">                                                         1 = (reset) = Non-bootable PCIe, BGX, and SRIO with SPD pins strapped for 0xF. */</span>
<a name="l08810"></a>08810     uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#afc742417bf5145510c939e15b9435d9f">phy_pd</a>                       : 1;  <span class="comment">/**&lt; When asserted, the PHY is powered down. */</span>
<a name="l08811"></a>08811 <span class="preprocessor">#else</span>
<a name="l08812"></a><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#afc742417bf5145510c939e15b9435d9f">08812</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#afc742417bf5145510c939e15b9435d9f">phy_pd</a>                       : 1;
<a name="l08813"></a><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a6c584b2a9e30c8aa30a55287100c1175">08813</a>     uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a6c584b2a9e30c8aa30a55287100c1175">phy_reset</a>                    : 1;
<a name="l08814"></a><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a4214e551b40ecf2676cd64a1fb1453cf">08814</a>     uint64_t <a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html#a4214e551b40ecf2676cd64a1fb1453cf">reserved_2_63</a>                : 62;
<a name="l08815"></a>08815 <span class="preprocessor">#endif</span>
<a name="l08816"></a>08816 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__phy__ctl.html#ad84789e0e879d5a40190759f0aea9056">s</a>;
<a name="l08817"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html#a68ae5bda568c9e5a40a6211b55522618">08817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">cvmx_gserx_phy_ctl_s</a>           <a class="code" href="unioncvmx__gserx__phy__ctl.html#a68ae5bda568c9e5a40a6211b55522618">cn73xx</a>;
<a name="l08818"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html#a3504e8ba354e0d24329cf54e19c590d7">08818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">cvmx_gserx_phy_ctl_s</a>           <a class="code" href="unioncvmx__gserx__phy__ctl.html#a3504e8ba354e0d24329cf54e19c590d7">cn78xx</a>;
<a name="l08819"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html#a6d3211bfbd58612b4dbd85a9fa24578c">08819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">cvmx_gserx_phy_ctl_s</a>           <a class="code" href="unioncvmx__gserx__phy__ctl.html#a6d3211bfbd58612b4dbd85a9fa24578c">cn78xxp1</a>;
<a name="l08820"></a><a class="code" href="unioncvmx__gserx__phy__ctl.html#af1952549bae4882478ecfecab4924056">08820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__phy__ctl_1_1cvmx__gserx__phy__ctl__s.html">cvmx_gserx_phy_ctl_s</a>           <a class="code" href="unioncvmx__gserx__phy__ctl.html#af1952549bae4882478ecfecab4924056">cnf75xx</a>;
<a name="l08821"></a>08821 };
<a name="l08822"></a><a class="code" href="cvmx-gserx-defs_8h.html#a5490d89d4fe0a64ac541be15e90e12e2">08822</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__phy__ctl.html" title="cvmx_gser::_phy_ctl">cvmx_gserx_phy_ctl</a> <a class="code" href="unioncvmx__gserx__phy__ctl.html" title="cvmx_gser::_phy_ctl">cvmx_gserx_phy_ctl_t</a>;
<a name="l08823"></a>08823 <span class="comment"></span>
<a name="l08824"></a>08824 <span class="comment">/**</span>
<a name="l08825"></a>08825 <span class="comment"> * cvmx_gser#_pipe_lpbk</span>
<a name="l08826"></a>08826 <span class="comment"> */</span>
<a name="l08827"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html">08827</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pipe__lpbk.html" title="cvmx_gser::_pipe_lpbk">cvmx_gserx_pipe_lpbk</a> {
<a name="l08828"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a2818897173808adc1dd773e59d027edd">08828</a>     uint64_t <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a2818897173808adc1dd773e59d027edd">u64</a>;
<a name="l08829"></a><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">08829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">cvmx_gserx_pipe_lpbk_s</a> {
<a name="l08830"></a>08830 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08831"></a>08831 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#ac4dc6c6a91d301b1eebebff1acb3d225">reserved_1_63</a>                : 63;
<a name="l08832"></a>08832     uint64_t <a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#a5175fc21aea5319daedfe3897a95dee1">pcie_lpbk</a>                    : 1;  <span class="comment">/**&lt; For links that are in PCIE mode, places the PHY in serial loopback mode, where the</span>
<a name="l08833"></a>08833 <span class="comment">                                                         QLMn_TXN/QLMn_TXP data are looped back to the QLMn_RXN/QLMn_RXP. */</span>
<a name="l08834"></a>08834 <span class="preprocessor">#else</span>
<a name="l08835"></a><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#a5175fc21aea5319daedfe3897a95dee1">08835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#a5175fc21aea5319daedfe3897a95dee1">pcie_lpbk</a>                    : 1;
<a name="l08836"></a><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#ac4dc6c6a91d301b1eebebff1acb3d225">08836</a>     uint64_t <a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html#ac4dc6c6a91d301b1eebebff1acb3d225">reserved_1_63</a>                : 63;
<a name="l08837"></a>08837 <span class="preprocessor">#endif</span>
<a name="l08838"></a>08838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#ad3efe001d66be5ef79c21de568a18af7">s</a>;
<a name="l08839"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a08c3dc21f01cb3f0f7f5bc20aec0b8f1">08839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">cvmx_gserx_pipe_lpbk_s</a>         <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a08c3dc21f01cb3f0f7f5bc20aec0b8f1">cn73xx</a>;
<a name="l08840"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a4a95a2c2127484284bec6542a93c7e2c">08840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">cvmx_gserx_pipe_lpbk_s</a>         <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#a4a95a2c2127484284bec6542a93c7e2c">cn78xx</a>;
<a name="l08841"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html#aa2f039e0b584e651b0c6ff05a88d3a86">08841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">cvmx_gserx_pipe_lpbk_s</a>         <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#aa2f039e0b584e651b0c6ff05a88d3a86">cn78xxp1</a>;
<a name="l08842"></a><a class="code" href="unioncvmx__gserx__pipe__lpbk.html#ad9a4e9c38a980afe5ffa515cd1196cb8">08842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pipe__lpbk_1_1cvmx__gserx__pipe__lpbk__s.html">cvmx_gserx_pipe_lpbk_s</a>         <a class="code" href="unioncvmx__gserx__pipe__lpbk.html#ad9a4e9c38a980afe5ffa515cd1196cb8">cnf75xx</a>;
<a name="l08843"></a>08843 };
<a name="l08844"></a><a class="code" href="cvmx-gserx-defs_8h.html#a33e0413fd47121091204d48b3f9072ea">08844</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pipe__lpbk.html" title="cvmx_gser::_pipe_lpbk">cvmx_gserx_pipe_lpbk</a> <a class="code" href="unioncvmx__gserx__pipe__lpbk.html" title="cvmx_gser::_pipe_lpbk">cvmx_gserx_pipe_lpbk_t</a>;
<a name="l08845"></a>08845 <span class="comment"></span>
<a name="l08846"></a>08846 <span class="comment">/**</span>
<a name="l08847"></a>08847 <span class="comment"> * cvmx_gser#_pll_p#_mode_0</span>
<a name="l08848"></a>08848 <span class="comment"> *</span>
<a name="l08849"></a>08849 <span class="comment"> * These are the RAW PCS PLL global settings mode 0 registers. There is one register per GSER per</span>
<a name="l08850"></a>08850 <span class="comment"> * GSER_LMODE_E value (0..11). Only one entry is used at any given time in a given GSER - the one</span>
<a name="l08851"></a>08851 <span class="comment"> * selected by the corresponding GSER()_LANE_MODE[LMODE].</span>
<a name="l08852"></a>08852 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l08853"></a>08853 <span class="comment"> * The values of the CSR fields in these registers do not change during subsequent chip warm or</span>
<a name="l08854"></a>08854 <span class="comment"> * soft resets.</span>
<a name="l08855"></a>08855 <span class="comment"> */</span>
<a name="l08856"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html">08856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html" title="cvmx_gser::_pll_p::_mode_0">cvmx_gserx_pll_px_mode_0</a> {
<a name="l08857"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a9ee97abbaa40b7d50ca4be2677dc403c">08857</a>     uint64_t <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a9ee97abbaa40b7d50ca4be2677dc403c">u64</a>;
<a name="l08858"></a><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">08858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">cvmx_gserx_pll_px_mode_0_s</a> {
<a name="l08859"></a>08859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08860"></a>08860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#af14f40873f9522aea01064062559fcc2">reserved_16_63</a>               : 48;
<a name="l08861"></a>08861     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a78d10e79bc41079b4ecbe35f7a754bf4">pll_icp</a>                      : 4;  <span class="comment">/**&lt; PLL charge pump enable.</span>
<a name="l08862"></a>08862 <span class="comment">                                                         Recommended settings, which are based on the reference clock speed:</span>
<a name="l08863"></a>08863 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08864"></a>08864 <span class="comment">                                                                  100MHz 125MHz 156.25MHz</span>
<a name="l08865"></a>08865 <span class="comment">                                                         1.25G:    0x1    0x1    0x1</span>
<a name="l08866"></a>08866 <span class="comment">                                                         2.5G:     0x4    0x3    0x3</span>
<a name="l08867"></a>08867 <span class="comment">                                                         3.125G:   NS     0x1    0x1</span>
<a name="l08868"></a>08868 <span class="comment">                                                         5.0G:     0x1    0x1    0x1</span>
<a name="l08869"></a>08869 <span class="comment">                                                         6.25G:    NS     0x1    0x1</span>
<a name="l08870"></a>08870 <span class="comment">                                                         8.0G:     0x3    0x2    NS</span>
<a name="l08871"></a>08871 <span class="comment">                                                         10.3125G: NS     NS     0x1</span>
<a name="l08872"></a>08872 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l08873"></a>08873 <span class="comment">                                                         For PCIE 1.1 X100MHz, [PLL_ICP] should be 4.</span>
<a name="l08874"></a>08874 <span class="comment">                                                         For PCIE 2.1 X100MHz, [PLL_ICP] should be 4.</span>
<a name="l08875"></a>08875 <span class="comment">                                                         For PCIE 1.1 X125MHz, [PLL_ICP] should be 3.</span>
<a name="l08876"></a>08876 <span class="comment">                                                         For PCIE 2.1 X125MHz, [PLL_ICP] should be 3.</span>
<a name="l08877"></a>08877 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l08878"></a>08878     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a3d247c5fac1cde49dcd61f85dd7d72ab">pll_rloop</a>                    : 3;  <span class="comment">/**&lt; Loop resistor tuning.</span>
<a name="l08879"></a>08879 <span class="comment">                                                         Recommended settings:</span>
<a name="l08880"></a>08880 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08881"></a>08881 <span class="comment">                                                         _ 1.25G:    0x3</span>
<a name="l08882"></a>08882 <span class="comment">                                                         _ 2.5G:     0x3</span>
<a name="l08883"></a>08883 <span class="comment">                                                         _ 3.125G:   0x3</span>
<a name="l08884"></a>08884 <span class="comment">                                                         _ 5.0G:     0x3</span>
<a name="l08885"></a>08885 <span class="comment">                                                         _ 6.25G:    0x3</span>
<a name="l08886"></a>08886 <span class="comment">                                                         _ 8.0G:     0x5</span>
<a name="l08887"></a>08887 <span class="comment">                                                         _ 10.3125G: 0x5</span>
<a name="l08888"></a>08888 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l08889"></a>08889     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a4061ca42b3bd4577206df3364be799e9">pll_pcs_div</a>                  : 9;  <span class="comment">/**&lt; The divider that generates PCS_MAC_TX_CLK. The frequency of the clock is (pll_frequency /</span>
<a name="l08890"></a>08890 <span class="comment">                                                         PLL_PCS_DIV).</span>
<a name="l08891"></a>08891 <span class="comment">                                                         Recommended settings:</span>
<a name="l08892"></a>08892 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08893"></a>08893 <span class="comment">                                                                     PCIE   Other</span>
<a name="l08894"></a>08894 <span class="comment">                                                         _ 1.25G:     NS     0x28</span>
<a name="l08895"></a>08895 <span class="comment">                                                         _ 2.5G:      0x5    0x5</span>
<a name="l08896"></a>08896 <span class="comment">                                                         _ 3.125G:    NS     0x14</span>
<a name="l08897"></a>08897 <span class="comment">                                                         _ 5.0G:      0x5    0xA</span>
<a name="l08898"></a>08898 <span class="comment">                                                         _ 6.25G:     NS     0xA</span>
<a name="l08899"></a>08899 <span class="comment">                                                         _ 8.0G:      0x8    0xA</span>
<a name="l08900"></a>08900 <span class="comment">                                                         _ 10.3125G:  NS     0xA</span>
<a name="l08901"></a>08901 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l08902"></a>08902 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l08903"></a>08903 <span class="preprocessor">#else</span>
<a name="l08904"></a><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a4061ca42b3bd4577206df3364be799e9">08904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a4061ca42b3bd4577206df3364be799e9">pll_pcs_div</a>                  : 9;
<a name="l08905"></a><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a3d247c5fac1cde49dcd61f85dd7d72ab">08905</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a3d247c5fac1cde49dcd61f85dd7d72ab">pll_rloop</a>                    : 3;
<a name="l08906"></a><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a78d10e79bc41079b4ecbe35f7a754bf4">08906</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#a78d10e79bc41079b4ecbe35f7a754bf4">pll_icp</a>                      : 4;
<a name="l08907"></a><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#af14f40873f9522aea01064062559fcc2">08907</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html#af14f40873f9522aea01064062559fcc2">reserved_16_63</a>               : 48;
<a name="l08908"></a>08908 <span class="preprocessor">#endif</span>
<a name="l08909"></a>08909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a8e63911cfc1c81e177f17c20dbd09548">s</a>;
<a name="l08910"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a3a219f49fee19013767b1498f2b76791">08910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">cvmx_gserx_pll_px_mode_0_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a3a219f49fee19013767b1498f2b76791">cn73xx</a>;
<a name="l08911"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#ab8a46c2e6cea11a84ba216f6c381c797">08911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">cvmx_gserx_pll_px_mode_0_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#ab8a46c2e6cea11a84ba216f6c381c797">cn78xx</a>;
<a name="l08912"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a5a8fb0fa2a6ee6f7819bf1c29e7f86dc">08912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">cvmx_gserx_pll_px_mode_0_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a5a8fb0fa2a6ee6f7819bf1c29e7f86dc">cn78xxp1</a>;
<a name="l08913"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a2b11553b2fab28df4210c5c4566d8fa7">08913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__0_1_1cvmx__gserx__pll__px__mode__0__s.html">cvmx_gserx_pll_px_mode_0_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html#a2b11553b2fab28df4210c5c4566d8fa7">cnf75xx</a>;
<a name="l08914"></a>08914 };
<a name="l08915"></a><a class="code" href="cvmx-gserx-defs_8h.html#a706972cf703b59223dd950cfbdf56cb4">08915</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__px__mode__0.html" title="cvmx_gser::_pll_p::_mode_0">cvmx_gserx_pll_px_mode_0</a> <a class="code" href="unioncvmx__gserx__pll__px__mode__0.html" title="cvmx_gser::_pll_p::_mode_0">cvmx_gserx_pll_px_mode_0_t</a>;
<a name="l08916"></a>08916 <span class="comment"></span>
<a name="l08917"></a>08917 <span class="comment">/**</span>
<a name="l08918"></a>08918 <span class="comment"> * cvmx_gser#_pll_p#_mode_1</span>
<a name="l08919"></a>08919 <span class="comment"> *</span>
<a name="l08920"></a>08920 <span class="comment"> * These are the RAW PCS PLL global settings mode 1 registers. There is one register per GSER per</span>
<a name="l08921"></a>08921 <span class="comment"> * GSER_LMODE_E value (0..11). Only one entry is used at any given time in a given GSER - the one</span>
<a name="l08922"></a>08922 <span class="comment"> * selected by the corresponding GSER()_LANE_MODE[LMODE].</span>
<a name="l08923"></a>08923 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l08924"></a>08924 <span class="comment"> * The values of the CSR fields in this register do not change during subsequent chip warm or</span>
<a name="l08925"></a>08925 <span class="comment"> * soft resets.</span>
<a name="l08926"></a>08926 <span class="comment"> */</span>
<a name="l08927"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html">08927</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html" title="cvmx_gser::_pll_p::_mode_1">cvmx_gserx_pll_px_mode_1</a> {
<a name="l08928"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a5470f4bda7c4730303ad28f1df8e2ae1">08928</a>     uint64_t <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a5470f4bda7c4730303ad28f1df8e2ae1">u64</a>;
<a name="l08929"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">08929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">cvmx_gserx_pll_px_mode_1_s</a> {
<a name="l08930"></a>08930 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08931"></a>08931 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a31ddacf3ac43fceef5305d01d547e4ca">reserved_14_63</a>               : 50;
<a name="l08932"></a>08932     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#aa46f79ca95c72a536e72986983548bd8">pll_16p5en</a>                   : 1;  <span class="comment">/**&lt; Enable for the DIV 16.5 divided down clock.</span>
<a name="l08933"></a>08933 <span class="comment">                                                         Recommended settings, based on the reference clock speed:</span>
<a name="l08934"></a>08934 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08935"></a>08935 <span class="comment">                                                                  100MHz 125MHz 156.25MHz</span>
<a name="l08936"></a>08936 <span class="comment">                                                         1.25G:    0x1    0x1     0x1</span>
<a name="l08937"></a>08937 <span class="comment">                                                         2.5G:     0x0    0x0     0x0</span>
<a name="l08938"></a>08938 <span class="comment">                                                         3.125G:   NS     0x1     0x1</span>
<a name="l08939"></a>08939 <span class="comment">                                                         5.0G:     0x0    0x0     0x0</span>
<a name="l08940"></a>08940 <span class="comment">                                                         6.25G:    NS     0x0     0x0</span>
<a name="l08941"></a>08941 <span class="comment">                                                         8.0G:     0x0    0x0     NS</span>
<a name="l08942"></a>08942 <span class="comment">                                                         10.3125G: NS     NS      0x1</span>
<a name="l08943"></a>08943 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l08944"></a>08944 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l08945"></a>08945     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a01064c7eddd699404dfbbd0eba2d8572">pll_cpadj</a>                    : 2;  <span class="comment">/**&lt; PLL charge adjust.</span>
<a name="l08946"></a>08946 <span class="comment">                                                         Recommended settings, based on the reference clock speed:</span>
<a name="l08947"></a>08947 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08948"></a>08948 <span class="comment">                                                                   100MHz 125MHz 156.25MHz</span>
<a name="l08949"></a>08949 <span class="comment">                                                         1.25G:     0x2     0x2    0x3</span>
<a name="l08950"></a>08950 <span class="comment">                                                         2.5G:      0x2     0x1    0x2</span>
<a name="l08951"></a>08951 <span class="comment">                                                         3.125G:    NS      0x2    0x2</span>
<a name="l08952"></a>08952 <span class="comment">                                                         5.0G:      0x2     0x2    0x2</span>
<a name="l08953"></a>08953 <span class="comment">                                                         6.25G:     NS      0x2    0x2</span>
<a name="l08954"></a>08954 <span class="comment">                                                         8.0G:      0x2     0x1    NS</span>
<a name="l08955"></a>08955 <span class="comment">                                                         10.3125G:  NS      NS     0x2</span>
<a name="l08956"></a>08956 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l08957"></a>08957 <span class="comment">                                                         For PCIE 1.1 X100MHz, [PLL_CPADJ] should be 2.</span>
<a name="l08958"></a>08958 <span class="comment">                                                         For PCIE 2.1 X100MHz, [PLL_CPADJ] should be 2.</span>
<a name="l08959"></a>08959 <span class="comment">                                                         For PCIE 1.1 X125MHz, [PLL_CPADJ] should be 1.</span>
<a name="l08960"></a>08960 <span class="comment">                                                         For PCIE 2.1 X125MHz, [PLL_CPADJ] should be 1.</span>
<a name="l08961"></a>08961 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l08962"></a>08962     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a0dc2b7a70dc0aafc59c6eb597b33418b">pll_pcie3en</a>                  : 1;  <span class="comment">/**&lt; Enable PCIE3 mode.</span>
<a name="l08963"></a>08963 <span class="comment">                                                         Recommended settings:</span>
<a name="l08964"></a>08964 <span class="comment">                                                         0 = Any rate other than 8 Gbaud.</span>
<a name="l08965"></a>08965 <span class="comment">                                                         1 = Rate is equal to 8 Gbaud. */</span>
<a name="l08966"></a>08966     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab8c23da48370e9fd6b7768cd4a83b6fa">pll_opr</a>                      : 1;  <span class="comment">/**&lt; PLL op range:</span>
<a name="l08967"></a>08967 <span class="comment">                                                         0 = Use ring oscillator VCO. Recommended for rates 6.25 Gbaud and lower.</span>
<a name="l08968"></a>08968 <span class="comment">                                                         1 = Use LC-tank VCO. Recommended for rates 8 Gbaud and higher. */</span>
<a name="l08969"></a>08969     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab1db2a5d946a6421ffc3c4e94e2c4322">pll_div</a>                      : 9;  <span class="comment">/**&lt; PLL divider in feedback path which sets the PLL frequency.</span>
<a name="l08970"></a>08970 <span class="comment">                                                         Recommended settings:</span>
<a name="l08971"></a>08971 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l08972"></a>08972 <span class="comment">                                                                  100MHz 125MHz 156.25MHz</span>
<a name="l08973"></a>08973 <span class="comment">                                                         1.25G:    0x19   0x14    0x10</span>
<a name="l08974"></a>08974 <span class="comment">                                                         2.5G:     0x19   0x14    0x10</span>
<a name="l08975"></a>08975 <span class="comment">                                                         3.125G:   NS     0x19    0x14</span>
<a name="l08976"></a>08976 <span class="comment">                                                         5.0G:     0x19   0x14    0x10</span>
<a name="l08977"></a>08977 <span class="comment">                                                         6.25G:    NS     0x19    0x14</span>
<a name="l08978"></a>08978 <span class="comment">                                                         8.0G:     0x28   0x20    NS</span>
<a name="l08979"></a>08979 <span class="comment">                                                         10.3125G: NS     NS      0x21</span>
<a name="l08980"></a>08980 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l08981"></a>08981 <span class="comment">                                                         A &apos;NS&apos; indicates that the rate is not supported at the specified reference clock. */</span>
<a name="l08982"></a>08982 <span class="preprocessor">#else</span>
<a name="l08983"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab1db2a5d946a6421ffc3c4e94e2c4322">08983</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab1db2a5d946a6421ffc3c4e94e2c4322">pll_div</a>                      : 9;
<a name="l08984"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab8c23da48370e9fd6b7768cd4a83b6fa">08984</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#ab8c23da48370e9fd6b7768cd4a83b6fa">pll_opr</a>                      : 1;
<a name="l08985"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a0dc2b7a70dc0aafc59c6eb597b33418b">08985</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a0dc2b7a70dc0aafc59c6eb597b33418b">pll_pcie3en</a>                  : 1;
<a name="l08986"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a01064c7eddd699404dfbbd0eba2d8572">08986</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a01064c7eddd699404dfbbd0eba2d8572">pll_cpadj</a>                    : 2;
<a name="l08987"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#aa46f79ca95c72a536e72986983548bd8">08987</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#aa46f79ca95c72a536e72986983548bd8">pll_16p5en</a>                   : 1;
<a name="l08988"></a><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a31ddacf3ac43fceef5305d01d547e4ca">08988</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html#a31ddacf3ac43fceef5305d01d547e4ca">reserved_14_63</a>               : 50;
<a name="l08989"></a>08989 <span class="preprocessor">#endif</span>
<a name="l08990"></a>08990 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#af3816dd2b5e456449cd2dba5a15b5b4d">s</a>;
<a name="l08991"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a250996c40cbe9678b51ce9f9d2523e9b">08991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">cvmx_gserx_pll_px_mode_1_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a250996c40cbe9678b51ce9f9d2523e9b">cn73xx</a>;
<a name="l08992"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a8622d305bb91d27f2a557fa53dfbda47">08992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">cvmx_gserx_pll_px_mode_1_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a8622d305bb91d27f2a557fa53dfbda47">cn78xx</a>;
<a name="l08993"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a4cff86f354d47b5b7123d771c135ae88">08993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">cvmx_gserx_pll_px_mode_1_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a4cff86f354d47b5b7123d771c135ae88">cn78xxp1</a>;
<a name="l08994"></a><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a907b47db7f912df9218473b26d7092cc">08994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__px__mode__1_1_1cvmx__gserx__pll__px__mode__1__s.html">cvmx_gserx_pll_px_mode_1_s</a>     <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html#a907b47db7f912df9218473b26d7092cc">cnf75xx</a>;
<a name="l08995"></a>08995 };
<a name="l08996"></a><a class="code" href="cvmx-gserx-defs_8h.html#a216fc6d41a8fc39e682bce57801f0825">08996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__px__mode__1.html" title="cvmx_gser::_pll_p::_mode_1">cvmx_gserx_pll_px_mode_1</a> <a class="code" href="unioncvmx__gserx__pll__px__mode__1.html" title="cvmx_gser::_pll_p::_mode_1">cvmx_gserx_pll_px_mode_1_t</a>;
<a name="l08997"></a>08997 <span class="comment"></span>
<a name="l08998"></a>08998 <span class="comment">/**</span>
<a name="l08999"></a>08999 <span class="comment"> * cvmx_gser#_pll_stat</span>
<a name="l09000"></a>09000 <span class="comment"> */</span>
<a name="l09001"></a><a class="code" href="unioncvmx__gserx__pll__stat.html">09001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__stat.html" title="cvmx_gser::_pll_stat">cvmx_gserx_pll_stat</a> {
<a name="l09002"></a><a class="code" href="unioncvmx__gserx__pll__stat.html#a61e5d94cbe9232fc6adf2712fad425ff">09002</a>     uint64_t <a class="code" href="unioncvmx__gserx__pll__stat.html#a61e5d94cbe9232fc6adf2712fad425ff">u64</a>;
<a name="l09003"></a><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">09003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">cvmx_gserx_pll_stat_s</a> {
<a name="l09004"></a>09004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09005"></a>09005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a76cc23157590923c217f13a10ed23822">reserved_1_63</a>                : 63;
<a name="l09006"></a>09006     uint64_t <a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a1fef6dc66689e38fbc51ccb850cb374a">pll_lock</a>                     : 1;  <span class="comment">/**&lt; When set, indicates that the PHY PLL is locked. */</span>
<a name="l09007"></a>09007 <span class="preprocessor">#else</span>
<a name="l09008"></a><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a1fef6dc66689e38fbc51ccb850cb374a">09008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a1fef6dc66689e38fbc51ccb850cb374a">pll_lock</a>                     : 1;
<a name="l09009"></a><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a76cc23157590923c217f13a10ed23822">09009</a>     uint64_t <a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html#a76cc23157590923c217f13a10ed23822">reserved_1_63</a>                : 63;
<a name="l09010"></a>09010 <span class="preprocessor">#endif</span>
<a name="l09011"></a>09011 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__pll__stat.html#a9873c7df030de2577bb00a5e723c4e01">s</a>;
<a name="l09012"></a><a class="code" href="unioncvmx__gserx__pll__stat.html#ac4e20f00960ea7c7d4234d27d6718ef3">09012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">cvmx_gserx_pll_stat_s</a>          <a class="code" href="unioncvmx__gserx__pll__stat.html#ac4e20f00960ea7c7d4234d27d6718ef3">cn73xx</a>;
<a name="l09013"></a><a class="code" href="unioncvmx__gserx__pll__stat.html#a3d72eaf6fe7dcbadcab64832b902a3f5">09013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">cvmx_gserx_pll_stat_s</a>          <a class="code" href="unioncvmx__gserx__pll__stat.html#a3d72eaf6fe7dcbadcab64832b902a3f5">cn78xx</a>;
<a name="l09014"></a><a class="code" href="unioncvmx__gserx__pll__stat.html#a6ffdaf71a5383e30f61e23fb3c014f61">09014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">cvmx_gserx_pll_stat_s</a>          <a class="code" href="unioncvmx__gserx__pll__stat.html#a6ffdaf71a5383e30f61e23fb3c014f61">cn78xxp1</a>;
<a name="l09015"></a><a class="code" href="unioncvmx__gserx__pll__stat.html#a6babc4c5873a311ee56483bcbb4acc9b">09015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__pll__stat_1_1cvmx__gserx__pll__stat__s.html">cvmx_gserx_pll_stat_s</a>          <a class="code" href="unioncvmx__gserx__pll__stat.html#a6babc4c5873a311ee56483bcbb4acc9b">cnf75xx</a>;
<a name="l09016"></a>09016 };
<a name="l09017"></a><a class="code" href="cvmx-gserx-defs_8h.html#abf453df2b78ade65e8d94acb28605e43">09017</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__pll__stat.html" title="cvmx_gser::_pll_stat">cvmx_gserx_pll_stat</a> <a class="code" href="unioncvmx__gserx__pll__stat.html" title="cvmx_gser::_pll_stat">cvmx_gserx_pll_stat_t</a>;
<a name="l09018"></a>09018 <span class="comment"></span>
<a name="l09019"></a>09019 <span class="comment">/**</span>
<a name="l09020"></a>09020 <span class="comment"> * cvmx_gser#_qlm_stat</span>
<a name="l09021"></a>09021 <span class="comment"> */</span>
<a name="l09022"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html">09022</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__qlm__stat.html" title="cvmx_gser::_qlm_stat">cvmx_gserx_qlm_stat</a> {
<a name="l09023"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html#a6a09e92aa3fc22bc1c8b48ffecd634d2">09023</a>     uint64_t <a class="code" href="unioncvmx__gserx__qlm__stat.html#a6a09e92aa3fc22bc1c8b48ffecd634d2">u64</a>;
<a name="l09024"></a><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">09024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">cvmx_gserx_qlm_stat_s</a> {
<a name="l09025"></a>09025 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09026"></a>09026 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a32b43a316db585876353aaad24578d95">reserved_2_63</a>                : 62;
<a name="l09027"></a>09027     uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a36c2c716da43bdb39ec6850bb444de03">rst_rdy</a>                      : 1;  <span class="comment">/**&lt; When asserted, the QLM is configured and the PLLs are stable. The GSER</span>
<a name="l09028"></a>09028 <span class="comment">                                                         is ready to accept TX traffic from the MAC. */</span>
<a name="l09029"></a>09029     uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a60cc098cc672a6a1c757348a0fb1141e">dcok</a>                         : 1;  <span class="comment">/**&lt; When asserted, there is a PLL reference clock indicating there is power to the QLM. */</span>
<a name="l09030"></a>09030 <span class="preprocessor">#else</span>
<a name="l09031"></a><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a60cc098cc672a6a1c757348a0fb1141e">09031</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a60cc098cc672a6a1c757348a0fb1141e">dcok</a>                         : 1;
<a name="l09032"></a><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a36c2c716da43bdb39ec6850bb444de03">09032</a>     uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a36c2c716da43bdb39ec6850bb444de03">rst_rdy</a>                      : 1;
<a name="l09033"></a><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a32b43a316db585876353aaad24578d95">09033</a>     uint64_t <a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html#a32b43a316db585876353aaad24578d95">reserved_2_63</a>                : 62;
<a name="l09034"></a>09034 <span class="preprocessor">#endif</span>
<a name="l09035"></a>09035 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__qlm__stat.html#a6da7089873282c0d1cbde6c121450f5b">s</a>;
<a name="l09036"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html#acff2af76e2db82ccc319c191b5b80972">09036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">cvmx_gserx_qlm_stat_s</a>          <a class="code" href="unioncvmx__gserx__qlm__stat.html#acff2af76e2db82ccc319c191b5b80972">cn73xx</a>;
<a name="l09037"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html#aa4ad956f7461c8805b75b346d4cb56c7">09037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">cvmx_gserx_qlm_stat_s</a>          <a class="code" href="unioncvmx__gserx__qlm__stat.html#aa4ad956f7461c8805b75b346d4cb56c7">cn78xx</a>;
<a name="l09038"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html#a6917c751c3d30e9f4fcb81f7ca91dc13">09038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">cvmx_gserx_qlm_stat_s</a>          <a class="code" href="unioncvmx__gserx__qlm__stat.html#a6917c751c3d30e9f4fcb81f7ca91dc13">cn78xxp1</a>;
<a name="l09039"></a><a class="code" href="unioncvmx__gserx__qlm__stat.html#a0d8c8b0dd86b5c3559ca905cb00dfdb2">09039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__qlm__stat_1_1cvmx__gserx__qlm__stat__s.html">cvmx_gserx_qlm_stat_s</a>          <a class="code" href="unioncvmx__gserx__qlm__stat.html#a0d8c8b0dd86b5c3559ca905cb00dfdb2">cnf75xx</a>;
<a name="l09040"></a>09040 };
<a name="l09041"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6f954735b74e0fb7d8869a8eb3986ec1">09041</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__qlm__stat.html" title="cvmx_gser::_qlm_stat">cvmx_gserx_qlm_stat</a> <a class="code" href="unioncvmx__gserx__qlm__stat.html" title="cvmx_gser::_qlm_stat">cvmx_gserx_qlm_stat_t</a>;
<a name="l09042"></a>09042 <span class="comment"></span>
<a name="l09043"></a>09043 <span class="comment">/**</span>
<a name="l09044"></a>09044 <span class="comment"> * cvmx_gser#_rdet_time</span>
<a name="l09045"></a>09045 <span class="comment"> *</span>
<a name="l09046"></a>09046 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09047"></a>09047 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09048"></a>09048 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09049"></a>09049 <span class="comment"> */</span>
<a name="l09050"></a><a class="code" href="unioncvmx__gserx__rdet__time.html">09050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rdet__time.html" title="cvmx_gser::_rdet_time">cvmx_gserx_rdet_time</a> {
<a name="l09051"></a><a class="code" href="unioncvmx__gserx__rdet__time.html#ae32bfc49991a30ff99e52e129db54ea8">09051</a>     uint64_t <a class="code" href="unioncvmx__gserx__rdet__time.html#ae32bfc49991a30ff99e52e129db54ea8">u64</a>;
<a name="l09052"></a><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">09052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">cvmx_gserx_rdet_time_s</a> {
<a name="l09053"></a>09053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09054"></a>09054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#a43c45dcb9dee780f871722a87cb6d8cd">reserved_16_63</a>               : 48;
<a name="l09055"></a>09055     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#ac61b6fff68b1f61260fdaab5d9ebabee">rdet_time_3</a>                  : 4;  <span class="comment">/**&lt; Determines the time allocated for disabling the RX detect</span>
<a name="l09056"></a>09056 <span class="comment">                                                         circuit, and returning to common mode. */</span>
<a name="l09057"></a>09057     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#abf092e3aecd8718162b47dbe5923382a">rdet_time_2</a>                  : 4;  <span class="comment">/**&lt; Determines the time allocated for the RX detect circuit to</span>
<a name="l09058"></a>09058 <span class="comment">                                                         detect a receiver. */</span>
<a name="l09059"></a>09059     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#afc412ef3088c71186b659dc846ed2bdc">rdet_time_1</a>                  : 8;  <span class="comment">/**&lt; Determines the time allocated for enabling the RX detect circuit. */</span>
<a name="l09060"></a>09060 <span class="preprocessor">#else</span>
<a name="l09061"></a><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#afc412ef3088c71186b659dc846ed2bdc">09061</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#afc412ef3088c71186b659dc846ed2bdc">rdet_time_1</a>                  : 8;
<a name="l09062"></a><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#abf092e3aecd8718162b47dbe5923382a">09062</a>     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#abf092e3aecd8718162b47dbe5923382a">rdet_time_2</a>                  : 4;
<a name="l09063"></a><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#ac61b6fff68b1f61260fdaab5d9ebabee">09063</a>     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#ac61b6fff68b1f61260fdaab5d9ebabee">rdet_time_3</a>                  : 4;
<a name="l09064"></a><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#a43c45dcb9dee780f871722a87cb6d8cd">09064</a>     uint64_t <a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html#a43c45dcb9dee780f871722a87cb6d8cd">reserved_16_63</a>               : 48;
<a name="l09065"></a>09065 <span class="preprocessor">#endif</span>
<a name="l09066"></a>09066 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rdet__time.html#a44668ca409ac525757c84a7696671d38">s</a>;
<a name="l09067"></a><a class="code" href="unioncvmx__gserx__rdet__time.html#a057a42afd5aac4d40f6799c744007cdd">09067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">cvmx_gserx_rdet_time_s</a>         <a class="code" href="unioncvmx__gserx__rdet__time.html#a057a42afd5aac4d40f6799c744007cdd">cn73xx</a>;
<a name="l09068"></a><a class="code" href="unioncvmx__gserx__rdet__time.html#a5eb864b47179cc8f515a6d67fbc9af8b">09068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">cvmx_gserx_rdet_time_s</a>         <a class="code" href="unioncvmx__gserx__rdet__time.html#a5eb864b47179cc8f515a6d67fbc9af8b">cn78xx</a>;
<a name="l09069"></a><a class="code" href="unioncvmx__gserx__rdet__time.html#a76822f1e56a626489c662fdba0305f3d">09069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">cvmx_gserx_rdet_time_s</a>         <a class="code" href="unioncvmx__gserx__rdet__time.html#a76822f1e56a626489c662fdba0305f3d">cn78xxp1</a>;
<a name="l09070"></a><a class="code" href="unioncvmx__gserx__rdet__time.html#a3856a6580d633d7c9bbb2b13b1500781">09070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rdet__time_1_1cvmx__gserx__rdet__time__s.html">cvmx_gserx_rdet_time_s</a>         <a class="code" href="unioncvmx__gserx__rdet__time.html#a3856a6580d633d7c9bbb2b13b1500781">cnf75xx</a>;
<a name="l09071"></a>09071 };
<a name="l09072"></a><a class="code" href="cvmx-gserx-defs_8h.html#a4add843bbefa4ccd4e254ed570f5f76b">09072</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rdet__time.html" title="cvmx_gser::_rdet_time">cvmx_gserx_rdet_time</a> <a class="code" href="unioncvmx__gserx__rdet__time.html" title="cvmx_gser::_rdet_time">cvmx_gserx_rdet_time_t</a>;
<a name="l09073"></a>09073 <span class="comment"></span>
<a name="l09074"></a>09074 <span class="comment">/**</span>
<a name="l09075"></a>09075 <span class="comment"> * cvmx_gser#_refclk_evt_cntr</span>
<a name="l09076"></a>09076 <span class="comment"> */</span>
<a name="l09077"></a><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html">09077</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html" title="cvmx_gser::_refclk_evt_cntr">cvmx_gserx_refclk_evt_cntr</a> {
<a name="l09078"></a><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a021128d9a23f2925269a6971db42f67d">09078</a>     uint64_t <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a021128d9a23f2925269a6971db42f67d">u64</a>;
<a name="l09079"></a><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html">09079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html">cvmx_gserx_refclk_evt_cntr_s</a> {
<a name="l09080"></a>09080 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09081"></a>09081 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a7cfe6c63c703e9f4041032121c412fe3">reserved_32_63</a>               : 32;
<a name="l09082"></a>09082     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a87813b0d8c49379aadde963025982c2f">count</a>                        : 32; <span class="comment">/**&lt; This register can only be reliably read when GSER()_REFCLK_EVT_CTRL[ENB]</span>
<a name="l09083"></a>09083 <span class="comment">                                                         is clear.</span>
<a name="l09084"></a>09084 <span class="comment">                                                         When GSER()_REFCLK_EVT_CTRL[CLR] is set, [COUNT] goes to zero.</span>
<a name="l09085"></a>09085 <span class="comment">                                                         When GSER()_REFCLK_EVT_CTRL[ENB] is set, [COUNT] is incremented</span>
<a name="l09086"></a>09086 <span class="comment">                                                         in positive edges of the QLM reference clock.</span>
<a name="l09087"></a>09087 <span class="comment">                                                         When GSER()_REFCLK_EVT_CTRL[ENB] is not set, [COUNT] is held; this must</span>
<a name="l09088"></a>09088 <span class="comment">                                                         be used when [COUNT] is being read for reliable results. */</span>
<a name="l09089"></a>09089 <span class="preprocessor">#else</span>
<a name="l09090"></a><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a87813b0d8c49379aadde963025982c2f">09090</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a87813b0d8c49379aadde963025982c2f">count</a>                        : 32;
<a name="l09091"></a><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a7cfe6c63c703e9f4041032121c412fe3">09091</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html#a7cfe6c63c703e9f4041032121c412fe3">reserved_32_63</a>               : 32;
<a name="l09092"></a>09092 <span class="preprocessor">#endif</span>
<a name="l09093"></a>09093 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#ae1106b97a91454dc136b4c6d03e9046c">s</a>;
<a name="l09094"></a><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#acc6d030ccad806ba19db17ef5c9886be">09094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html">cvmx_gserx_refclk_evt_cntr_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#acc6d030ccad806ba19db17ef5c9886be">cn73xx</a>;
<a name="l09095"></a><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a61d35fd0ceda5602ff19f29e23613b3a">09095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html">cvmx_gserx_refclk_evt_cntr_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a61d35fd0ceda5602ff19f29e23613b3a">cn78xx</a>;
<a name="l09096"></a><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a114e9df019b27aeec126db4e9a30a817">09096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__cntr_1_1cvmx__gserx__refclk__evt__cntr__s.html">cvmx_gserx_refclk_evt_cntr_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html#a114e9df019b27aeec126db4e9a30a817">cnf75xx</a>;
<a name="l09097"></a>09097 };
<a name="l09098"></a><a class="code" href="cvmx-gserx-defs_8h.html#a25d124fcecb4f2ba4baa56eca5de0c43">09098</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html" title="cvmx_gser::_refclk_evt_cntr">cvmx_gserx_refclk_evt_cntr</a> <a class="code" href="unioncvmx__gserx__refclk__evt__cntr.html" title="cvmx_gser::_refclk_evt_cntr">cvmx_gserx_refclk_evt_cntr_t</a>;
<a name="l09099"></a>09099 <span class="comment"></span>
<a name="l09100"></a>09100 <span class="comment">/**</span>
<a name="l09101"></a>09101 <span class="comment"> * cvmx_gser#_refclk_evt_ctrl</span>
<a name="l09102"></a>09102 <span class="comment"> */</span>
<a name="l09103"></a><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html">09103</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html" title="cvmx_gser::_refclk_evt_ctrl">cvmx_gserx_refclk_evt_ctrl</a> {
<a name="l09104"></a><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#ae4b1179970a98ce26fa37db8c92ae543">09104</a>     uint64_t <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#ae4b1179970a98ce26fa37db8c92ae543">u64</a>;
<a name="l09105"></a><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html">09105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html">cvmx_gserx_refclk_evt_ctrl_s</a> {
<a name="l09106"></a>09106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09107"></a>09107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a185b45b51b3d2beebc809a3364aa567d">reserved_2_63</a>                : 62;
<a name="l09108"></a>09108     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a60aa63dad81edd320caecb171c738095">clr</a>                          : 1;  <span class="comment">/**&lt; When set, clears GSER()_REFCLK_EVT_CNTR[COUNT]. */</span>
<a name="l09109"></a>09109     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a2b57774c4bdbcb22bba43d7027709035">enb</a>                          : 1;  <span class="comment">/**&lt; When set, enables the GSER()_REFCLK_EVT_CNTR[COUNT] to increment</span>
<a name="l09110"></a>09110 <span class="comment">                                                         on positive edges of the QLM reference clock. */</span>
<a name="l09111"></a>09111 <span class="preprocessor">#else</span>
<a name="l09112"></a><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a2b57774c4bdbcb22bba43d7027709035">09112</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a2b57774c4bdbcb22bba43d7027709035">enb</a>                          : 1;
<a name="l09113"></a><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a60aa63dad81edd320caecb171c738095">09113</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a60aa63dad81edd320caecb171c738095">clr</a>                          : 1;
<a name="l09114"></a><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a185b45b51b3d2beebc809a3364aa567d">09114</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html#a185b45b51b3d2beebc809a3364aa567d">reserved_2_63</a>                : 62;
<a name="l09115"></a>09115 <span class="preprocessor">#endif</span>
<a name="l09116"></a>09116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#a3ff8522871c240a115a5e25f2704b13a">s</a>;
<a name="l09117"></a><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#a81ad3367e523f095f1aa119a9c51314a">09117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html">cvmx_gserx_refclk_evt_ctrl_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#a81ad3367e523f095f1aa119a9c51314a">cn73xx</a>;
<a name="l09118"></a><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#aabf70e9fad64d63a85ac8f2835a86453">09118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html">cvmx_gserx_refclk_evt_ctrl_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#aabf70e9fad64d63a85ac8f2835a86453">cn78xx</a>;
<a name="l09119"></a><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#ad3deec62cdf9a70eb8d3e9dfba001ee1">09119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__evt__ctrl_1_1cvmx__gserx__refclk__evt__ctrl__s.html">cvmx_gserx_refclk_evt_ctrl_s</a>   <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html#ad3deec62cdf9a70eb8d3e9dfba001ee1">cnf75xx</a>;
<a name="l09120"></a>09120 };
<a name="l09121"></a><a class="code" href="cvmx-gserx-defs_8h.html#a456483f3a7801ecd30902a99fa8366ff">09121</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html" title="cvmx_gser::_refclk_evt_ctrl">cvmx_gserx_refclk_evt_ctrl</a> <a class="code" href="unioncvmx__gserx__refclk__evt__ctrl.html" title="cvmx_gser::_refclk_evt_ctrl">cvmx_gserx_refclk_evt_ctrl_t</a>;
<a name="l09122"></a>09122 <span class="comment"></span>
<a name="l09123"></a>09123 <span class="comment">/**</span>
<a name="l09124"></a>09124 <span class="comment"> * cvmx_gser#_refclk_sel</span>
<a name="l09125"></a>09125 <span class="comment"> *</span>
<a name="l09126"></a>09126 <span class="comment"> * This register selects the reference clock.</span>
<a name="l09127"></a>09127 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l09128"></a>09128 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09129"></a>09129 <span class="comment"> *</span>
<a name="l09130"></a>09130 <span class="comment"> * Not used with GSER6, GSER7, and GSER8.</span>
<a name="l09131"></a>09131 <span class="comment"> */</span>
<a name="l09132"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html">09132</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__sel.html" title="cvmx_gser::_refclk_sel">cvmx_gserx_refclk_sel</a> {
<a name="l09133"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html#a4e86b85ad447f7da739b46837c87699d">09133</a>     uint64_t <a class="code" href="unioncvmx__gserx__refclk__sel.html#a4e86b85ad447f7da739b46837c87699d">u64</a>;
<a name="l09134"></a><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">09134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">cvmx_gserx_refclk_sel_s</a> {
<a name="l09135"></a>09135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09136"></a>09136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9d2f56593949068e5592b235fb0cc37f">reserved_3_63</a>                : 61;
<a name="l09137"></a>09137     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9fd7d2cd7aac24ff942e0517b7ff9baa">pcie_refclk125</a>               : 1;  <span class="comment">/**&lt; For bootable PCIe links, this is loaded with</span>
<a name="l09138"></a>09138 <span class="comment">                                                         PCIE0/2_REFCLK_125 at cold reset and indicates a 125 MHz reference clock when set. For</span>
<a name="l09139"></a>09139 <span class="comment">                                                         non-bootable PCIe links, this bit is set to zero at cold reset and indicates a 100 MHz</span>
<a name="l09140"></a>09140 <span class="comment">                                                         reference clock. It is not used for non-PCIe links. */</span>
<a name="l09141"></a>09141     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a22d17ea6038d82889b31b528caba3b69">com_clk_sel</a>                  : 1;  <span class="comment">/**&lt; When set, the reference clock is sourced from the external clock mux. */</span>
<a name="l09142"></a>09142     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#ad4fc35afb04233da25b5f92a46a86438">use_com1</a>                     : 1;  <span class="comment">/**&lt; This bit controls the external mux select. When set, QLMC_REF_CLK1_N/P</span>
<a name="l09143"></a>09143 <span class="comment">                                                         are selected as the reference clock. When clear, QLMC_REF_CLK0_N/P are selected as the</span>
<a name="l09144"></a>09144 <span class="comment">                                                         reference clock. */</span>
<a name="l09145"></a>09145 <span class="preprocessor">#else</span>
<a name="l09146"></a><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#ad4fc35afb04233da25b5f92a46a86438">09146</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#ad4fc35afb04233da25b5f92a46a86438">use_com1</a>                     : 1;
<a name="l09147"></a><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a22d17ea6038d82889b31b528caba3b69">09147</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a22d17ea6038d82889b31b528caba3b69">com_clk_sel</a>                  : 1;
<a name="l09148"></a><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9fd7d2cd7aac24ff942e0517b7ff9baa">09148</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9fd7d2cd7aac24ff942e0517b7ff9baa">pcie_refclk125</a>               : 1;
<a name="l09149"></a><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9d2f56593949068e5592b235fb0cc37f">09149</a>     uint64_t <a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html#a9d2f56593949068e5592b235fb0cc37f">reserved_3_63</a>                : 61;
<a name="l09150"></a>09150 <span class="preprocessor">#endif</span>
<a name="l09151"></a>09151 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__refclk__sel.html#a1e25368659026a07d00433a48e729174">s</a>;
<a name="l09152"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html#a4f32dc3d459a464e29053a0b09b90ff0">09152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">cvmx_gserx_refclk_sel_s</a>        <a class="code" href="unioncvmx__gserx__refclk__sel.html#a4f32dc3d459a464e29053a0b09b90ff0">cn73xx</a>;
<a name="l09153"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html#a5ed338f3cc99bbd9369ee4d52e4f228f">09153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">cvmx_gserx_refclk_sel_s</a>        <a class="code" href="unioncvmx__gserx__refclk__sel.html#a5ed338f3cc99bbd9369ee4d52e4f228f">cn78xx</a>;
<a name="l09154"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html#a340f2b7f93856f39c4ce9541e64d79ee">09154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">cvmx_gserx_refclk_sel_s</a>        <a class="code" href="unioncvmx__gserx__refclk__sel.html#a340f2b7f93856f39c4ce9541e64d79ee">cn78xxp1</a>;
<a name="l09155"></a><a class="code" href="unioncvmx__gserx__refclk__sel.html#ad915e7bba708ac3e5afdcccf6577760d">09155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__refclk__sel_1_1cvmx__gserx__refclk__sel__s.html">cvmx_gserx_refclk_sel_s</a>        <a class="code" href="unioncvmx__gserx__refclk__sel.html#ad915e7bba708ac3e5afdcccf6577760d">cnf75xx</a>;
<a name="l09156"></a>09156 };
<a name="l09157"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0c3882f521ac03c1fca98c16499248f7">09157</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__refclk__sel.html" title="cvmx_gser::_refclk_sel">cvmx_gserx_refclk_sel</a> <a class="code" href="unioncvmx__gserx__refclk__sel.html" title="cvmx_gser::_refclk_sel">cvmx_gserx_refclk_sel_t</a>;
<a name="l09158"></a>09158 <span class="comment"></span>
<a name="l09159"></a>09159 <span class="comment">/**</span>
<a name="l09160"></a>09160 <span class="comment"> * cvmx_gser#_rx_coast</span>
<a name="l09161"></a>09161 <span class="comment"> *</span>
<a name="l09162"></a>09162 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l09163"></a>09163 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09164"></a>09164 <span class="comment"> */</span>
<a name="l09165"></a><a class="code" href="unioncvmx__gserx__rx__coast.html">09165</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__coast.html" title="cvmx_gser::_rx_coast">cvmx_gserx_rx_coast</a> {
<a name="l09166"></a><a class="code" href="unioncvmx__gserx__rx__coast.html#ac0715b4b09d88780eaf4c55da55683f5">09166</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__coast.html#ac0715b4b09d88780eaf4c55da55683f5">u64</a>;
<a name="l09167"></a><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">09167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">cvmx_gserx_rx_coast_s</a> {
<a name="l09168"></a>09168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09169"></a>09169 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7876091efd6476d3eacd4ee1f2447858">reserved_4_63</a>                : 60;
<a name="l09170"></a>09170     uint64_t <a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7f34cf2c6af893a56a65724105ebda0f">coast</a>                        : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, control signals to freeze</span>
<a name="l09171"></a>09171 <span class="comment">                                                         the frequency of the per lane CDR in the PHY. The COAST signals are only valid in P0</span>
<a name="l09172"></a>09172 <span class="comment">                                                         state, come up asserted and are deasserted in hardware after detecting the electrical idle</span>
<a name="l09173"></a>09173 <span class="comment">                                                         exit (GSER()_RX_EIE_DETSTS[EIESTS]). Once the COAST signal deasserts, the CDR is</span>
<a name="l09174"></a>09174 <span class="comment">                                                         allowed to lock. In BGX mode, the BGX MAC can also control the COAST inputs to the PHY to</span>
<a name="l09175"></a>09175 <span class="comment">                                                         allow Auto-Negotiation for backplane Ethernet. For diagnostic use only.</span>
<a name="l09176"></a>09176 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09177"></a>09177 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09178"></a>09178 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l09179"></a>09179 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l09180"></a>09180 <span class="preprocessor">#else</span>
<a name="l09181"></a><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7f34cf2c6af893a56a65724105ebda0f">09181</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7f34cf2c6af893a56a65724105ebda0f">coast</a>                        : 4;
<a name="l09182"></a><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7876091efd6476d3eacd4ee1f2447858">09182</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html#a7876091efd6476d3eacd4ee1f2447858">reserved_4_63</a>                : 60;
<a name="l09183"></a>09183 <span class="preprocessor">#endif</span>
<a name="l09184"></a>09184 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__coast.html#ae0e2dc841d5de4c522d4462a175356b5">s</a>;
<a name="l09185"></a><a class="code" href="unioncvmx__gserx__rx__coast.html#aceaad06bf4179097d78c98018b54d1f9">09185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">cvmx_gserx_rx_coast_s</a>          <a class="code" href="unioncvmx__gserx__rx__coast.html#aceaad06bf4179097d78c98018b54d1f9">cn73xx</a>;
<a name="l09186"></a><a class="code" href="unioncvmx__gserx__rx__coast.html#adc309c123f01ae0b718b046e786a5f49">09186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">cvmx_gserx_rx_coast_s</a>          <a class="code" href="unioncvmx__gserx__rx__coast.html#adc309c123f01ae0b718b046e786a5f49">cn78xx</a>;
<a name="l09187"></a><a class="code" href="unioncvmx__gserx__rx__coast.html#a869e143efd24485379ab6e84f9670c20">09187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">cvmx_gserx_rx_coast_s</a>          <a class="code" href="unioncvmx__gserx__rx__coast.html#a869e143efd24485379ab6e84f9670c20">cn78xxp1</a>;
<a name="l09188"></a><a class="code" href="unioncvmx__gserx__rx__coast.html#a6b1f3e3e0f54a10cf304aec985397d3b">09188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__coast_1_1cvmx__gserx__rx__coast__s.html">cvmx_gserx_rx_coast_s</a>          <a class="code" href="unioncvmx__gserx__rx__coast.html#a6b1f3e3e0f54a10cf304aec985397d3b">cnf75xx</a>;
<a name="l09189"></a>09189 };
<a name="l09190"></a><a class="code" href="cvmx-gserx-defs_8h.html#a36b8187917bc47beeeed2c0dc4d96a3d">09190</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__coast.html" title="cvmx_gser::_rx_coast">cvmx_gserx_rx_coast</a> <a class="code" href="unioncvmx__gserx__rx__coast.html" title="cvmx_gser::_rx_coast">cvmx_gserx_rx_coast_t</a>;
<a name="l09191"></a>09191 <span class="comment"></span>
<a name="l09192"></a>09192 <span class="comment">/**</span>
<a name="l09193"></a>09193 <span class="comment"> * cvmx_gser#_rx_eie_deten</span>
<a name="l09194"></a>09194 <span class="comment"> *</span>
<a name="l09195"></a>09195 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l09196"></a>09196 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09197"></a>09197 <span class="comment"> */</span>
<a name="l09198"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html">09198</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__deten.html" title="cvmx_gser::_rx_eie_deten">cvmx_gserx_rx_eie_deten</a> {
<a name="l09199"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a1ea5b95ca9373b7093c8d921b105aa2b">09199</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a1ea5b95ca9373b7093c8d921b105aa2b">u64</a>;
<a name="l09200"></a><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">09200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">cvmx_gserx_rx_eie_deten_s</a> {
<a name="l09201"></a>09201 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09202"></a>09202 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a400187d21bb693aed7e52b949d59d86a">reserved_4_63</a>                : 60;
<a name="l09203"></a>09203     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a4cbc7470cb94f10b42733010c99179d1">eiede</a>                        : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, these bits enable per lane</span>
<a name="l09204"></a>09204 <span class="comment">                                                         electrical idle exit (EIE) detection. When EIE is detected,</span>
<a name="l09205"></a>09205 <span class="comment">                                                         GSER()_RX_EIE_DETSTS[EIELTCH] is asserted. [EIEDE] defaults to the enabled state. Once</span>
<a name="l09206"></a>09206 <span class="comment">                                                         EIE has been detected, [EIEDE] must be disabled, and then enabled again to perform another</span>
<a name="l09207"></a>09207 <span class="comment">                                                         EIE detection.</span>
<a name="l09208"></a>09208 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09209"></a>09209 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09210"></a>09210 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l09211"></a>09211 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l09212"></a>09212 <span class="preprocessor">#else</span>
<a name="l09213"></a><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a4cbc7470cb94f10b42733010c99179d1">09213</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a4cbc7470cb94f10b42733010c99179d1">eiede</a>                        : 4;
<a name="l09214"></a><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a400187d21bb693aed7e52b949d59d86a">09214</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html#a400187d21bb693aed7e52b949d59d86a">reserved_4_63</a>                : 60;
<a name="l09215"></a>09215 <span class="preprocessor">#endif</span>
<a name="l09216"></a>09216 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#ae0f48b27120bc75bf850c7426c5556fd">s</a>;
<a name="l09217"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html#ad7c86a0f14f921bf51a11b47b1ce2d36">09217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">cvmx_gserx_rx_eie_deten_s</a>      <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#ad7c86a0f14f921bf51a11b47b1ce2d36">cn73xx</a>;
<a name="l09218"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a628ef7d3adb6dafd5070304331ae9418">09218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">cvmx_gserx_rx_eie_deten_s</a>      <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a628ef7d3adb6dafd5070304331ae9418">cn78xx</a>;
<a name="l09219"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a2bc0f78817964205a987a17aa170124a">09219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">cvmx_gserx_rx_eie_deten_s</a>      <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a2bc0f78817964205a987a17aa170124a">cn78xxp1</a>;
<a name="l09220"></a><a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a0243c047fbe04812271511fa8d2dc08c">09220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__deten_1_1cvmx__gserx__rx__eie__deten__s.html">cvmx_gserx_rx_eie_deten_s</a>      <a class="code" href="unioncvmx__gserx__rx__eie__deten.html#a0243c047fbe04812271511fa8d2dc08c">cnf75xx</a>;
<a name="l09221"></a>09221 };
<a name="l09222"></a><a class="code" href="cvmx-gserx-defs_8h.html#a08a8ce386c2adcf46fe9cf2e4053cf7a">09222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__deten.html" title="cvmx_gser::_rx_eie_deten">cvmx_gserx_rx_eie_deten</a> <a class="code" href="unioncvmx__gserx__rx__eie__deten.html" title="cvmx_gser::_rx_eie_deten">cvmx_gserx_rx_eie_deten_t</a>;
<a name="l09223"></a>09223 <span class="comment"></span>
<a name="l09224"></a>09224 <span class="comment">/**</span>
<a name="l09225"></a>09225 <span class="comment"> * cvmx_gser#_rx_eie_detsts</span>
<a name="l09226"></a>09226 <span class="comment"> */</span>
<a name="l09227"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html">09227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html" title="cvmx_gser::_rx_eie_detsts">cvmx_gserx_rx_eie_detsts</a> {
<a name="l09228"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a5136beb10f90f7ec5f97aa9cd2ddee9a">09228</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a5136beb10f90f7ec5f97aa9cd2ddee9a">u64</a>;
<a name="l09229"></a><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">09229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">cvmx_gserx_rx_eie_detsts_s</a> {
<a name="l09230"></a>09230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09231"></a>09231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a5cad4a38bbf76c1e84f0f6451513966f">reserved_12_63</a>               : 52;
<a name="l09232"></a>09232     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a2473654207e1ece4a94cd9957425f5c3">cdrlock</a>                      : 4;  <span class="comment">/**&lt; After an electrical idle exit condition (EIE) has been detected, the CDR needs 10000 UI to</span>
<a name="l09233"></a>09233 <span class="comment">                                                         lock. During this time, there may be RX bit errors. These bits will set when the CDR is</span>
<a name="l09234"></a>09234 <span class="comment">                                                         guaranteed to be locked. Note that link training can&apos;t start until the lane CDRLOCK is</span>
<a name="l09235"></a>09235 <span class="comment">                                                         set. Software can use CDRLOCK to determine when to expect error free RX data.</span>
<a name="l09236"></a>09236 <span class="comment">                                                         &lt;11&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09237"></a>09237 <span class="comment">                                                         &lt;10&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09238"></a>09238 <span class="comment">                                                         &lt;9&gt;: Lane 1.</span>
<a name="l09239"></a>09239 <span class="comment">                                                         &lt;8&gt;: Lane 0. */</span>
<a name="l09240"></a>09240     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a32ce071e29da1cbe3b1b4cc42d1e186e">eiests</a>                       : 4;  <span class="comment">/**&lt; When electrical idle exit detection is enabled (GSER()_RX_EIE_DETEN[EIEDE] is</span>
<a name="l09241"></a>09241 <span class="comment">                                                         asserted), indicates that an electrical idle exit condition (EIE) was detected. For higher</span>
<a name="l09242"></a>09242 <span class="comment">                                                         data rates, the received data needs to have sufficient low frequency content (for example,</span>
<a name="l09243"></a>09243 <span class="comment">                                                         idle symbols) for data transitions to be detected and for [EIESTS] to stay set</span>
<a name="l09244"></a>09244 <span class="comment">                                                         accordingly.</span>
<a name="l09245"></a>09245 <span class="comment">                                                         Under most conditions, [EIESTS]</span>
<a name="l09246"></a>09246 <span class="comment">                                                         will stay asserted until GSER()_RX_EIE_DETEN[EIEDE] is deasserted.</span>
<a name="l09247"></a>09247 <span class="comment">                                                         &lt;7&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09248"></a>09248 <span class="comment">                                                         &lt;6&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09249"></a>09249 <span class="comment">                                                         &lt;5&gt;: Lane 1.</span>
<a name="l09250"></a>09250 <span class="comment">                                                         &lt;4&gt;: Lane 0. */</span>
<a name="l09251"></a>09251     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#accff32ac4e80737cfb105a8a5a92c8aa">eieltch</a>                      : 4;  <span class="comment">/**&lt; When electrical idle exit detection is enabled (GSER()_RX_EIE_DETEN[EIEDE] is</span>
<a name="l09252"></a>09252 <span class="comment">                                                         asserted), indicates that an electrical idle exit condition (EIE) was detected. Once an</span>
<a name="l09253"></a>09253 <span class="comment">                                                         EIE condition has been detected, the per-lane [EIELTCH] will stay set until</span>
<a name="l09254"></a>09254 <span class="comment">                                                         GSER()_RX_EIE_DETEN[EIEDE] is deasserted. Note that there may be RX bit errors until</span>
<a name="l09255"></a>09255 <span class="comment">                                                         CDRLOCK</span>
<a name="l09256"></a>09256 <span class="comment">                                                         is set.</span>
<a name="l09257"></a>09257 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09258"></a>09258 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09259"></a>09259 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l09260"></a>09260 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l09261"></a>09261 <span class="preprocessor">#else</span>
<a name="l09262"></a><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#accff32ac4e80737cfb105a8a5a92c8aa">09262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#accff32ac4e80737cfb105a8a5a92c8aa">eieltch</a>                      : 4;
<a name="l09263"></a><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a32ce071e29da1cbe3b1b4cc42d1e186e">09263</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a32ce071e29da1cbe3b1b4cc42d1e186e">eiests</a>                       : 4;
<a name="l09264"></a><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a2473654207e1ece4a94cd9957425f5c3">09264</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a2473654207e1ece4a94cd9957425f5c3">cdrlock</a>                      : 4;
<a name="l09265"></a><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a5cad4a38bbf76c1e84f0f6451513966f">09265</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html#a5cad4a38bbf76c1e84f0f6451513966f">reserved_12_63</a>               : 52;
<a name="l09266"></a>09266 <span class="preprocessor">#endif</span>
<a name="l09267"></a>09267 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a8be7ccec3a5922a20a2ab18b78b670cf">s</a>;
<a name="l09268"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#ab04c1a600b8d40096b00151489997962">09268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">cvmx_gserx_rx_eie_detsts_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#ab04c1a600b8d40096b00151489997962">cn73xx</a>;
<a name="l09269"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a56d7e101ed4dc5405f43ff5a9cb9705a">09269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">cvmx_gserx_rx_eie_detsts_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a56d7e101ed4dc5405f43ff5a9cb9705a">cn78xx</a>;
<a name="l09270"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a3823e69b44f66b62e1b8b9856a23f860">09270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">cvmx_gserx_rx_eie_detsts_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a3823e69b44f66b62e1b8b9856a23f860">cn78xxp1</a>;
<a name="l09271"></a><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a9d7c818b504fe79b4e79b3723e700ee0">09271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__detsts_1_1cvmx__gserx__rx__eie__detsts__s.html">cvmx_gserx_rx_eie_detsts_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html#a9d7c818b504fe79b4e79b3723e700ee0">cnf75xx</a>;
<a name="l09272"></a>09272 };
<a name="l09273"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab219c7a68ff6de10582403ae18d6f40a">09273</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__detsts.html" title="cvmx_gser::_rx_eie_detsts">cvmx_gserx_rx_eie_detsts</a> <a class="code" href="unioncvmx__gserx__rx__eie__detsts.html" title="cvmx_gser::_rx_eie_detsts">cvmx_gserx_rx_eie_detsts_t</a>;
<a name="l09274"></a>09274 <span class="comment"></span>
<a name="l09275"></a>09275 <span class="comment">/**</span>
<a name="l09276"></a>09276 <span class="comment"> * cvmx_gser#_rx_eie_filter</span>
<a name="l09277"></a>09277 <span class="comment"> */</span>
<a name="l09278"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html">09278</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__filter.html" title="cvmx_gser::_rx_eie_filter">cvmx_gserx_rx_eie_filter</a> {
<a name="l09279"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a25bf791387354baf044714f11f3269d4">09279</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a25bf791387354baf044714f11f3269d4">u64</a>;
<a name="l09280"></a><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">09280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">cvmx_gserx_rx_eie_filter_s</a> {
<a name="l09281"></a>09281 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09282"></a>09282 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a2b4fb479e4141799b412ddd9cf03ce54">reserved_16_63</a>               : 48;
<a name="l09283"></a>09283     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a5ca92e1ae52b9e35fc2ccf735447b42a">eii_filt</a>                     : 16; <span class="comment">/**&lt; The GSER uses electrical idle inference to determine when a RX lane has reentered</span>
<a name="l09284"></a>09284 <span class="comment">                                                         electrical idle (EI). The PHY electrical idle exit detection supports a minimum pulse</span>
<a name="l09285"></a>09285 <span class="comment">                                                         width of 400 ps, therefore configurations that run faster than 2.5 G can indicate EI when</span>
<a name="l09286"></a>09286 <span class="comment">                                                         the serial lines are still driven. For rates faster than 2.5 G, it takes 16 K * 8 UI of</span>
<a name="l09287"></a>09287 <span class="comment">                                                         consecutive deasserted GSER()_RX_EIE_DETSTS[EIESTS] for the GSER to infer EI. In the</span>
<a name="l09288"></a>09288 <span class="comment">                                                         event of electrical idle inference, the following happens:</span>
<a name="l09289"></a>09289 <span class="comment">                                                         * GSER()_RX_EIE_DETSTS[CDRLOCK]&lt;lane&gt; is zeroed.</span>
<a name="l09290"></a>09290 <span class="comment">                                                         * GSER()_RX_EIE_DETSTS[EIELTCH]&lt;lane&gt; is zeroed.</span>
<a name="l09291"></a>09291 <span class="comment">                                                         * GSER()_RX_EIE_DETSTS[EIESTS]&lt;lane&gt; is zeroed.</span>
<a name="l09292"></a>09292 <span class="comment">                                                         * GSER()_RX_COAST[COAST]&lt;lane&gt; is asserted to prevent the CDR from trying to lock on</span>
<a name="l09293"></a>09293 <span class="comment">                                                         the incoming data stream.</span>
<a name="l09294"></a>09294 <span class="comment">                                                         * GSER()_RX_EIE_DETEN[EIEDE]&lt;lane&gt; deasserts for a short period of time, and then is</span>
<a name="l09295"></a>09295 <span class="comment">                                                         asserted to begin looking for the Electrical idle Exit condition.</span>
<a name="l09296"></a>09296 <span class="comment">                                                         Writing this register to a nonzero value causes the electrical idle inference to use the</span>
<a name="l09297"></a>09297 <span class="comment">                                                         [EII_FILT] count instead of the default settings. Each [EII_FILT] count represents 20 ns</span>
<a name="l09298"></a>09298 <span class="comment">                                                         of</span>
<a name="l09299"></a>09299 <span class="comment">                                                         incremental EI inference time.</span>
<a name="l09300"></a>09300 <span class="comment">                                                         It is not expected that software will need to use the Electrical Idle Inference logic. */</span>
<a name="l09301"></a>09301 <span class="preprocessor">#else</span>
<a name="l09302"></a><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a5ca92e1ae52b9e35fc2ccf735447b42a">09302</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a5ca92e1ae52b9e35fc2ccf735447b42a">eii_filt</a>                     : 16;
<a name="l09303"></a><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a2b4fb479e4141799b412ddd9cf03ce54">09303</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html#a2b4fb479e4141799b412ddd9cf03ce54">reserved_16_63</a>               : 48;
<a name="l09304"></a>09304 <span class="preprocessor">#endif</span>
<a name="l09305"></a>09305 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a5305316bb0e01f8b8562ec97f648cadb">s</a>;
<a name="l09306"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a91e6d208b7332aba89b3e1de4c382f4f">09306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">cvmx_gserx_rx_eie_filter_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a91e6d208b7332aba89b3e1de4c382f4f">cn73xx</a>;
<a name="l09307"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a1b535bc3f459a1ea81a7df057d295b5e">09307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">cvmx_gserx_rx_eie_filter_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a1b535bc3f459a1ea81a7df057d295b5e">cn78xx</a>;
<a name="l09308"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a7d5c519d9b0a4305a4fa83ec21138271">09308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">cvmx_gserx_rx_eie_filter_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#a7d5c519d9b0a4305a4fa83ec21138271">cn78xxp1</a>;
<a name="l09309"></a><a class="code" href="unioncvmx__gserx__rx__eie__filter.html#ae615575512c0eaf17a7e12d5a4352892">09309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__eie__filter_1_1cvmx__gserx__rx__eie__filter__s.html">cvmx_gserx_rx_eie_filter_s</a>     <a class="code" href="unioncvmx__gserx__rx__eie__filter.html#ae615575512c0eaf17a7e12d5a4352892">cnf75xx</a>;
<a name="l09310"></a>09310 };
<a name="l09311"></a><a class="code" href="cvmx-gserx-defs_8h.html#a97332250e93fe36bb942c0636c30bef5">09311</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__eie__filter.html" title="cvmx_gser::_rx_eie_filter">cvmx_gserx_rx_eie_filter</a> <a class="code" href="unioncvmx__gserx__rx__eie__filter.html" title="cvmx_gser::_rx_eie_filter">cvmx_gserx_rx_eie_filter_t</a>;
<a name="l09312"></a>09312 <span class="comment"></span>
<a name="l09313"></a>09313 <span class="comment">/**</span>
<a name="l09314"></a>09314 <span class="comment"> * cvmx_gser#_rx_polarity</span>
<a name="l09315"></a>09315 <span class="comment"> *</span>
<a name="l09316"></a>09316 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l09317"></a>09317 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09318"></a>09318 <span class="comment"> */</span>
<a name="l09319"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html">09319</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__polarity.html" title="cvmx_gser::_rx_polarity">cvmx_gserx_rx_polarity</a> {
<a name="l09320"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html#a9f199065af6349f91b5a30f5fa4774e0">09320</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__polarity.html#a9f199065af6349f91b5a30f5fa4774e0">u64</a>;
<a name="l09321"></a><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">09321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">cvmx_gserx_rx_polarity_s</a> {
<a name="l09322"></a>09322 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09323"></a>09323 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#aae5e8e4765a81de7587b5c91954515d7">reserved_4_63</a>                : 60;
<a name="l09324"></a>09324     uint64_t <a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#a9901ecc160a57353366e51c23a08518a">rx_inv</a>                       : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, control signal to invert</span>
<a name="l09325"></a>09325 <span class="comment">                                                         the polarity of received data. When asserted, the polarity of the received data is</span>
<a name="l09326"></a>09326 <span class="comment">                                                         inverted.</span>
<a name="l09327"></a>09327 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09328"></a>09328 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l09329"></a>09329 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l09330"></a>09330 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l09331"></a>09331 <span class="preprocessor">#else</span>
<a name="l09332"></a><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#a9901ecc160a57353366e51c23a08518a">09332</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#a9901ecc160a57353366e51c23a08518a">rx_inv</a>                       : 4;
<a name="l09333"></a><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#aae5e8e4765a81de7587b5c91954515d7">09333</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html#aae5e8e4765a81de7587b5c91954515d7">reserved_4_63</a>                : 60;
<a name="l09334"></a>09334 <span class="preprocessor">#endif</span>
<a name="l09335"></a>09335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__polarity.html#a801e190b51d82074ff4d2ba2f0738350">s</a>;
<a name="l09336"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html#ac9455b39ca50e7acc0486e7c5e4c3785">09336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">cvmx_gserx_rx_polarity_s</a>       <a class="code" href="unioncvmx__gserx__rx__polarity.html#ac9455b39ca50e7acc0486e7c5e4c3785">cn73xx</a>;
<a name="l09337"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html#aa83891fd7056bcf1ed408530ae3f7415">09337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">cvmx_gserx_rx_polarity_s</a>       <a class="code" href="unioncvmx__gserx__rx__polarity.html#aa83891fd7056bcf1ed408530ae3f7415">cn78xx</a>;
<a name="l09338"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html#a6465c499fef61544dc79367324da8f05">09338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">cvmx_gserx_rx_polarity_s</a>       <a class="code" href="unioncvmx__gserx__rx__polarity.html#a6465c499fef61544dc79367324da8f05">cn78xxp1</a>;
<a name="l09339"></a><a class="code" href="unioncvmx__gserx__rx__polarity.html#a3d7984476d8fe47884e6f1839d1f5b58">09339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__polarity_1_1cvmx__gserx__rx__polarity__s.html">cvmx_gserx_rx_polarity_s</a>       <a class="code" href="unioncvmx__gserx__rx__polarity.html#a3d7984476d8fe47884e6f1839d1f5b58">cnf75xx</a>;
<a name="l09340"></a>09340 };
<a name="l09341"></a><a class="code" href="cvmx-gserx-defs_8h.html#abde2fb4ff863b1d346b77539a0fdcd92">09341</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__polarity.html" title="cvmx_gser::_rx_polarity">cvmx_gserx_rx_polarity</a> <a class="code" href="unioncvmx__gserx__rx__polarity.html" title="cvmx_gser::_rx_polarity">cvmx_gserx_rx_polarity_t</a>;
<a name="l09342"></a>09342 <span class="comment"></span>
<a name="l09343"></a>09343 <span class="comment">/**</span>
<a name="l09344"></a>09344 <span class="comment"> * cvmx_gser#_rx_pwr_ctrl_p1</span>
<a name="l09345"></a>09345 <span class="comment"> *</span>
<a name="l09346"></a>09346 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09347"></a>09347 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09348"></a>09348 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09349"></a>09349 <span class="comment"> */</span>
<a name="l09350"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html">09350</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html" title="cvmx_gser::_rx_pwr_ctrl_p1">cvmx_gserx_rx_pwr_ctrl_p1</a> {
<a name="l09351"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#aecda33992293983faf9c9805acb2b765">09351</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#aecda33992293983faf9c9805acb2b765">u64</a>;
<a name="l09352"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">09352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">cvmx_gserx_rx_pwr_ctrl_p1_s</a> {
<a name="l09353"></a>09353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09354"></a>09354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a4d3508f4887147fe1b7570c1b089d5c0">reserved_14_63</a>               : 50;
<a name="l09355"></a>09355     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a6efceb09dac066f4dc29a83310c19471">p1_rx_resetn</a>                 : 1;  <span class="comment">/**&lt; Place the receiver in reset (active low). */</span>
<a name="l09356"></a>09356     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a05838414548fd974e673e713f2ec5eb2">pq_rx_allow_pll_pd</a>           : 1;  <span class="comment">/**&lt; When asserted, permit PLL powerdown (PLL is powered</span>
<a name="l09357"></a>09357 <span class="comment">                                                         down if all other factors permit). */</span>
<a name="l09358"></a>09358     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#ab09c48dfbc557b2863c5473179af04ad">pq_rx_pcs_reset</a>              : 1;  <span class="comment">/**&lt; When asserted, the RX power state machine puts the raw PCS RX logic</span>
<a name="l09359"></a>09359 <span class="comment">                                                         in reset state to save power. */</span>
<a name="l09360"></a>09360     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a08d68d572486f1f782d50aac1b9d8604">p1_rx_agc_en</a>                 : 1;  <span class="comment">/**&lt; AGC enable. */</span>
<a name="l09361"></a>09361     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aabfc7223a81eb894245769a6afc50ec0">p1_rx_dfe_en</a>                 : 1;  <span class="comment">/**&lt; DFE enable. */</span>
<a name="l09362"></a>09362     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#acdc6a84203438df76b14379e91deeaec">p1_rx_cdr_en</a>                 : 1;  <span class="comment">/**&lt; CDR enable. */</span>
<a name="l09363"></a>09363     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a7c7456dc6defa89d59e0b3bcd3a03b90">p1_rx_cdr_coast</a>              : 1;  <span class="comment">/**&lt; CDR coast; freezes the frequency of the CDR. */</span>
<a name="l09364"></a>09364     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aa2ce7ddf8cb7ad9e6ebd576144a9341a">p1_rx_cdr_clr</a>                : 1;  <span class="comment">/**&lt; CDR clear; clears the frequency of the CDR. */</span>
<a name="l09365"></a>09365     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a1b0f432d0977196987c6ce3579c302e3">p1_rx_subblk_pd</a>              : 5;  <span class="comment">/**&lt; RX sub-block powerdown controls to RX:</span>
<a name="l09366"></a>09366 <span class="comment">                                                         &lt;4&gt; = CTLE.</span>
<a name="l09367"></a>09367 <span class="comment">                                                         &lt;3&gt; = Reserved.</span>
<a name="l09368"></a>09368 <span class="comment">                                                         &lt;2&gt; = Lane DLL.</span>
<a name="l09369"></a>09369 <span class="comment">                                                         &lt;1&gt; = DFE/samplers.</span>
<a name="l09370"></a>09370 <span class="comment">                                                         &lt;0&gt; = Termination. */</span>
<a name="l09371"></a>09371     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a349afcd1e73cf55363abafcf32f44791">p1_rx_chpd</a>                   : 1;  <span class="comment">/**&lt; RX lane powerdown. */</span>
<a name="l09372"></a>09372 <span class="preprocessor">#else</span>
<a name="l09373"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a349afcd1e73cf55363abafcf32f44791">09373</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a349afcd1e73cf55363abafcf32f44791">p1_rx_chpd</a>                   : 1;
<a name="l09374"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a1b0f432d0977196987c6ce3579c302e3">09374</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a1b0f432d0977196987c6ce3579c302e3">p1_rx_subblk_pd</a>              : 5;
<a name="l09375"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aa2ce7ddf8cb7ad9e6ebd576144a9341a">09375</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aa2ce7ddf8cb7ad9e6ebd576144a9341a">p1_rx_cdr_clr</a>                : 1;
<a name="l09376"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a7c7456dc6defa89d59e0b3bcd3a03b90">09376</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a7c7456dc6defa89d59e0b3bcd3a03b90">p1_rx_cdr_coast</a>              : 1;
<a name="l09377"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#acdc6a84203438df76b14379e91deeaec">09377</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#acdc6a84203438df76b14379e91deeaec">p1_rx_cdr_en</a>                 : 1;
<a name="l09378"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aabfc7223a81eb894245769a6afc50ec0">09378</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#aabfc7223a81eb894245769a6afc50ec0">p1_rx_dfe_en</a>                 : 1;
<a name="l09379"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a08d68d572486f1f782d50aac1b9d8604">09379</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a08d68d572486f1f782d50aac1b9d8604">p1_rx_agc_en</a>                 : 1;
<a name="l09380"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#ab09c48dfbc557b2863c5473179af04ad">09380</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#ab09c48dfbc557b2863c5473179af04ad">pq_rx_pcs_reset</a>              : 1;
<a name="l09381"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a05838414548fd974e673e713f2ec5eb2">09381</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a05838414548fd974e673e713f2ec5eb2">pq_rx_allow_pll_pd</a>           : 1;
<a name="l09382"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a6efceb09dac066f4dc29a83310c19471">09382</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a6efceb09dac066f4dc29a83310c19471">p1_rx_resetn</a>                 : 1;
<a name="l09383"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a4d3508f4887147fe1b7570c1b089d5c0">09383</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html#a4d3508f4887147fe1b7570c1b089d5c0">reserved_14_63</a>               : 50;
<a name="l09384"></a>09384 <span class="preprocessor">#endif</span>
<a name="l09385"></a>09385 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#a0f7505fcbe730b8da601ad3621991b7e">s</a>;
<a name="l09386"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#a9af6f8862983b13548092b35de043288">09386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">cvmx_gserx_rx_pwr_ctrl_p1_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#a9af6f8862983b13548092b35de043288">cn73xx</a>;
<a name="l09387"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#ad7209f03f4da01fd98de77728abc10cc">09387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">cvmx_gserx_rx_pwr_ctrl_p1_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#ad7209f03f4da01fd98de77728abc10cc">cn78xx</a>;
<a name="l09388"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#adbca16eac4fa53ee0003cc81e8a0daf9">09388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">cvmx_gserx_rx_pwr_ctrl_p1_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#adbca16eac4fa53ee0003cc81e8a0daf9">cn78xxp1</a>;
<a name="l09389"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#a07d85ddbc54eec194fb40ebc23a6b20b">09389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p1_1_1cvmx__gserx__rx__pwr__ctrl__p1__s.html">cvmx_gserx_rx_pwr_ctrl_p1_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html#a07d85ddbc54eec194fb40ebc23a6b20b">cnf75xx</a>;
<a name="l09390"></a>09390 };
<a name="l09391"></a><a class="code" href="cvmx-gserx-defs_8h.html#a1ad6f2c71f49ca5a7e70824ebc339932">09391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html" title="cvmx_gser::_rx_pwr_ctrl_p1">cvmx_gserx_rx_pwr_ctrl_p1</a> <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p1.html" title="cvmx_gser::_rx_pwr_ctrl_p1">cvmx_gserx_rx_pwr_ctrl_p1_t</a>;
<a name="l09392"></a>09392 <span class="comment"></span>
<a name="l09393"></a>09393 <span class="comment">/**</span>
<a name="l09394"></a>09394 <span class="comment"> * cvmx_gser#_rx_pwr_ctrl_p2</span>
<a name="l09395"></a>09395 <span class="comment"> *</span>
<a name="l09396"></a>09396 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09397"></a>09397 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09398"></a>09398 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09399"></a>09399 <span class="comment"> */</span>
<a name="l09400"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html">09400</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html" title="cvmx_gser::_rx_pwr_ctrl_p2">cvmx_gserx_rx_pwr_ctrl_p2</a> {
<a name="l09401"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#ad9e03660de821b17d524863c834a1a44">09401</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#ad9e03660de821b17d524863c834a1a44">u64</a>;
<a name="l09402"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">09402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">cvmx_gserx_rx_pwr_ctrl_p2_s</a> {
<a name="l09403"></a>09403 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09404"></a>09404 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25c1f58736029b305dae462824e7dc66">reserved_14_63</a>               : 50;
<a name="l09405"></a>09405     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a5ce0d87845db0c31b5e6e5b8600cb002">p2_rx_resetn</a>                 : 1;  <span class="comment">/**&lt; Place the receiver in reset (active low). */</span>
<a name="l09406"></a>09406     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#aee565c9fc50e2a05284b17ef178d131a">p2_rx_allow_pll_pd</a>           : 1;  <span class="comment">/**&lt; When asserted, it permits PLL powerdown (PLL is</span>
<a name="l09407"></a>09407 <span class="comment">                                                         powered down if all other factors permit). */</span>
<a name="l09408"></a>09408     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a8fa600e7ae24dbf022709f497fa16226">p2_rx_pcs_reset</a>              : 1;  <span class="comment">/**&lt; When asserted, the RX Power state machine puts the Raw PCS</span>
<a name="l09409"></a>09409 <span class="comment">                                                         RX logic in reset state to save power. */</span>
<a name="l09410"></a>09410     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25d1a8c5b0e2b7705be8cde9a81fcb94">p2_rx_agc_en</a>                 : 1;  <span class="comment">/**&lt; AGC enable. */</span>
<a name="l09411"></a>09411     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#ac3d10b568d39ecbeab833e9d5dc1d1b5">p2_rx_dfe_en</a>                 : 1;  <span class="comment">/**&lt; DFE enable. */</span>
<a name="l09412"></a>09412     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#afe5a95764ee55c04447f044502cd9005">p2_rx_cdr_en</a>                 : 1;  <span class="comment">/**&lt; CDR enable. */</span>
<a name="l09413"></a>09413     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a05c3b138e65711efb8417c61d174972a">p2_rx_cdr_coast</a>              : 1;  <span class="comment">/**&lt; CDR coast; freezes the frequency of the CDR. */</span>
<a name="l09414"></a>09414     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a55b3bca8e785f295c7ae79d109a71c11">p2_rx_cdr_clr</a>                : 1;  <span class="comment">/**&lt; CDR clear; clears the frequency register in the CDR. */</span>
<a name="l09415"></a>09415     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a45a5fc46b8046a7717d962dc2208ea6c">p2_rx_subblk_pd</a>              : 5;  <span class="comment">/**&lt; RX sub-block powerdown to RX:</span>
<a name="l09416"></a>09416 <span class="comment">                                                         &lt;4&gt; = CTLE.</span>
<a name="l09417"></a>09417 <span class="comment">                                                         &lt;3&gt; = Reserved.</span>
<a name="l09418"></a>09418 <span class="comment">                                                         &lt;2&gt; = Lane DLL.</span>
<a name="l09419"></a>09419 <span class="comment">                                                         &lt;1&gt; = DFE/Samplers.</span>
<a name="l09420"></a>09420 <span class="comment">                                                         &lt;0&gt; = Termination. */</span>
<a name="l09421"></a>09421     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a1cc6c4d612f5c4ef67a64522dc83e541">p2_rx_chpd</a>                   : 1;  <span class="comment">/**&lt; RX lane power down. */</span>
<a name="l09422"></a>09422 <span class="preprocessor">#else</span>
<a name="l09423"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a1cc6c4d612f5c4ef67a64522dc83e541">09423</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a1cc6c4d612f5c4ef67a64522dc83e541">p2_rx_chpd</a>                   : 1;
<a name="l09424"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a45a5fc46b8046a7717d962dc2208ea6c">09424</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a45a5fc46b8046a7717d962dc2208ea6c">p2_rx_subblk_pd</a>              : 5;
<a name="l09425"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a55b3bca8e785f295c7ae79d109a71c11">09425</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a55b3bca8e785f295c7ae79d109a71c11">p2_rx_cdr_clr</a>                : 1;
<a name="l09426"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a05c3b138e65711efb8417c61d174972a">09426</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a05c3b138e65711efb8417c61d174972a">p2_rx_cdr_coast</a>              : 1;
<a name="l09427"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#afe5a95764ee55c04447f044502cd9005">09427</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#afe5a95764ee55c04447f044502cd9005">p2_rx_cdr_en</a>                 : 1;
<a name="l09428"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#ac3d10b568d39ecbeab833e9d5dc1d1b5">09428</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#ac3d10b568d39ecbeab833e9d5dc1d1b5">p2_rx_dfe_en</a>                 : 1;
<a name="l09429"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25d1a8c5b0e2b7705be8cde9a81fcb94">09429</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25d1a8c5b0e2b7705be8cde9a81fcb94">p2_rx_agc_en</a>                 : 1;
<a name="l09430"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a8fa600e7ae24dbf022709f497fa16226">09430</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a8fa600e7ae24dbf022709f497fa16226">p2_rx_pcs_reset</a>              : 1;
<a name="l09431"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#aee565c9fc50e2a05284b17ef178d131a">09431</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#aee565c9fc50e2a05284b17ef178d131a">p2_rx_allow_pll_pd</a>           : 1;
<a name="l09432"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a5ce0d87845db0c31b5e6e5b8600cb002">09432</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a5ce0d87845db0c31b5e6e5b8600cb002">p2_rx_resetn</a>                 : 1;
<a name="l09433"></a><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25c1f58736029b305dae462824e7dc66">09433</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html#a25c1f58736029b305dae462824e7dc66">reserved_14_63</a>               : 50;
<a name="l09434"></a>09434 <span class="preprocessor">#endif</span>
<a name="l09435"></a>09435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a91480592b1ba797cd91377c158f73650">s</a>;
<a name="l09436"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a3b3d42d7f8059ed266405dc12e3050b1">09436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">cvmx_gserx_rx_pwr_ctrl_p2_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a3b3d42d7f8059ed266405dc12e3050b1">cn73xx</a>;
<a name="l09437"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a6ac006454eb80de408d43680f6bf5e85">09437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">cvmx_gserx_rx_pwr_ctrl_p2_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a6ac006454eb80de408d43680f6bf5e85">cn78xx</a>;
<a name="l09438"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a4b191883dfb8bfabdd695fcd848b755f">09438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">cvmx_gserx_rx_pwr_ctrl_p2_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a4b191883dfb8bfabdd695fcd848b755f">cn78xxp1</a>;
<a name="l09439"></a><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a2b5c95b6befaf0566e609ea77b4f6ad8">09439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__pwr__ctrl__p2_1_1cvmx__gserx__rx__pwr__ctrl__p2__s.html">cvmx_gserx_rx_pwr_ctrl_p2_s</a>    <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html#a2b5c95b6befaf0566e609ea77b4f6ad8">cnf75xx</a>;
<a name="l09440"></a>09440 };
<a name="l09441"></a><a class="code" href="cvmx-gserx-defs_8h.html#a04a24ac5af39ad443d78817d5126561c">09441</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html" title="cvmx_gser::_rx_pwr_ctrl_p2">cvmx_gserx_rx_pwr_ctrl_p2</a> <a class="code" href="unioncvmx__gserx__rx__pwr__ctrl__p2.html" title="cvmx_gser::_rx_pwr_ctrl_p2">cvmx_gserx_rx_pwr_ctrl_p2_t</a>;
<a name="l09442"></a>09442 <span class="comment"></span>
<a name="l09443"></a>09443 <span class="comment">/**</span>
<a name="l09444"></a>09444 <span class="comment"> * cvmx_gser#_rx_txdir_ctrl_0</span>
<a name="l09445"></a>09445 <span class="comment"> *</span>
<a name="l09446"></a>09446 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09447"></a>09447 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09448"></a>09448 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09449"></a>09449 <span class="comment"> */</span>
<a name="l09450"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html">09450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html" title="cvmx_gser::_rx_txdir_ctrl_0">cvmx_gserx_rx_txdir_ctrl_0</a> {
<a name="l09451"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#acf8c0e5dd271c7b7686f5b583a248b4e">09451</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#acf8c0e5dd271c7b7686f5b583a248b4e">u64</a>;
<a name="l09452"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">09452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">cvmx_gserx_rx_txdir_ctrl_0_s</a> {
<a name="l09453"></a>09453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09454"></a>09454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ace85e4770cd2001fa5752957863adb4a">reserved_13_63</a>               : 51;
<a name="l09455"></a>09455     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a5f7d7b5811a7995dffae38d5c5c8a935">rx_boost_hi_thrs</a>             : 4;  <span class="comment">/**&lt; The high threshold for RX boost.</span>
<a name="l09456"></a>09456 <span class="comment">                                                         The far-end TX POST direction output, pcs_mac_rx_txpost_dir, is set to</span>
<a name="l09457"></a>09457 <span class="comment">                                                         INCREMENT if the local RX boost value from the VMA (after RX-EQ) is</span>
<a name="l09458"></a>09458 <span class="comment">                                                         higher than this value, and the local RX tap1 value is higher than its</span>
<a name="l09459"></a>09459 <span class="comment">                                                         high threshold GSER()_RX_TXDIR_CTRL_1[RX_TAP1_HI_THRS].</span>
<a name="l09460"></a>09460 <span class="comment">                                                         Note, that if GSER()_RX_TXDIR_CTRL_1[RX_TAP1_CHG_DIR]=1 then</span>
<a name="l09461"></a>09461 <span class="comment">                                                         the direction is DECREMENT. */</span>
<a name="l09462"></a>09462     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a2ec42f7981f6d129dae27f37b116e7cf">rx_boost_lo_thrs</a>             : 4;  <span class="comment">/**&lt; The low threshold for RX boost.</span>
<a name="l09463"></a>09463 <span class="comment">                                                         The far-end TX POST direction output, pcs_mac_rx_txpost_dir, is set to</span>
<a name="l09464"></a>09464 <span class="comment">                                                         DECREMENT if the local RX boost value from the VMA (after RX-EQ) is</span>
<a name="l09465"></a>09465 <span class="comment">                                                         lower than this value, and the local RX tap1 value is lower than its</span>
<a name="l09466"></a>09466 <span class="comment">                                                         low threshold GSER()_RX_TXDIR_CTRL_1[RX_TAP1_LO_THRS].</span>
<a name="l09467"></a>09467 <span class="comment">                                                         Note, that if GSER()_RX_TXDIR_CTRL_1[RX_TAP1_CHG_DIR]=1 then</span>
<a name="l09468"></a>09468 <span class="comment">                                                         the direction is INCREMENT. */</span>
<a name="l09469"></a>09469     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ad5346652b8e84fe47834fb815362e65b">rx_boost_hi_val</a>              : 5;  <span class="comment">/**&lt; The far-end TX POST direction output, pcs_mac_rx_txpost_dir,</span>
<a name="l09470"></a>09470 <span class="comment">                                                         is set to INCREMENT if the local RX boost value from the VMA (after RX-EQ)</span>
<a name="l09471"></a>09471 <span class="comment">                                                         equals RX_BOOST_HI_VAL.</span>
<a name="l09472"></a>09472 <span class="comment">                                                         Note, that if GSER()_RX_TXDIR_CTRL_1[RX_TAP1_CHG_DIR]=1 then</span>
<a name="l09473"></a>09473 <span class="comment">                                                         the direction is DECREMENT.</span>
<a name="l09474"></a>09474 <span class="comment">                                                         To disable the check against RX_BOOST_HI_VAL, assert RX_BOOST_HI_VAL[4]. */</span>
<a name="l09475"></a>09475 <span class="preprocessor">#else</span>
<a name="l09476"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ad5346652b8e84fe47834fb815362e65b">09476</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ad5346652b8e84fe47834fb815362e65b">rx_boost_hi_val</a>              : 5;
<a name="l09477"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a2ec42f7981f6d129dae27f37b116e7cf">09477</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a2ec42f7981f6d129dae27f37b116e7cf">rx_boost_lo_thrs</a>             : 4;
<a name="l09478"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a5f7d7b5811a7995dffae38d5c5c8a935">09478</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#a5f7d7b5811a7995dffae38d5c5c8a935">rx_boost_hi_thrs</a>             : 4;
<a name="l09479"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ace85e4770cd2001fa5752957863adb4a">09479</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html#ace85e4770cd2001fa5752957863adb4a">reserved_13_63</a>               : 51;
<a name="l09480"></a>09480 <span class="preprocessor">#endif</span>
<a name="l09481"></a>09481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a28509acbbe15a61ca046355e19c766be">s</a>;
<a name="l09482"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#ac10d91fe516523ae18e89b0956efd5ae">09482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">cvmx_gserx_rx_txdir_ctrl_0_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#ac10d91fe516523ae18e89b0956efd5ae">cn73xx</a>;
<a name="l09483"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a2ae1093eae7dc81453c00d1f86a13b84">09483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">cvmx_gserx_rx_txdir_ctrl_0_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a2ae1093eae7dc81453c00d1f86a13b84">cn78xx</a>;
<a name="l09484"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a8949be9e2d8ead6be0edb43ce12bea8e">09484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">cvmx_gserx_rx_txdir_ctrl_0_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a8949be9e2d8ead6be0edb43ce12bea8e">cn78xxp1</a>;
<a name="l09485"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a23c6da8c58ac9ac8508028ca320da4b5">09485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__0_1_1cvmx__gserx__rx__txdir__ctrl__0__s.html">cvmx_gserx_rx_txdir_ctrl_0_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html#a23c6da8c58ac9ac8508028ca320da4b5">cnf75xx</a>;
<a name="l09486"></a>09486 };
<a name="l09487"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0fe5c2cbe5d0397adb3716f199ab8674">09487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html" title="cvmx_gser::_rx_txdir_ctrl_0">cvmx_gserx_rx_txdir_ctrl_0</a> <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__0.html" title="cvmx_gser::_rx_txdir_ctrl_0">cvmx_gserx_rx_txdir_ctrl_0_t</a>;
<a name="l09488"></a>09488 <span class="comment"></span>
<a name="l09489"></a>09489 <span class="comment">/**</span>
<a name="l09490"></a>09490 <span class="comment"> * cvmx_gser#_rx_txdir_ctrl_1</span>
<a name="l09491"></a>09491 <span class="comment"> *</span>
<a name="l09492"></a>09492 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09493"></a>09493 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09494"></a>09494 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09495"></a>09495 <span class="comment"> */</span>
<a name="l09496"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html">09496</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html" title="cvmx_gser::_rx_txdir_ctrl_1">cvmx_gserx_rx_txdir_ctrl_1</a> {
<a name="l09497"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#a5fb5e4fdca18a39cf01fddfa3779f14b">09497</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#a5fb5e4fdca18a39cf01fddfa3779f14b">u64</a>;
<a name="l09498"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">09498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">cvmx_gserx_rx_txdir_ctrl_1_s</a> {
<a name="l09499"></a>09499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09500"></a>09500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab07bc2be633f99fa628bdbdbd7d8ffd2">reserved_12_63</a>               : 52;
<a name="l09501"></a>09501     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab15ba118dcda9187ae26f8a4f12331e7">rx_precorr_chg_dir</a>           : 1;  <span class="comment">/**&lt; When asserted, the default direction output for the far-end TX Pre is reversed. */</span>
<a name="l09502"></a>09502     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#aa894562c2bd30ea457075a19c081dba6">rx_tap1_chg_dir</a>              : 1;  <span class="comment">/**&lt; When asserted, the default direction output for the far-end TX Post is reversed. */</span>
<a name="l09503"></a>09503     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#a82423d8263b5497c7e82f22ee75ebc3b">rx_tap1_hi_thrs</a>              : 5;  <span class="comment">/**&lt; The high threshold for the local RX Tap1 count.</span>
<a name="l09504"></a>09504 <span class="comment">                                                         The far-end TX POST direction output, pcs_mac_rx_txpost_dir,</span>
<a name="l09505"></a>09505 <span class="comment">                                                         is set to increment if the local RX tap1 value from the VMA (after RX-EQ)</span>
<a name="l09506"></a>09506 <span class="comment">                                                         is higher than this value, and the local RX boost value is higher than</span>
<a name="l09507"></a>09507 <span class="comment">                                                         its high threshold GSER()_RX_TXDIR_CTRL_0[RX_BOOST_HI_THRS].</span>
<a name="l09508"></a>09508 <span class="comment">                                                         If GSER()_RX_TXDIR_CTRL_1[RX_TAP1_CHG_DIR]=1 then</span>
<a name="l09509"></a>09509 <span class="comment">                                                         the direction is decrement. */</span>
<a name="l09510"></a>09510     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ad03b58e36cd3595118866b36579c96c0">rx_tap1_lo_thrs</a>              : 5;  <span class="comment">/**&lt; The low threshold for the local RX Tap1 count.</span>
<a name="l09511"></a>09511 <span class="comment">                                                         The far-end TX POST direction output, pcs_mac_rx_txpost_dir,</span>
<a name="l09512"></a>09512 <span class="comment">                                                         is set to decrement if the local RX tap1 value from the VMA (after RX-EQ)</span>
<a name="l09513"></a>09513 <span class="comment">                                                         is lower than this value, and the local RX boost value is lower than</span>
<a name="l09514"></a>09514 <span class="comment">                                                         its low threshold GSER()_RX_TXDIR_CTRL_0[RX_BOOST_LO_THRS].</span>
<a name="l09515"></a>09515 <span class="comment">                                                         If GSER()_RX_TXDIR_CTRL_1[RX_TAP1_CHG_DIR]=1 then</span>
<a name="l09516"></a>09516 <span class="comment">                                                         the direction is increment. */</span>
<a name="l09517"></a>09517 <span class="preprocessor">#else</span>
<a name="l09518"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ad03b58e36cd3595118866b36579c96c0">09518</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ad03b58e36cd3595118866b36579c96c0">rx_tap1_lo_thrs</a>              : 5;
<a name="l09519"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#a82423d8263b5497c7e82f22ee75ebc3b">09519</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#a82423d8263b5497c7e82f22ee75ebc3b">rx_tap1_hi_thrs</a>              : 5;
<a name="l09520"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#aa894562c2bd30ea457075a19c081dba6">09520</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#aa894562c2bd30ea457075a19c081dba6">rx_tap1_chg_dir</a>              : 1;
<a name="l09521"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab15ba118dcda9187ae26f8a4f12331e7">09521</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab15ba118dcda9187ae26f8a4f12331e7">rx_precorr_chg_dir</a>           : 1;
<a name="l09522"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab07bc2be633f99fa628bdbdbd7d8ffd2">09522</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html#ab07bc2be633f99fa628bdbdbd7d8ffd2">reserved_12_63</a>               : 52;
<a name="l09523"></a>09523 <span class="preprocessor">#endif</span>
<a name="l09524"></a>09524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#a5fc61fd49168aa382f5111c15dedfcdd">s</a>;
<a name="l09525"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#ab3d5e2f2502a0492df83169246a3c79c">09525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">cvmx_gserx_rx_txdir_ctrl_1_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#ab3d5e2f2502a0492df83169246a3c79c">cn73xx</a>;
<a name="l09526"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#af015b7d663cc9499cd8ad9c3ba41bf3a">09526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">cvmx_gserx_rx_txdir_ctrl_1_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#af015b7d663cc9499cd8ad9c3ba41bf3a">cn78xx</a>;
<a name="l09527"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#aed4cbc1828772f2933ebe7225fdb5d48">09527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">cvmx_gserx_rx_txdir_ctrl_1_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#aed4cbc1828772f2933ebe7225fdb5d48">cn78xxp1</a>;
<a name="l09528"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#aac8741f3d2fd38234b13c6c7b3c55497">09528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__1_1_1cvmx__gserx__rx__txdir__ctrl__1__s.html">cvmx_gserx_rx_txdir_ctrl_1_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html#aac8741f3d2fd38234b13c6c7b3c55497">cnf75xx</a>;
<a name="l09529"></a>09529 };
<a name="l09530"></a><a class="code" href="cvmx-gserx-defs_8h.html#a07a62d144aaf82ba981cd09470547762">09530</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html" title="cvmx_gser::_rx_txdir_ctrl_1">cvmx_gserx_rx_txdir_ctrl_1</a> <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__1.html" title="cvmx_gser::_rx_txdir_ctrl_1">cvmx_gserx_rx_txdir_ctrl_1_t</a>;
<a name="l09531"></a>09531 <span class="comment"></span>
<a name="l09532"></a>09532 <span class="comment">/**</span>
<a name="l09533"></a>09533 <span class="comment"> * cvmx_gser#_rx_txdir_ctrl_2</span>
<a name="l09534"></a>09534 <span class="comment"> *</span>
<a name="l09535"></a>09535 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l09536"></a>09536 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l09537"></a>09537 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09538"></a>09538 <span class="comment"> */</span>
<a name="l09539"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html">09539</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html" title="cvmx_gser::_rx_txdir_ctrl_2">cvmx_gserx_rx_txdir_ctrl_2</a> {
<a name="l09540"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a3f33cb5cb1407c5ab610e3bd98df3ae8">09540</a>     uint64_t <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a3f33cb5cb1407c5ab610e3bd98df3ae8">u64</a>;
<a name="l09541"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">09541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">cvmx_gserx_rx_txdir_ctrl_2_s</a> {
<a name="l09542"></a>09542 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09543"></a>09543 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a77c47ca927e9571cb5a1bcb1239ede75">reserved_16_63</a>               : 48;
<a name="l09544"></a>09544     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a939050b9139bb0d2eb5d05a120fb7283">rx_precorr_hi_thrs</a>           : 8;  <span class="comment">/**&lt; High threshold for RX precursor correlation count.</span>
<a name="l09545"></a>09545 <span class="comment">                                                         The far-end TX PRE direction output, pcs_mac_rx_txpre_dir, is set to</span>
<a name="l09546"></a>09546 <span class="comment">                                                         DECREMENT if the local RX precursor correlation count from the VMA (after RX-EQ)</span>
<a name="l09547"></a>09547 <span class="comment">                                                         is lower than this value.</span>
<a name="l09548"></a>09548 <span class="comment">                                                         Note, that if GSER()_RX_TXDIR_CTRL_1[RX_PRECORR_CHG_DIR]=1 then</span>
<a name="l09549"></a>09549 <span class="comment">                                                         the direction is INCREMENT. */</span>
<a name="l09550"></a>09550     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a0a07170d9f368302e8fca1dd9bc9fef7">rx_precorr_lo_thrs</a>           : 8;  <span class="comment">/**&lt; Low threshold for RX precursor correlation count.</span>
<a name="l09551"></a>09551 <span class="comment">                                                         The far-end TX PRE direction output, pcs_mac_rx_txpre_dir, is set to</span>
<a name="l09552"></a>09552 <span class="comment">                                                         INCREMENT if the local RX precursor correlation count from the VMA (after RX-EQ)</span>
<a name="l09553"></a>09553 <span class="comment">                                                         is lower than this value.</span>
<a name="l09554"></a>09554 <span class="comment">                                                         Note, that if GSER()_RX_TXDIR_CTRL_1[RX_PRECORR_CHG_DIR]=1 then</span>
<a name="l09555"></a>09555 <span class="comment">                                                         the direction is DECREMENT. */</span>
<a name="l09556"></a>09556 <span class="preprocessor">#else</span>
<a name="l09557"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a0a07170d9f368302e8fca1dd9bc9fef7">09557</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a0a07170d9f368302e8fca1dd9bc9fef7">rx_precorr_lo_thrs</a>           : 8;
<a name="l09558"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a939050b9139bb0d2eb5d05a120fb7283">09558</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a939050b9139bb0d2eb5d05a120fb7283">rx_precorr_hi_thrs</a>           : 8;
<a name="l09559"></a><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a77c47ca927e9571cb5a1bcb1239ede75">09559</a>     uint64_t <a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html#a77c47ca927e9571cb5a1bcb1239ede75">reserved_16_63</a>               : 48;
<a name="l09560"></a>09560 <span class="preprocessor">#endif</span>
<a name="l09561"></a>09561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a5e4f3853c3643b5f3433be35e1c1bf58">s</a>;
<a name="l09562"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a3506aed47bfd6c9b7bcb643e0a164119">09562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">cvmx_gserx_rx_txdir_ctrl_2_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a3506aed47bfd6c9b7bcb643e0a164119">cn73xx</a>;
<a name="l09563"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a90e75abd143a8ed106f7e3ddc3a2d504">09563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">cvmx_gserx_rx_txdir_ctrl_2_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a90e75abd143a8ed106f7e3ddc3a2d504">cn78xx</a>;
<a name="l09564"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a671de728a232d3f92ea2f73d4b711d79">09564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">cvmx_gserx_rx_txdir_ctrl_2_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#a671de728a232d3f92ea2f73d4b711d79">cn78xxp1</a>;
<a name="l09565"></a><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#ab922c85e3891b1495c041af7955c961b">09565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__rx__txdir__ctrl__2_1_1cvmx__gserx__rx__txdir__ctrl__2__s.html">cvmx_gserx_rx_txdir_ctrl_2_s</a>   <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html#ab922c85e3891b1495c041af7955c961b">cnf75xx</a>;
<a name="l09566"></a>09566 };
<a name="l09567"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6c3b659e564491617df0e8a131336097">09567</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html" title="cvmx_gser::_rx_txdir_ctrl_2">cvmx_gserx_rx_txdir_ctrl_2</a> <a class="code" href="unioncvmx__gserx__rx__txdir__ctrl__2.html" title="cvmx_gser::_rx_txdir_ctrl_2">cvmx_gserx_rx_txdir_ctrl_2_t</a>;
<a name="l09568"></a>09568 <span class="comment"></span>
<a name="l09569"></a>09569 <span class="comment">/**</span>
<a name="l09570"></a>09570 <span class="comment"> * cvmx_gser#_sata_cfg</span>
<a name="l09571"></a>09571 <span class="comment"> *</span>
<a name="l09572"></a>09572 <span class="comment"> * SATA Config Enable.</span>
<a name="l09573"></a>09573 <span class="comment"> *</span>
<a name="l09574"></a>09574 <span class="comment"> */</span>
<a name="l09575"></a><a class="code" href="unioncvmx__gserx__sata__cfg.html">09575</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__cfg.html" title="cvmx_gser::_sata_cfg">cvmx_gserx_sata_cfg</a> {
<a name="l09576"></a><a class="code" href="unioncvmx__gserx__sata__cfg.html#ab38e115438d0886ad770380272263ecd">09576</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__cfg.html#ab38e115438d0886ad770380272263ecd">u64</a>;
<a name="l09577"></a><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html">09577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html">cvmx_gserx_sata_cfg_s</a> {
<a name="l09578"></a>09578 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09579"></a>09579 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a652dee903e19529d367ea1eb824abfc9">reserved_1_63</a>                : 63;
<a name="l09580"></a>09580     uint64_t <a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a2c024c1a31a970d27603fa8b8f2bb670">sata_en</a>                      : 1;  <span class="comment">/**&lt; When set, DLM2 is configured for SATA (as opposed to PCIE). */</span>
<a name="l09581"></a>09581 <span class="preprocessor">#else</span>
<a name="l09582"></a><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a2c024c1a31a970d27603fa8b8f2bb670">09582</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a2c024c1a31a970d27603fa8b8f2bb670">sata_en</a>                      : 1;
<a name="l09583"></a><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a652dee903e19529d367ea1eb824abfc9">09583</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html#a652dee903e19529d367ea1eb824abfc9">reserved_1_63</a>                : 63;
<a name="l09584"></a>09584 <span class="preprocessor">#endif</span>
<a name="l09585"></a>09585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__cfg.html#afba83b18d72d646ef01c325f1b71eee9">s</a>;
<a name="l09586"></a><a class="code" href="unioncvmx__gserx__sata__cfg.html#aaf1652d6246c0beece45d9392e3c78a9">09586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html">cvmx_gserx_sata_cfg_s</a>          <a class="code" href="unioncvmx__gserx__sata__cfg.html#aaf1652d6246c0beece45d9392e3c78a9">cn70xx</a>;
<a name="l09587"></a><a class="code" href="unioncvmx__gserx__sata__cfg.html#a4b7170efe503406e7afe3f09e001d141">09587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__cfg_1_1cvmx__gserx__sata__cfg__s.html">cvmx_gserx_sata_cfg_s</a>          <a class="code" href="unioncvmx__gserx__sata__cfg.html#a4b7170efe503406e7afe3f09e001d141">cn70xxp1</a>;
<a name="l09588"></a>09588 };
<a name="l09589"></a><a class="code" href="cvmx-gserx-defs_8h.html#a65728291e6b64ac615ccef17cd13d557">09589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__cfg.html" title="cvmx_gser::_sata_cfg">cvmx_gserx_sata_cfg</a> <a class="code" href="unioncvmx__gserx__sata__cfg.html" title="cvmx_gser::_sata_cfg">cvmx_gserx_sata_cfg_t</a>;
<a name="l09590"></a>09590 <span class="comment"></span>
<a name="l09591"></a>09591 <span class="comment">/**</span>
<a name="l09592"></a>09592 <span class="comment"> * cvmx_gser#_sata_lane#_tx_amp#</span>
<a name="l09593"></a>09593 <span class="comment"> *</span>
<a name="l09594"></a>09594 <span class="comment"> * SATA lane TX launch amplitude at Gen 1, 2 and 3 speeds.</span>
<a name="l09595"></a>09595 <span class="comment"> * * AMP(0) is for Gen1.</span>
<a name="l09596"></a>09596 <span class="comment"> * * AMP(1) is for Gen2.</span>
<a name="l09597"></a>09597 <span class="comment"> * * AMP(2) is for Gen3.</span>
<a name="l09598"></a>09598 <span class="comment"> */</span>
<a name="l09599"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html">09599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html" title="cvmx_gser::_sata_lane::_tx_amp#">cvmx_gserx_sata_lanex_tx_ampx</a> {
<a name="l09600"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#a1c96a58177246f16ecdb0f1ad6165ea6">09600</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#a1c96a58177246f16ecdb0f1ad6165ea6">u64</a>;
<a name="l09601"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html">09601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html">cvmx_gserx_sata_lanex_tx_ampx_s</a> {
<a name="l09602"></a>09602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09603"></a>09603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a7ca5ff6ddb6168ada73c652237bdca83">reserved_7_63</a>                : 57;
<a name="l09604"></a>09604     uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a2770da57cdf4dcd0eb0ca9350d7665de">tx_amp_gen</a>                   : 7;  <span class="comment">/**&lt; This status value sets the TX driver launch amplitude in the</span>
<a name="l09605"></a>09605 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09606"></a>09606 <span class="comment">                                                         rates. Used for tuning at the board level for RX eye compliance.</span>
<a name="l09607"></a>09607 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09608"></a>09608 <span class="preprocessor">#else</span>
<a name="l09609"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a2770da57cdf4dcd0eb0ca9350d7665de">09609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a2770da57cdf4dcd0eb0ca9350d7665de">tx_amp_gen</a>                   : 7;
<a name="l09610"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a7ca5ff6ddb6168ada73c652237bdca83">09610</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html#a7ca5ff6ddb6168ada73c652237bdca83">reserved_7_63</a>                : 57;
<a name="l09611"></a>09611 <span class="preprocessor">#endif</span>
<a name="l09612"></a>09612 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#ade1cf77fbd8292e7c0eccf8d005df410">s</a>;
<a name="l09613"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#a4552ad9ccdecbc9ccb38fe705c325f8f">09613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html">cvmx_gserx_sata_lanex_tx_ampx_s</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#a4552ad9ccdecbc9ccb38fe705c325f8f">cn73xx</a>;
<a name="l09614"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#ac8b89c4a2fe542bb11ae2f36cbd78b8f">09614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__ampx_1_1cvmx__gserx__sata__lanex__tx__ampx__s.html">cvmx_gserx_sata_lanex_tx_ampx_s</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html#ac8b89c4a2fe542bb11ae2f36cbd78b8f">cnf75xx</a>;
<a name="l09615"></a>09615 };
<a name="l09616"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaab7a9d9bce2f0a26b400446e7205bbb">09616</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html" title="cvmx_gser::_sata_lane::_tx_amp#">cvmx_gserx_sata_lanex_tx_ampx</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__ampx.html" title="cvmx_gser::_sata_lane::_tx_amp#">cvmx_gserx_sata_lanex_tx_ampx_t</a>;
<a name="l09617"></a>09617 <span class="comment"></span>
<a name="l09618"></a>09618 <span class="comment">/**</span>
<a name="l09619"></a>09619 <span class="comment"> * cvmx_gser#_sata_lane#_tx_preemph#</span>
<a name="l09620"></a>09620 <span class="comment"> *</span>
<a name="l09621"></a>09621 <span class="comment"> * SATA TX preemphasis at Gen 1, 2 and 3 speeds. The values of the CSR</span>
<a name="l09622"></a>09622 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09623"></a>09623 <span class="comment"> * * PREEMPH(0) is for Gen1.</span>
<a name="l09624"></a>09624 <span class="comment"> * * PREEMPH(1) is for Gen2.</span>
<a name="l09625"></a>09625 <span class="comment"> * * PREEMPH(2) is for Gen3.</span>
<a name="l09626"></a>09626 <span class="comment"> */</span>
<a name="l09627"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html">09627</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html" title="cvmx_gser::_sata_lane::_tx_preemph#">cvmx_gserx_sata_lanex_tx_preemphx</a> {
<a name="l09628"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#a6797bd6e21f19bdf305a02f9c97fa1d5">09628</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#a6797bd6e21f19bdf305a02f9c97fa1d5">u64</a>;
<a name="l09629"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html">09629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html">cvmx_gserx_sata_lanex_tx_preemphx_s</a> {
<a name="l09630"></a>09630 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09631"></a>09631 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a458484863a3334697a0eb1256dfe73ef">reserved_7_63</a>                : 57;
<a name="l09632"></a>09632     uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a0e727a3f3244b49cf031b9d76b906ac8">tx_preemph</a>                   : 7;  <span class="comment">/**&lt; This static value sets the TX driver de-emphasis value in the</span>
<a name="l09633"></a>09633 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09634"></a>09634 <span class="comment">                                                         rates. Used for tuning at the board level for RX eye compliance.</span>
<a name="l09635"></a>09635 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09636"></a>09636 <span class="preprocessor">#else</span>
<a name="l09637"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a0e727a3f3244b49cf031b9d76b906ac8">09637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a0e727a3f3244b49cf031b9d76b906ac8">tx_preemph</a>                   : 7;
<a name="l09638"></a><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a458484863a3334697a0eb1256dfe73ef">09638</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html#a458484863a3334697a0eb1256dfe73ef">reserved_7_63</a>                : 57;
<a name="l09639"></a>09639 <span class="preprocessor">#endif</span>
<a name="l09640"></a>09640 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#a48d01fd2801715d88aa9b71cc63562c7">s</a>;
<a name="l09641"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#a0e05d9dceaf6ea6dfab3b003a4316fd0">09641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html">cvmx_gserx_sata_lanex_tx_preemphx_s</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#a0e05d9dceaf6ea6dfab3b003a4316fd0">cn73xx</a>;
<a name="l09642"></a><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#af5c674b9236b859abe07b28c1589a695">09642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lanex__tx__preemphx_1_1cvmx__gserx__sata__lanex__tx__preemphx__s.html">cvmx_gserx_sata_lanex_tx_preemphx_s</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html#af5c674b9236b859abe07b28c1589a695">cnf75xx</a>;
<a name="l09643"></a>09643 };
<a name="l09644"></a><a class="code" href="cvmx-gserx-defs_8h.html#a356b2e0b8a4caffd8152bfaad8a2cb2b">09644</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html" title="cvmx_gser::_sata_lane::_tx_preemph#">cvmx_gserx_sata_lanex_tx_preemphx</a> <a class="code" href="unioncvmx__gserx__sata__lanex__tx__preemphx.html" title="cvmx_gser::_sata_lane::_tx_preemph#">cvmx_gserx_sata_lanex_tx_preemphx_t</a>;
<a name="l09645"></a>09645 <span class="comment"></span>
<a name="l09646"></a>09646 <span class="comment">/**</span>
<a name="l09647"></a>09647 <span class="comment"> * cvmx_gser#_sata_lane_rst</span>
<a name="l09648"></a>09648 <span class="comment"> *</span>
<a name="l09649"></a>09649 <span class="comment"> * Lane Reset Control.</span>
<a name="l09650"></a>09650 <span class="comment"> *</span>
<a name="l09651"></a>09651 <span class="comment"> */</span>
<a name="l09652"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html">09652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lane__rst.html" title="cvmx_gser::_sata_lane_rst">cvmx_gserx_sata_lane_rst</a> {
<a name="l09653"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html#ab9f993f6fe8d4451f4f6b4fb9aad1a15">09653</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#ab9f993f6fe8d4451f4f6b4fb9aad1a15">u64</a>;
<a name="l09654"></a><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">09654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">cvmx_gserx_sata_lane_rst_s</a> {
<a name="l09655"></a>09655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09656"></a>09656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#aa39bc19fca23f7fc2cabb0de0e8374fb">reserved_2_63</a>                : 62;
<a name="l09657"></a>09657     uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#ab6599c828c503a6c272fe08bd7cccd50">l1_rst</a>                       : 1;  <span class="comment">/**&lt; Independent reset for lane 1.</span>
<a name="l09658"></a>09658 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09659"></a>09659     uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#acc59584ae9c38bb030da362c62205ba1">l0_rst</a>                       : 1;  <span class="comment">/**&lt; Independent reset for lane 0.</span>
<a name="l09660"></a>09660 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09661"></a>09661 <span class="preprocessor">#else</span>
<a name="l09662"></a><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#acc59584ae9c38bb030da362c62205ba1">09662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#acc59584ae9c38bb030da362c62205ba1">l0_rst</a>                       : 1;
<a name="l09663"></a><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#ab6599c828c503a6c272fe08bd7cccd50">09663</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#ab6599c828c503a6c272fe08bd7cccd50">l1_rst</a>                       : 1;
<a name="l09664"></a><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#aa39bc19fca23f7fc2cabb0de0e8374fb">09664</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html#aa39bc19fca23f7fc2cabb0de0e8374fb">reserved_2_63</a>                : 62;
<a name="l09665"></a>09665 <span class="preprocessor">#endif</span>
<a name="l09666"></a>09666 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#ae744674d27d42245a92c2f18d971811b">s</a>;
<a name="l09667"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a200c80b2d48a448f23eef87bb83a0e74">09667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">cvmx_gserx_sata_lane_rst_s</a>     <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a200c80b2d48a448f23eef87bb83a0e74">cn70xx</a>;
<a name="l09668"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html#ad6cce3515fa4be163fd70b8f74ee6d21">09668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">cvmx_gserx_sata_lane_rst_s</a>     <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#ad6cce3515fa4be163fd70b8f74ee6d21">cn70xxp1</a>;
<a name="l09669"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a2bcb0d1f94ffa9cf86322941ff6e35df">09669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">cvmx_gserx_sata_lane_rst_s</a>     <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a2bcb0d1f94ffa9cf86322941ff6e35df">cn73xx</a>;
<a name="l09670"></a><a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a2eadf4ef9c4c89b257483e9b0afcdbec">09670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__lane__rst_1_1cvmx__gserx__sata__lane__rst__s.html">cvmx_gserx_sata_lane_rst_s</a>     <a class="code" href="unioncvmx__gserx__sata__lane__rst.html#a2eadf4ef9c4c89b257483e9b0afcdbec">cnf75xx</a>;
<a name="l09671"></a>09671 };
<a name="l09672"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad27f8a98a5143a62ea424b8d8fbb845d">09672</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__lane__rst.html" title="cvmx_gser::_sata_lane_rst">cvmx_gserx_sata_lane_rst</a> <a class="code" href="unioncvmx__gserx__sata__lane__rst.html" title="cvmx_gser::_sata_lane_rst">cvmx_gserx_sata_lane_rst_t</a>;
<a name="l09673"></a>09673 <span class="comment"></span>
<a name="l09674"></a>09674 <span class="comment">/**</span>
<a name="l09675"></a>09675 <span class="comment"> * cvmx_gser#_sata_p0_tx_amp_gen#</span>
<a name="l09676"></a>09676 <span class="comment"> *</span>
<a name="l09677"></a>09677 <span class="comment"> * SATA Lane 0 Tx Launch Amplitude at Gen 1,2 and 3 Speeds.</span>
<a name="l09678"></a>09678 <span class="comment"> *</span>
<a name="l09679"></a>09679 <span class="comment"> */</span>
<a name="l09680"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html">09680</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html" title="cvmx_gser::_sata_p0_tx_amp_gen#">cvmx_gserx_sata_p0_tx_amp_genx</a> {
<a name="l09681"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#a012254e8c2b0ae44a17421a074567348">09681</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#a012254e8c2b0ae44a17421a074567348">u64</a>;
<a name="l09682"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html">09682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html">cvmx_gserx_sata_p0_tx_amp_genx_s</a> {
<a name="l09683"></a>09683 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09684"></a>09684 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#a23e1b58669ce6f888e4952d7132ed209">reserved_7_63</a>                : 57;
<a name="l09685"></a>09685     uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#aef70697a50b3fba9fe701cbdc0c84c49">tx_amp_gen</a>                   : 7;  <span class="comment">/**&lt; This status value sets the TX driver launch amplitude in the</span>
<a name="l09686"></a>09686 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09687"></a>09687 <span class="comment">                                                         rates. Used for tuning at the board level for RX eye compliance. */</span>
<a name="l09688"></a>09688 <span class="preprocessor">#else</span>
<a name="l09689"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#aef70697a50b3fba9fe701cbdc0c84c49">09689</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#aef70697a50b3fba9fe701cbdc0c84c49">tx_amp_gen</a>                   : 7;
<a name="l09690"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#a23e1b58669ce6f888e4952d7132ed209">09690</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html#a23e1b58669ce6f888e4952d7132ed209">reserved_7_63</a>                : 57;
<a name="l09691"></a>09691 <span class="preprocessor">#endif</span>
<a name="l09692"></a>09692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#ad40e084d1731746e923fa54c2e4b2c4c">s</a>;
<a name="l09693"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#a790f1dff3531eb16a54cf964e490ee67">09693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html">cvmx_gserx_sata_p0_tx_amp_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#a790f1dff3531eb16a54cf964e490ee67">cn70xx</a>;
<a name="l09694"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#afdc10c5766a5b027b75059e9f41f67e5">09694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__amp__genx_1_1cvmx__gserx__sata__p0__tx__amp__genx__s.html">cvmx_gserx_sata_p0_tx_amp_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html#afdc10c5766a5b027b75059e9f41f67e5">cn70xxp1</a>;
<a name="l09695"></a>09695 };
<a name="l09696"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0f501061af5bbb8e9250cc3abe78be2e">09696</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html" title="cvmx_gser::_sata_p0_tx_amp_gen#">cvmx_gserx_sata_p0_tx_amp_genx</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__amp__genx.html" title="cvmx_gser::_sata_p0_tx_amp_gen#">cvmx_gserx_sata_p0_tx_amp_genx_t</a>;
<a name="l09697"></a>09697 <span class="comment"></span>
<a name="l09698"></a>09698 <span class="comment">/**</span>
<a name="l09699"></a>09699 <span class="comment"> * cvmx_gser#_sata_p0_tx_preemph_gen#</span>
<a name="l09700"></a>09700 <span class="comment"> *</span>
<a name="l09701"></a>09701 <span class="comment"> * SATA Lane 0 Tx Pre-emphasis at Gen 1,2 and 3 Speeds.</span>
<a name="l09702"></a>09702 <span class="comment"> *</span>
<a name="l09703"></a>09703 <span class="comment"> */</span>
<a name="l09704"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html">09704</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html" title="cvmx_gser::_sata_p0_tx_preemph_gen#">cvmx_gserx_sata_p0_tx_preemph_genx</a> {
<a name="l09705"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a1a94faf038b402a63f0f99948b18ce86">09705</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a1a94faf038b402a63f0f99948b18ce86">u64</a>;
<a name="l09706"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html">09706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html">cvmx_gserx_sata_p0_tx_preemph_genx_s</a> {
<a name="l09707"></a>09707 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09708"></a>09708 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#afe0c31b2243fb16f8698614b855e376f">reserved_6_63</a>                : 58;
<a name="l09709"></a>09709     uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#ab143cc647593af67171f6ceeafd663fe">tx_preemph</a>                   : 6;  <span class="comment">/**&lt; This static value sets the TX driver de-emphasis value in the</span>
<a name="l09710"></a>09710 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09711"></a>09711 <span class="comment">                                                         rates. Used for tuning at the board level for RX eye compliance. */</span>
<a name="l09712"></a>09712 <span class="preprocessor">#else</span>
<a name="l09713"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#ab143cc647593af67171f6ceeafd663fe">09713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#ab143cc647593af67171f6ceeafd663fe">tx_preemph</a>                   : 6;
<a name="l09714"></a><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#afe0c31b2243fb16f8698614b855e376f">09714</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html#afe0c31b2243fb16f8698614b855e376f">reserved_6_63</a>                : 58;
<a name="l09715"></a>09715 <span class="preprocessor">#endif</span>
<a name="l09716"></a>09716 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a134412f8265a0cfcbc2c37f711e2c5f4">s</a>;
<a name="l09717"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a2d68c30c34a385152fb140d2620692e5">09717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html">cvmx_gserx_sata_p0_tx_preemph_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a2d68c30c34a385152fb140d2620692e5">cn70xx</a>;
<a name="l09718"></a><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a064d70f85469534addc7ea2680c44a82">09718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p0__tx__preemph__genx_1_1cvmx__gserx__sata__p0__tx__preemph__genx__s.html">cvmx_gserx_sata_p0_tx_preemph_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html#a064d70f85469534addc7ea2680c44a82">cn70xxp1</a>;
<a name="l09719"></a>09719 };
<a name="l09720"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7c03cd7907639fd09c1f7520930e6fc6">09720</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html" title="cvmx_gser::_sata_p0_tx_preemph_gen#">cvmx_gserx_sata_p0_tx_preemph_genx</a> <a class="code" href="unioncvmx__gserx__sata__p0__tx__preemph__genx.html" title="cvmx_gser::_sata_p0_tx_preemph_gen#">cvmx_gserx_sata_p0_tx_preemph_genx_t</a>;
<a name="l09721"></a>09721 <span class="comment"></span>
<a name="l09722"></a>09722 <span class="comment">/**</span>
<a name="l09723"></a>09723 <span class="comment"> * cvmx_gser#_sata_p1_tx_amp_gen#</span>
<a name="l09724"></a>09724 <span class="comment"> *</span>
<a name="l09725"></a>09725 <span class="comment"> * SATA Lane 1 Tx Launch Amplitude at Gen 1,2 and 3 Speeds.</span>
<a name="l09726"></a>09726 <span class="comment"> *</span>
<a name="l09727"></a>09727 <span class="comment"> */</span>
<a name="l09728"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html">09728</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html" title="cvmx_gser::_sata_p1_tx_amp_gen#">cvmx_gserx_sata_p1_tx_amp_genx</a> {
<a name="l09729"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#aacb13d89bed0486143ed74970d453535">09729</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#aacb13d89bed0486143ed74970d453535">u64</a>;
<a name="l09730"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html">09730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html">cvmx_gserx_sata_p1_tx_amp_genx_s</a> {
<a name="l09731"></a>09731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09732"></a>09732 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#a9a15508e4eaabca6b8385a9c19c66679">reserved_7_63</a>                : 57;
<a name="l09733"></a>09733     uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#ad9e573053e4181a7c754b71582cf4a54">tx_amp_gen</a>                   : 7;  <span class="comment">/**&lt; This status value sets the Tx driver launch amplitude in the</span>
<a name="l09734"></a>09734 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09735"></a>09735 <span class="comment">                                                         rates. Used for tuning at the board level for Rx eye compliance. */</span>
<a name="l09736"></a>09736 <span class="preprocessor">#else</span>
<a name="l09737"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#ad9e573053e4181a7c754b71582cf4a54">09737</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#ad9e573053e4181a7c754b71582cf4a54">tx_amp_gen</a>                   : 7;
<a name="l09738"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#a9a15508e4eaabca6b8385a9c19c66679">09738</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html#a9a15508e4eaabca6b8385a9c19c66679">reserved_7_63</a>                : 57;
<a name="l09739"></a>09739 <span class="preprocessor">#endif</span>
<a name="l09740"></a>09740 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#a9b34e570748e7cee6572762284a6b612">s</a>;
<a name="l09741"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#a8fbfd4fcbbf605ca4d08e3350f51111b">09741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html">cvmx_gserx_sata_p1_tx_amp_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#a8fbfd4fcbbf605ca4d08e3350f51111b">cn70xx</a>;
<a name="l09742"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#adf0fabf83168e57e9d637231376cba2a">09742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__amp__genx_1_1cvmx__gserx__sata__p1__tx__amp__genx__s.html">cvmx_gserx_sata_p1_tx_amp_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html#adf0fabf83168e57e9d637231376cba2a">cn70xxp1</a>;
<a name="l09743"></a>09743 };
<a name="l09744"></a><a class="code" href="cvmx-gserx-defs_8h.html#a161b1378a2474620d68b62b20771b01c">09744</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html" title="cvmx_gser::_sata_p1_tx_amp_gen#">cvmx_gserx_sata_p1_tx_amp_genx</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__amp__genx.html" title="cvmx_gser::_sata_p1_tx_amp_gen#">cvmx_gserx_sata_p1_tx_amp_genx_t</a>;
<a name="l09745"></a>09745 <span class="comment"></span>
<a name="l09746"></a>09746 <span class="comment">/**</span>
<a name="l09747"></a>09747 <span class="comment"> * cvmx_gser#_sata_p1_tx_preemph_gen#</span>
<a name="l09748"></a>09748 <span class="comment"> *</span>
<a name="l09749"></a>09749 <span class="comment"> * SATA Lane 0 Tx Pre-emphasis at Gen 1,2 and 3 Speeds.</span>
<a name="l09750"></a>09750 <span class="comment"> *</span>
<a name="l09751"></a>09751 <span class="comment"> */</span>
<a name="l09752"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html">09752</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html" title="cvmx_gser::_sata_p1_tx_preemph_gen#">cvmx_gserx_sata_p1_tx_preemph_genx</a> {
<a name="l09753"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#a1b1252c35995ba5883ddf1641f198233">09753</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#a1b1252c35995ba5883ddf1641f198233">u64</a>;
<a name="l09754"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html">09754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html">cvmx_gserx_sata_p1_tx_preemph_genx_s</a> {
<a name="l09755"></a>09755 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09756"></a>09756 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a7e4c96af58b49cbdc58b5e58fec09d76">reserved_6_63</a>                : 58;
<a name="l09757"></a>09757     uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a0bac6c3f1b6b42bc566f77e51eb95070">tx_preemph</a>                   : 6;  <span class="comment">/**&lt; This static value sets the Tx driver de-emphasis value in the</span>
<a name="l09758"></a>09758 <span class="comment">                                                         case where the PHY is running at the Gen1, Gen2, and Gen3</span>
<a name="l09759"></a>09759 <span class="comment">                                                         rates. Used for tuning at the board level for Rx eye compliance. */</span>
<a name="l09760"></a>09760 <span class="preprocessor">#else</span>
<a name="l09761"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a0bac6c3f1b6b42bc566f77e51eb95070">09761</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a0bac6c3f1b6b42bc566f77e51eb95070">tx_preemph</a>                   : 6;
<a name="l09762"></a><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a7e4c96af58b49cbdc58b5e58fec09d76">09762</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html#a7e4c96af58b49cbdc58b5e58fec09d76">reserved_6_63</a>                : 58;
<a name="l09763"></a>09763 <span class="preprocessor">#endif</span>
<a name="l09764"></a>09764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#af0a6b0a49be43dc97ba0b46041714e88">s</a>;
<a name="l09765"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#a90d18698121f8d11e92f22b4da2b747e">09765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html">cvmx_gserx_sata_p1_tx_preemph_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#a90d18698121f8d11e92f22b4da2b747e">cn70xx</a>;
<a name="l09766"></a><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#aa64b29a38a6f5c376703ebdc730e60f6">09766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__p1__tx__preemph__genx_1_1cvmx__gserx__sata__p1__tx__preemph__genx__s.html">cvmx_gserx_sata_p1_tx_preemph_genx_s</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html#aa64b29a38a6f5c376703ebdc730e60f6">cn70xxp1</a>;
<a name="l09767"></a>09767 };
<a name="l09768"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7596b8c4602a86e044a735a152451864">09768</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html" title="cvmx_gser::_sata_p1_tx_preemph_gen#">cvmx_gserx_sata_p1_tx_preemph_genx</a> <a class="code" href="unioncvmx__gserx__sata__p1__tx__preemph__genx.html" title="cvmx_gser::_sata_p1_tx_preemph_gen#">cvmx_gserx_sata_p1_tx_preemph_genx_t</a>;
<a name="l09769"></a>09769 <span class="comment"></span>
<a name="l09770"></a>09770 <span class="comment">/**</span>
<a name="l09771"></a>09771 <span class="comment"> * cvmx_gser#_sata_ref_ssp_en</span>
<a name="l09772"></a>09772 <span class="comment"> *</span>
<a name="l09773"></a>09773 <span class="comment"> * SATA Reference Clock Enable for the PHY.</span>
<a name="l09774"></a>09774 <span class="comment"> *</span>
<a name="l09775"></a>09775 <span class="comment"> */</span>
<a name="l09776"></a><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html">09776</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html" title="cvmx_gser::_sata_ref_ssp_en">cvmx_gserx_sata_ref_ssp_en</a> {
<a name="l09777"></a><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#ab6480051345811361ef3b66f92fe712c">09777</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#ab6480051345811361ef3b66f92fe712c">u64</a>;
<a name="l09778"></a><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html">09778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html">cvmx_gserx_sata_ref_ssp_en_s</a> {
<a name="l09779"></a>09779 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09780"></a>09780 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#a2732c155168c64f3e4d04f67cbe5fbed">reserved_1_63</a>                : 63;
<a name="l09781"></a>09781     uint64_t <a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#acfbabe84e3fbc4d9614eef9b8fd414bb">ref_ssp_en</a>                   : 1;  <span class="comment">/**&lt; Reference Clock Enable for the PHY. */</span>
<a name="l09782"></a>09782 <span class="preprocessor">#else</span>
<a name="l09783"></a><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#acfbabe84e3fbc4d9614eef9b8fd414bb">09783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#acfbabe84e3fbc4d9614eef9b8fd414bb">ref_ssp_en</a>                   : 1;
<a name="l09784"></a><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#a2732c155168c64f3e4d04f67cbe5fbed">09784</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html#a2732c155168c64f3e4d04f67cbe5fbed">reserved_1_63</a>                : 63;
<a name="l09785"></a>09785 <span class="preprocessor">#endif</span>
<a name="l09786"></a>09786 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#a270c33f858cea006dba5d90f3300ea71">s</a>;
<a name="l09787"></a><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#a04a6fab68670be6a6f3845c92a678174">09787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html">cvmx_gserx_sata_ref_ssp_en_s</a>   <a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#a04a6fab68670be6a6f3845c92a678174">cn70xx</a>;
<a name="l09788"></a><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#a7bc52e101f845d2ba05a7b21cc0888b9">09788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ref__ssp__en_1_1cvmx__gserx__sata__ref__ssp__en__s.html">cvmx_gserx_sata_ref_ssp_en_s</a>   <a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html#a7bc52e101f845d2ba05a7b21cc0888b9">cn70xxp1</a>;
<a name="l09789"></a>09789 };
<a name="l09790"></a><a class="code" href="cvmx-gserx-defs_8h.html#aafd895832c2d5b1a01fc309a86c74d61">09790</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html" title="cvmx_gser::_sata_ref_ssp_en">cvmx_gserx_sata_ref_ssp_en</a> <a class="code" href="unioncvmx__gserx__sata__ref__ssp__en.html" title="cvmx_gser::_sata_ref_ssp_en">cvmx_gserx_sata_ref_ssp_en_t</a>;
<a name="l09791"></a>09791 <span class="comment"></span>
<a name="l09792"></a>09792 <span class="comment">/**</span>
<a name="l09793"></a>09793 <span class="comment"> * cvmx_gser#_sata_rx_invert</span>
<a name="l09794"></a>09794 <span class="comment"> *</span>
<a name="l09795"></a>09795 <span class="comment"> * SATA Receive Polarity Inversion.</span>
<a name="l09796"></a>09796 <span class="comment"> *</span>
<a name="l09797"></a>09797 <span class="comment"> */</span>
<a name="l09798"></a><a class="code" href="unioncvmx__gserx__sata__rx__invert.html">09798</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__rx__invert.html" title="cvmx_gser::_sata_rx_invert">cvmx_gserx_sata_rx_invert</a> {
<a name="l09799"></a><a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a52b385d7b5df5fcc65595dc80e3e5a4c">09799</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a52b385d7b5df5fcc65595dc80e3e5a4c">u64</a>;
<a name="l09800"></a><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html">09800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html">cvmx_gserx_sata_rx_invert_s</a> {
<a name="l09801"></a>09801 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09802"></a>09802 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a37624e128aef05fa6ea5f2296b7c7f93">reserved_2_63</a>                : 62;
<a name="l09803"></a>09803     uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a82f00657ca63b8bd601c46e8e4ae3212">rx1_invert</a>                   : 1;  <span class="comment">/**&lt; Instructs the PHY to perform a polarity inversion on the Lane 1</span>
<a name="l09804"></a>09804 <span class="comment">                                                          received data.</span>
<a name="l09805"></a>09805 <span class="comment">                                                         - 0: PHY does not performs polarity inversion</span>
<a name="l09806"></a>09806 <span class="comment">                                                         - 1: PHY performs polarity inversion */</span>
<a name="l09807"></a>09807     uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#afe12c221fed966c89ecc78fcadcf5742">rx0_invert</a>                   : 1;  <span class="comment">/**&lt; 0: PHY does not performs polarity inversion</span>
<a name="l09808"></a>09808 <span class="comment">                                                         - 1: PHY performs polarity inversion */</span>
<a name="l09809"></a>09809 <span class="preprocessor">#else</span>
<a name="l09810"></a><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#afe12c221fed966c89ecc78fcadcf5742">09810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#afe12c221fed966c89ecc78fcadcf5742">rx0_invert</a>                   : 1;
<a name="l09811"></a><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a82f00657ca63b8bd601c46e8e4ae3212">09811</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a82f00657ca63b8bd601c46e8e4ae3212">rx1_invert</a>                   : 1;
<a name="l09812"></a><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a37624e128aef05fa6ea5f2296b7c7f93">09812</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html#a37624e128aef05fa6ea5f2296b7c7f93">reserved_2_63</a>                : 62;
<a name="l09813"></a>09813 <span class="preprocessor">#endif</span>
<a name="l09814"></a>09814 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a0ad0cd0f9a2f09e42d9716869c7a2c5a">s</a>;
<a name="l09815"></a><a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a85f428eec7363848733d1530026ecef1">09815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html">cvmx_gserx_sata_rx_invert_s</a>    <a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a85f428eec7363848733d1530026ecef1">cn70xx</a>;
<a name="l09816"></a><a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a1c24accc9350d4cb317f58aa998e4aee">09816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__rx__invert_1_1cvmx__gserx__sata__rx__invert__s.html">cvmx_gserx_sata_rx_invert_s</a>    <a class="code" href="unioncvmx__gserx__sata__rx__invert.html#a1c24accc9350d4cb317f58aa998e4aee">cn70xxp1</a>;
<a name="l09817"></a>09817 };
<a name="l09818"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2be5fba8c28484f9da4a004790191b1f">09818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__rx__invert.html" title="cvmx_gser::_sata_rx_invert">cvmx_gserx_sata_rx_invert</a> <a class="code" href="unioncvmx__gserx__sata__rx__invert.html" title="cvmx_gser::_sata_rx_invert">cvmx_gserx_sata_rx_invert_t</a>;
<a name="l09819"></a>09819 <span class="comment"></span>
<a name="l09820"></a>09820 <span class="comment">/**</span>
<a name="l09821"></a>09821 <span class="comment"> * cvmx_gser#_sata_ssc_clk_sel</span>
<a name="l09822"></a>09822 <span class="comment"> *</span>
<a name="l09823"></a>09823 <span class="comment"> * SATA Spread Spectrum Reference Clock Shifting.</span>
<a name="l09824"></a>09824 <span class="comment"> *</span>
<a name="l09825"></a>09825 <span class="comment"> */</span>
<a name="l09826"></a><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html">09826</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html" title="cvmx_gser::_sata_ssc_clk_sel">cvmx_gserx_sata_ssc_clk_sel</a> {
<a name="l09827"></a><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#a7b715f5412ac5755c01cc4276d45317e">09827</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#a7b715f5412ac5755c01cc4276d45317e">u64</a>;
<a name="l09828"></a><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html">09828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html">cvmx_gserx_sata_ssc_clk_sel_s</a> {
<a name="l09829"></a>09829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09830"></a>09830 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#af64cd896eeab485c332c53d6ca6ed904">reserved_9_63</a>                : 55;
<a name="l09831"></a>09831     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#a2f7b4425bc8f2d1a6cb07c62a6b8ae27">ssc_clk_sel</a>                  : 9;  <span class="comment">/**&lt; Enables non-standard oscillator frequencies to generate targeted</span>
<a name="l09832"></a>09832 <span class="comment">                                                         MPLL output rates.  Input corresponds to frequency-synthesis</span>
<a name="l09833"></a>09833 <span class="comment">                                                         coefficient.</span>
<a name="l09834"></a>09834 <span class="comment">                                                         [8:6]: modulous - 1</span>
<a name="l09835"></a>09835 <span class="comment">                                                         [5:0] = 2&apos;s compliment push amount. */</span>
<a name="l09836"></a>09836 <span class="preprocessor">#else</span>
<a name="l09837"></a><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#a2f7b4425bc8f2d1a6cb07c62a6b8ae27">09837</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#a2f7b4425bc8f2d1a6cb07c62a6b8ae27">ssc_clk_sel</a>                  : 9;
<a name="l09838"></a><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#af64cd896eeab485c332c53d6ca6ed904">09838</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html#af64cd896eeab485c332c53d6ca6ed904">reserved_9_63</a>                : 55;
<a name="l09839"></a>09839 <span class="preprocessor">#endif</span>
<a name="l09840"></a>09840 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#a24821f75aa0ad7a8715946d8d55b1e49">s</a>;
<a name="l09841"></a><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#abb828a60821e2329fc3ef58815d52726">09841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html">cvmx_gserx_sata_ssc_clk_sel_s</a>  <a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#abb828a60821e2329fc3ef58815d52726">cn70xx</a>;
<a name="l09842"></a><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#aa882730d23aef421502a2c139ece7a5c">09842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__clk__sel_1_1cvmx__gserx__sata__ssc__clk__sel__s.html">cvmx_gserx_sata_ssc_clk_sel_s</a>  <a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html#aa882730d23aef421502a2c139ece7a5c">cn70xxp1</a>;
<a name="l09843"></a>09843 };
<a name="l09844"></a><a class="code" href="cvmx-gserx-defs_8h.html#a2c8671cf0da8788fb18c4d55401e7e2d">09844</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html" title="cvmx_gser::_sata_ssc_clk_sel">cvmx_gserx_sata_ssc_clk_sel</a> <a class="code" href="unioncvmx__gserx__sata__ssc__clk__sel.html" title="cvmx_gser::_sata_ssc_clk_sel">cvmx_gserx_sata_ssc_clk_sel_t</a>;
<a name="l09845"></a>09845 <span class="comment"></span>
<a name="l09846"></a>09846 <span class="comment">/**</span>
<a name="l09847"></a>09847 <span class="comment"> * cvmx_gser#_sata_ssc_en</span>
<a name="l09848"></a>09848 <span class="comment"> *</span>
<a name="l09849"></a>09849 <span class="comment"> * SATA Spread Spectrum Disable.</span>
<a name="l09850"></a>09850 <span class="comment"> *</span>
<a name="l09851"></a>09851 <span class="comment"> */</span>
<a name="l09852"></a><a class="code" href="unioncvmx__gserx__sata__ssc__en.html">09852</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__en.html" title="cvmx_gser::_sata_ssc_en">cvmx_gserx_sata_ssc_en</a> {
<a name="l09853"></a><a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a80fd148c6c4a0c9e1ec5b7a360bd5efd">09853</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a80fd148c6c4a0c9e1ec5b7a360bd5efd">u64</a>;
<a name="l09854"></a><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html">09854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html">cvmx_gserx_sata_ssc_en_s</a> {
<a name="l09855"></a>09855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09856"></a>09856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#adb743d8e5de1b451e695a42441f0d62c">reserved_1_63</a>                : 63;
<a name="l09857"></a>09857     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#a27975c5fb1fb1f49dc6806420156eb3e">ssc_en</a>                       : 1;  <span class="comment">/**&lt; Enables spread spectrum clock production (0.5% down-spread</span>
<a name="l09858"></a>09858 <span class="comment">                                                         at ~31.5 KHz) in the SATA 6G PHY.  If the reference clock</span>
<a name="l09859"></a>09859 <span class="comment">                                                         already has spread spectrum applied, this bit must stay</span>
<a name="l09860"></a>09860 <span class="comment">                                                         deasserted. */</span>
<a name="l09861"></a>09861 <span class="preprocessor">#else</span>
<a name="l09862"></a><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#a27975c5fb1fb1f49dc6806420156eb3e">09862</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#a27975c5fb1fb1f49dc6806420156eb3e">ssc_en</a>                       : 1;
<a name="l09863"></a><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#adb743d8e5de1b451e695a42441f0d62c">09863</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html#adb743d8e5de1b451e695a42441f0d62c">reserved_1_63</a>                : 63;
<a name="l09864"></a>09864 <span class="preprocessor">#endif</span>
<a name="l09865"></a>09865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a53562acc400fcc16b6e64c5f2277e477">s</a>;
<a name="l09866"></a><a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a482d953c4c78f7e5f57a881f61bbe7d2">09866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html">cvmx_gserx_sata_ssc_en_s</a>       <a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a482d953c4c78f7e5f57a881f61bbe7d2">cn70xx</a>;
<a name="l09867"></a><a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a0bfc7508b19dfe57dcfc4e0938a60015">09867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__en_1_1cvmx__gserx__sata__ssc__en__s.html">cvmx_gserx_sata_ssc_en_s</a>       <a class="code" href="unioncvmx__gserx__sata__ssc__en.html#a0bfc7508b19dfe57dcfc4e0938a60015">cn70xxp1</a>;
<a name="l09868"></a>09868 };
<a name="l09869"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab882834b700ecfbcce86ec2548aade0c">09869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__en.html" title="cvmx_gser::_sata_ssc_en">cvmx_gserx_sata_ssc_en</a> <a class="code" href="unioncvmx__gserx__sata__ssc__en.html" title="cvmx_gser::_sata_ssc_en">cvmx_gserx_sata_ssc_en_t</a>;
<a name="l09870"></a>09870 <span class="comment"></span>
<a name="l09871"></a>09871 <span class="comment">/**</span>
<a name="l09872"></a>09872 <span class="comment"> * cvmx_gser#_sata_ssc_range</span>
<a name="l09873"></a>09873 <span class="comment"> *</span>
<a name="l09874"></a>09874 <span class="comment"> * SATA Spread Spectrum Range.</span>
<a name="l09875"></a>09875 <span class="comment"> *</span>
<a name="l09876"></a>09876 <span class="comment"> */</span>
<a name="l09877"></a><a class="code" href="unioncvmx__gserx__sata__ssc__range.html">09877</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__range.html" title="cvmx_gser::_sata_ssc_range">cvmx_gserx_sata_ssc_range</a> {
<a name="l09878"></a><a class="code" href="unioncvmx__gserx__sata__ssc__range.html#a6e6028aa7595a6bd463ab200a1925832">09878</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__ssc__range.html#a6e6028aa7595a6bd463ab200a1925832">u64</a>;
<a name="l09879"></a><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html">09879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html">cvmx_gserx_sata_ssc_range_s</a> {
<a name="l09880"></a>09880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09881"></a>09881 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a8bb6985f4fe9943ada840a4fb29a9acc">reserved_3_63</a>                : 61;
<a name="l09882"></a>09882     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a1dfcbc5f1a14170c0ff70aad64d8ad1e">ssc_range</a>                    : 3;  <span class="comment">/**&lt; Selects the range of spread spectrum modulation when SSC_EN is</span>
<a name="l09883"></a>09883 <span class="comment">                                                         asserted and the PHY is spreading the high-speed transmit clocks.</span>
<a name="l09884"></a>09884 <span class="comment">                                                         Applies a fixed offset to the accumulator.</span>
<a name="l09885"></a>09885 <span class="comment">                                                         - 000: -4.980 ppm</span>
<a name="l09886"></a>09886 <span class="comment">                                                         - 001: -4.492 ppm</span>
<a name="l09887"></a>09887 <span class="comment">                                                         - 010: -4.003 ppm</span>
<a name="l09888"></a>09888 <span class="comment">                                                         - 011: -2.000 ppm</span>
<a name="l09889"></a>09889 <span class="comment">                                                         - 100:  4.980 ppm</span>
<a name="l09890"></a>09890 <span class="comment">                                                         - 101:  4.492 ppm</span>
<a name="l09891"></a>09891 <span class="comment">                                                         - 110:  4.003 ppm</span>
<a name="l09892"></a>09892 <span class="comment">                                                         - 111:  2.000 ppm */</span>
<a name="l09893"></a>09893 <span class="preprocessor">#else</span>
<a name="l09894"></a><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a1dfcbc5f1a14170c0ff70aad64d8ad1e">09894</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a1dfcbc5f1a14170c0ff70aad64d8ad1e">ssc_range</a>                    : 3;
<a name="l09895"></a><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a8bb6985f4fe9943ada840a4fb29a9acc">09895</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html#a8bb6985f4fe9943ada840a4fb29a9acc">reserved_3_63</a>                : 61;
<a name="l09896"></a>09896 <span class="preprocessor">#endif</span>
<a name="l09897"></a>09897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__ssc__range.html#ae16decb27e9bece485401af70c4d195a">s</a>;
<a name="l09898"></a><a class="code" href="unioncvmx__gserx__sata__ssc__range.html#acf91a50a05d9b233e7ac6139215cf6ff">09898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html">cvmx_gserx_sata_ssc_range_s</a>    <a class="code" href="unioncvmx__gserx__sata__ssc__range.html#acf91a50a05d9b233e7ac6139215cf6ff">cn70xx</a>;
<a name="l09899"></a><a class="code" href="unioncvmx__gserx__sata__ssc__range.html#a7009d5cc29ce507a80aab008bbbdfe48">09899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__ssc__range_1_1cvmx__gserx__sata__ssc__range__s.html">cvmx_gserx_sata_ssc_range_s</a>    <a class="code" href="unioncvmx__gserx__sata__ssc__range.html#a7009d5cc29ce507a80aab008bbbdfe48">cn70xxp1</a>;
<a name="l09900"></a>09900 };
<a name="l09901"></a><a class="code" href="cvmx-gserx-defs_8h.html#a089c55be98c61b61236bf718dcc39649">09901</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__ssc__range.html" title="cvmx_gser::_sata_ssc_range">cvmx_gserx_sata_ssc_range</a> <a class="code" href="unioncvmx__gserx__sata__ssc__range.html" title="cvmx_gser::_sata_ssc_range">cvmx_gserx_sata_ssc_range_t</a>;
<a name="l09902"></a>09902 <span class="comment"></span>
<a name="l09903"></a>09903 <span class="comment">/**</span>
<a name="l09904"></a>09904 <span class="comment"> * cvmx_gser#_sata_status</span>
<a name="l09905"></a>09905 <span class="comment"> *</span>
<a name="l09906"></a>09906 <span class="comment"> * SATA PHY Ready Status.</span>
<a name="l09907"></a>09907 <span class="comment"> *</span>
<a name="l09908"></a>09908 <span class="comment"> */</span>
<a name="l09909"></a><a class="code" href="unioncvmx__gserx__sata__status.html">09909</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__status.html" title="cvmx_gser::_sata_status">cvmx_gserx_sata_status</a> {
<a name="l09910"></a><a class="code" href="unioncvmx__gserx__sata__status.html#a302ccaf2722667a6caa2247f55ac20af">09910</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__status.html#a302ccaf2722667a6caa2247f55ac20af">u64</a>;
<a name="l09911"></a><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">09911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">cvmx_gserx_sata_status_s</a> {
<a name="l09912"></a>09912 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09913"></a>09913 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#ab11e33985c6d5ea231ee4bb265606cfd">reserved_2_63</a>                : 62;
<a name="l09914"></a>09914     uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a273de5fb1d863870f2ff95fdc8b34991">p1_rdy</a>                       : 1;  <span class="comment">/**&lt; PHY Lane 1 is ready to send and receive data. */</span>
<a name="l09915"></a>09915     uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a7e910c81c48a004c601808ecd8505fae">p0_rdy</a>                       : 1;  <span class="comment">/**&lt; PHY Lane 0 is ready to send and receive data.</span>
<a name="l09916"></a>09916 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09917"></a>09917 <span class="preprocessor">#else</span>
<a name="l09918"></a><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a7e910c81c48a004c601808ecd8505fae">09918</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a7e910c81c48a004c601808ecd8505fae">p0_rdy</a>                       : 1;
<a name="l09919"></a><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a273de5fb1d863870f2ff95fdc8b34991">09919</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#a273de5fb1d863870f2ff95fdc8b34991">p1_rdy</a>                       : 1;
<a name="l09920"></a><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#ab11e33985c6d5ea231ee4bb265606cfd">09920</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html#ab11e33985c6d5ea231ee4bb265606cfd">reserved_2_63</a>                : 62;
<a name="l09921"></a>09921 <span class="preprocessor">#endif</span>
<a name="l09922"></a>09922 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__status.html#a072bb7eb39f702a162be51adf97111f8">s</a>;
<a name="l09923"></a><a class="code" href="unioncvmx__gserx__sata__status.html#a2aff6864063d3af71f12206133b8ed3d">09923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">cvmx_gserx_sata_status_s</a>       <a class="code" href="unioncvmx__gserx__sata__status.html#a2aff6864063d3af71f12206133b8ed3d">cn70xx</a>;
<a name="l09924"></a><a class="code" href="unioncvmx__gserx__sata__status.html#a025c4b717346dff9fe08d31237ff8590">09924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">cvmx_gserx_sata_status_s</a>       <a class="code" href="unioncvmx__gserx__sata__status.html#a025c4b717346dff9fe08d31237ff8590">cn70xxp1</a>;
<a name="l09925"></a><a class="code" href="unioncvmx__gserx__sata__status.html#ae88242c3bb5d45cd6b60a6a3d74b4372">09925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">cvmx_gserx_sata_status_s</a>       <a class="code" href="unioncvmx__gserx__sata__status.html#ae88242c3bb5d45cd6b60a6a3d74b4372">cn73xx</a>;
<a name="l09926"></a><a class="code" href="unioncvmx__gserx__sata__status.html#a3b6aa503da0ae56c529be9f839dee06d">09926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__status_1_1cvmx__gserx__sata__status__s.html">cvmx_gserx_sata_status_s</a>       <a class="code" href="unioncvmx__gserx__sata__status.html#a3b6aa503da0ae56c529be9f839dee06d">cnf75xx</a>;
<a name="l09927"></a>09927 };
<a name="l09928"></a><a class="code" href="cvmx-gserx-defs_8h.html#ad3d5a7ead5dad3faf906c5660729f00a">09928</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__status.html" title="cvmx_gser::_sata_status">cvmx_gserx_sata_status</a> <a class="code" href="unioncvmx__gserx__sata__status.html" title="cvmx_gser::_sata_status">cvmx_gserx_sata_status_t</a>;
<a name="l09929"></a>09929 <span class="comment"></span>
<a name="l09930"></a>09930 <span class="comment">/**</span>
<a name="l09931"></a>09931 <span class="comment"> * cvmx_gser#_sata_tx_invert</span>
<a name="l09932"></a>09932 <span class="comment"> *</span>
<a name="l09933"></a>09933 <span class="comment"> * TX Lane Data Invert Control.</span>
<a name="l09934"></a>09934 <span class="comment"> *</span>
<a name="l09935"></a>09935 <span class="comment"> */</span>
<a name="l09936"></a><a class="code" href="unioncvmx__gserx__sata__tx__invert.html">09936</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__tx__invert.html" title="cvmx_gser::_sata_tx_invert">cvmx_gserx_sata_tx_invert</a> {
<a name="l09937"></a><a class="code" href="unioncvmx__gserx__sata__tx__invert.html#af56479b9534ff66f09df9a4da925ca0f">09937</a>     uint64_t <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#af56479b9534ff66f09df9a4da925ca0f">u64</a>;
<a name="l09938"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__s.html">09938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__s.html">cvmx_gserx_sata_tx_invert_s</a> {
<a name="l09939"></a>09939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09940"></a>09940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__s.html#a30ff79d3d42cdab42ec87b0105071c73">reserved_0_63</a>                : 64;
<a name="l09941"></a>09941 <span class="preprocessor">#else</span>
<a name="l09942"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__s.html#a30ff79d3d42cdab42ec87b0105071c73">09942</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__s.html#a30ff79d3d42cdab42ec87b0105071c73">reserved_0_63</a>                : 64;
<a name="l09943"></a>09943 <span class="preprocessor">#endif</span>
<a name="l09944"></a>09944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#af1df28de49751f6ba526f3aad950dd46">s</a>;
<a name="l09945"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html">09945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html">cvmx_gserx_sata_tx_invert_cn70xx</a> {
<a name="l09946"></a>09946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09947"></a>09947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a84ca35ced3a9c382c6db08f528fd6ea2">reserved_2_63</a>                : 62;
<a name="l09948"></a>09948     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a8bcf05d7a25b90e6d80e3ac2fdf70696">tx1_invert</a>                   : 1;  <span class="comment">/**&lt; Instructs the PHY to perform a polarity inversion on the Lane 1</span>
<a name="l09949"></a>09949 <span class="comment">                                                          transmitted data.</span>
<a name="l09950"></a>09950 <span class="comment">                                                         - 0: PHY does not performs polarity inversion</span>
<a name="l09951"></a>09951 <span class="comment">                                                         - 1: PHY performs polarity inversion */</span>
<a name="l09952"></a>09952     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a3909c5a3e0d9136477eda040aa102f6b">tx0_invert</a>                   : 1;  <span class="comment">/**&lt; Instructs the PHY to perform a polarity inversion on the Lane 0</span>
<a name="l09953"></a>09953 <span class="comment">                                                          transmitted data.</span>
<a name="l09954"></a>09954 <span class="comment">                                                         - 0: PHY does not performs polarity inversion</span>
<a name="l09955"></a>09955 <span class="comment">                                                         - 1: PHY performs polarity inversion */</span>
<a name="l09956"></a>09956 <span class="preprocessor">#else</span>
<a name="l09957"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a3909c5a3e0d9136477eda040aa102f6b">09957</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a3909c5a3e0d9136477eda040aa102f6b">tx0_invert</a>                   : 1;
<a name="l09958"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a8bcf05d7a25b90e6d80e3ac2fdf70696">09958</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a8bcf05d7a25b90e6d80e3ac2fdf70696">tx1_invert</a>                   : 1;
<a name="l09959"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a84ca35ced3a9c382c6db08f528fd6ea2">09959</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html#a84ca35ced3a9c382c6db08f528fd6ea2">reserved_2_63</a>                : 62;
<a name="l09960"></a>09960 <span class="preprocessor">#endif</span>
<a name="l09961"></a>09961 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#ac1f7362ea9af15322369ffcd9f362a1b">cn70xx</a>;
<a name="l09962"></a><a class="code" href="unioncvmx__gserx__sata__tx__invert.html#a5c07dc521597a698e297fe1d19626a4d">09962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn70xx.html">cvmx_gserx_sata_tx_invert_cn70xx</a> <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#a5c07dc521597a698e297fe1d19626a4d">cn70xxp1</a>;
<a name="l09963"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html">09963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html">cvmx_gserx_sata_tx_invert_cn73xx</a> {
<a name="l09964"></a>09964 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09965"></a>09965 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a7fda64856f6a99e6d829436dcfa622d2">reserved_2_63</a>                : 62;
<a name="l09966"></a>09966     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a15a61e5583ba3fe23206536b61bd37d7">l1_inv</a>                       : 1;  <span class="comment">/**&lt; Instructs the SATA PCS to perform a polarity inversion on the</span>
<a name="l09967"></a>09967 <span class="comment">                                                         lane 1 transmitted data.</span>
<a name="l09968"></a>09968 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09969"></a>09969     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a2cc8163dd7b16d16677f3bac031c56e8">l0_inv</a>                       : 1;  <span class="comment">/**&lt; Instructs the SATA PCS to perform a polarity inversion on the</span>
<a name="l09970"></a>09970 <span class="comment">                                                         lane 0 transmitted data.</span>
<a name="l09971"></a>09971 <span class="comment">                                                         This register is used for SATA lanes only for GSER(4). */</span>
<a name="l09972"></a>09972 <span class="preprocessor">#else</span>
<a name="l09973"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a2cc8163dd7b16d16677f3bac031c56e8">09973</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a2cc8163dd7b16d16677f3bac031c56e8">l0_inv</a>                       : 1;
<a name="l09974"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a15a61e5583ba3fe23206536b61bd37d7">09974</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a15a61e5583ba3fe23206536b61bd37d7">l1_inv</a>                       : 1;
<a name="l09975"></a><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a7fda64856f6a99e6d829436dcfa622d2">09975</a>     uint64_t <a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html#a7fda64856f6a99e6d829436dcfa622d2">reserved_2_63</a>                : 62;
<a name="l09976"></a>09976 <span class="preprocessor">#endif</span>
<a name="l09977"></a>09977 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#aa0e32b22a53ef654e89372b80d400622">cn73xx</a>;
<a name="l09978"></a><a class="code" href="unioncvmx__gserx__sata__tx__invert.html#a94858ced89ee6de8084eb5cd1a6c0d15">09978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__sata__tx__invert_1_1cvmx__gserx__sata__tx__invert__cn73xx.html">cvmx_gserx_sata_tx_invert_cn73xx</a> <a class="code" href="unioncvmx__gserx__sata__tx__invert.html#a94858ced89ee6de8084eb5cd1a6c0d15">cnf75xx</a>;
<a name="l09979"></a>09979 };
<a name="l09980"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0d88fba69ce5e86e7d4c3b6a3e121eed">09980</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__sata__tx__invert.html" title="cvmx_gser::_sata_tx_invert">cvmx_gserx_sata_tx_invert</a> <a class="code" href="unioncvmx__gserx__sata__tx__invert.html" title="cvmx_gser::_sata_tx_invert">cvmx_gserx_sata_tx_invert_t</a>;
<a name="l09981"></a>09981 <span class="comment"></span>
<a name="l09982"></a>09982 <span class="comment">/**</span>
<a name="l09983"></a>09983 <span class="comment"> * cvmx_gser#_scratch</span>
<a name="l09984"></a>09984 <span class="comment"> *</span>
<a name="l09985"></a>09985 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l09986"></a>09986 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l09987"></a>09987 <span class="comment"> */</span>
<a name="l09988"></a><a class="code" href="unioncvmx__gserx__scratch.html">09988</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__scratch.html" title="cvmx_gser::_scratch">cvmx_gserx_scratch</a> {
<a name="l09989"></a><a class="code" href="unioncvmx__gserx__scratch.html#a479a4a980dcbd5088241be461a7f65ed">09989</a>     uint64_t <a class="code" href="unioncvmx__gserx__scratch.html#a479a4a980dcbd5088241be461a7f65ed">u64</a>;
<a name="l09990"></a><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">09990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">cvmx_gserx_scratch_s</a> {
<a name="l09991"></a>09991 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09992"></a>09992 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#a9b08cf1bcef69d2da3b577aab65f46c6">reserved_16_63</a>               : 48;
<a name="l09993"></a>09993     uint64_t <a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#add5131f727802b06e04cf14c452e20a3">scratch</a>                      : 16; <span class="comment">/**&lt; General purpose scratch register. */</span>
<a name="l09994"></a>09994 <span class="preprocessor">#else</span>
<a name="l09995"></a><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#add5131f727802b06e04cf14c452e20a3">09995</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#add5131f727802b06e04cf14c452e20a3">scratch</a>                      : 16;
<a name="l09996"></a><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#a9b08cf1bcef69d2da3b577aab65f46c6">09996</a>     uint64_t <a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html#a9b08cf1bcef69d2da3b577aab65f46c6">reserved_16_63</a>               : 48;
<a name="l09997"></a>09997 <span class="preprocessor">#endif</span>
<a name="l09998"></a>09998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__scratch.html#afec08b40f412360d6809acd6d2d03286">s</a>;
<a name="l09999"></a><a class="code" href="unioncvmx__gserx__scratch.html#aa3ee42e90179fcb97ad5d049bacc6b8b">09999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">cvmx_gserx_scratch_s</a>           <a class="code" href="unioncvmx__gserx__scratch.html#aa3ee42e90179fcb97ad5d049bacc6b8b">cn73xx</a>;
<a name="l10000"></a><a class="code" href="unioncvmx__gserx__scratch.html#a271678b56e5d6a7a01db027b8be89871">10000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">cvmx_gserx_scratch_s</a>           <a class="code" href="unioncvmx__gserx__scratch.html#a271678b56e5d6a7a01db027b8be89871">cn78xx</a>;
<a name="l10001"></a><a class="code" href="unioncvmx__gserx__scratch.html#ab5166daf246b5b7c8c06d01fc90a9d15">10001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">cvmx_gserx_scratch_s</a>           <a class="code" href="unioncvmx__gserx__scratch.html#ab5166daf246b5b7c8c06d01fc90a9d15">cn78xxp1</a>;
<a name="l10002"></a><a class="code" href="unioncvmx__gserx__scratch.html#af856a5ed3205f4829972cf1fb0eb07e9">10002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__scratch_1_1cvmx__gserx__scratch__s.html">cvmx_gserx_scratch_s</a>           <a class="code" href="unioncvmx__gserx__scratch.html#af856a5ed3205f4829972cf1fb0eb07e9">cnf75xx</a>;
<a name="l10003"></a>10003 };
<a name="l10004"></a><a class="code" href="cvmx-gserx-defs_8h.html#afe8f29f6c8c7cbc81b7f7e89a72433b7">10004</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__scratch.html" title="cvmx_gser::_scratch">cvmx_gserx_scratch</a> <a class="code" href="unioncvmx__gserx__scratch.html" title="cvmx_gser::_scratch">cvmx_gserx_scratch_t</a>;
<a name="l10005"></a>10005 <span class="comment"></span>
<a name="l10006"></a>10006 <span class="comment">/**</span>
<a name="l10007"></a>10007 <span class="comment"> * cvmx_gser#_slice#_cei_6g_sr_mode</span>
<a name="l10008"></a>10008 <span class="comment"> *</span>
<a name="l10009"></a>10009 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10010"></a>10010 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10011"></a>10011 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10012"></a>10012 <span class="comment"> *</span>
<a name="l10013"></a>10013 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10014"></a>10014 <span class="comment"> */</span>
<a name="l10015"></a><a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html">10015</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html" title="cvmx_gser::_slice::_cei_6g_sr_mode">cvmx_gserx_slicex_cei_6g_sr_mode</a> {
<a name="l10016"></a><a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html#af4dc5f2ebba05f458995afed87397049">10016</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html#af4dc5f2ebba05f458995afed87397049">u64</a>;
<a name="l10017"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html">10017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html">cvmx_gserx_slicex_cei_6g_sr_mode_s</a> {
<a name="l10018"></a>10018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10019"></a>10019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a75cdacfd61e45cb839de4a8be65e2ec1">reserved_15_63</a>               : 49;
<a name="l10020"></a>10020     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9191b3f7cda9404092cb00d5d489fad1">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10021"></a>10021 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10022"></a>10022 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10023"></a>10023     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a24524c7a7ad091c3b342bfe037b632c9">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10024"></a>10024 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10025"></a>10025 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10026"></a>10026 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10027"></a>10027 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10028"></a>10028     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#ac15ae6731a233347abdc33015f46c59c">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10029"></a>10029 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10030"></a>10030 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10031"></a>10031 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10032"></a>10032 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10033"></a>10033     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a4bf3491e63de640abdf5026b6ee888cc">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10034"></a>10034 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10035"></a>10035 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10036"></a>10036 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10037"></a>10037 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10038"></a>10038 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10039"></a>10039     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a2bd8d0651d281188e3c90bc534037221">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10040"></a>10040 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10041"></a>10041 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10042"></a>10042 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10043"></a>10043 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10044"></a>10044 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10045"></a>10045 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10046"></a>10046 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10047"></a>10047 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10048"></a>10048     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9105ac951f42faf21b0f1ac098d77166">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10049"></a>10049 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10050"></a>10050 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10051"></a>10051 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10052"></a>10052 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10053"></a>10053 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10054"></a>10054 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10055"></a>10055 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10056"></a>10056 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10057"></a>10057 <span class="preprocessor">#else</span>
<a name="l10058"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9105ac951f42faf21b0f1ac098d77166">10058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9105ac951f42faf21b0f1ac098d77166">rx_sdll_bwsel</a>                : 3;
<a name="l10059"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a2bd8d0651d281188e3c90bc534037221">10059</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a2bd8d0651d281188e3c90bc534037221">rx_ldll_bwsel</a>                : 3;
<a name="l10060"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a4bf3491e63de640abdf5026b6ee888cc">10060</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a4bf3491e63de640abdf5026b6ee888cc">rx_pi_bwsel</a>                  : 3;
<a name="l10061"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#ac15ae6731a233347abdc33015f46c59c">10061</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#ac15ae6731a233347abdc33015f46c59c">rx_sdll_isel</a>                 : 2;
<a name="l10062"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a24524c7a7ad091c3b342bfe037b632c9">10062</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a24524c7a7ad091c3b342bfe037b632c9">rx_ldll_isel</a>                 : 2;
<a name="l10063"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9191b3f7cda9404092cb00d5d489fad1">10063</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a9191b3f7cda9404092cb00d5d489fad1">slice_spare_1_0</a>              : 2;
<a name="l10064"></a><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a75cdacfd61e45cb839de4a8be65e2ec1">10064</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html#a75cdacfd61e45cb839de4a8be65e2ec1">reserved_15_63</a>               : 49;
<a name="l10065"></a>10065 <span class="preprocessor">#endif</span>
<a name="l10066"></a>10066 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html#ab85f4d61d339d9380b1c045ab9b8551f">s</a>;
<a name="l10067"></a><a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html#a70d3c2c7531003e6f3bfc549b2419d7d">10067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__cei__6g__sr__mode_1_1cvmx__gserx__slicex__cei__6g__sr__mode__s.html">cvmx_gserx_slicex_cei_6g_sr_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html#a70d3c2c7531003e6f3bfc549b2419d7d">cn73xx</a>;
<a name="l10068"></a>10068 };
<a name="l10069"></a><a class="code" href="cvmx-gserx-defs_8h.html#a6ceb09ecd6aab3095c56b6b62f647043">10069</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html" title="cvmx_gser::_slice::_cei_6g_sr_mode">cvmx_gserx_slicex_cei_6g_sr_mode</a> <a class="code" href="unioncvmx__gserx__slicex__cei__6g__sr__mode.html" title="cvmx_gser::_slice::_cei_6g_sr_mode">cvmx_gserx_slicex_cei_6g_sr_mode_t</a>;
<a name="l10070"></a>10070 <span class="comment"></span>
<a name="l10071"></a>10071 <span class="comment">/**</span>
<a name="l10072"></a>10072 <span class="comment"> * cvmx_gser#_slice#_kr_mode</span>
<a name="l10073"></a>10073 <span class="comment"> *</span>
<a name="l10074"></a>10074 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10075"></a>10075 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10076"></a>10076 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10077"></a>10077 <span class="comment"> *</span>
<a name="l10078"></a>10078 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10079"></a>10079 <span class="comment"> */</span>
<a name="l10080"></a><a class="code" href="unioncvmx__gserx__slicex__kr__mode.html">10080</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kr__mode.html" title="cvmx_gser::_slice::_kr_mode">cvmx_gserx_slicex_kr_mode</a> {
<a name="l10081"></a><a class="code" href="unioncvmx__gserx__slicex__kr__mode.html#a38312f3dd1fba288193bb32e74b3e6a3">10081</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__kr__mode.html#a38312f3dd1fba288193bb32e74b3e6a3">u64</a>;
<a name="l10082"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html">10082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html">cvmx_gserx_slicex_kr_mode_s</a> {
<a name="l10083"></a>10083 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10084"></a>10084 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ab4fb3dead231864b66120dc5e72d8dfa">reserved_15_63</a>               : 49;
<a name="l10085"></a>10085     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#af63ec633f72a179a337440b0e4dafb6e">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10086"></a>10086 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10087"></a>10087 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10088"></a>10088     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ade38aad526fba646894f9cd3c144e8e6">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10089"></a>10089 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10090"></a>10090 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10091"></a>10091 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10092"></a>10092 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10093"></a>10093     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a4fdc2ef46c1c11d45fbbbc5a00c5038a">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10094"></a>10094 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10095"></a>10095 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10096"></a>10096 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10097"></a>10097 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10098"></a>10098     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a281fb886822fd9260fdb5c227c883e8b">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10099"></a>10099 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10100"></a>10100 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10101"></a>10101 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10102"></a>10102 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10103"></a>10103 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10104"></a>10104     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a248d56cf3c5c45adb46610047997424f">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10105"></a>10105 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10106"></a>10106 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10107"></a>10107 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10108"></a>10108 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10109"></a>10109 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10110"></a>10110 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10111"></a>10111 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10112"></a>10112 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10113"></a>10113     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a29ad118358840f561d08437ac354870f">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10114"></a>10114 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10115"></a>10115 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10116"></a>10116 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10117"></a>10117 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10118"></a>10118 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10119"></a>10119 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10120"></a>10120 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10121"></a>10121 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10122"></a>10122 <span class="preprocessor">#else</span>
<a name="l10123"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a29ad118358840f561d08437ac354870f">10123</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a29ad118358840f561d08437ac354870f">rx_sdll_bwsel</a>                : 3;
<a name="l10124"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a248d56cf3c5c45adb46610047997424f">10124</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a248d56cf3c5c45adb46610047997424f">rx_ldll_bwsel</a>                : 3;
<a name="l10125"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a281fb886822fd9260fdb5c227c883e8b">10125</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a281fb886822fd9260fdb5c227c883e8b">rx_pi_bwsel</a>                  : 3;
<a name="l10126"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a4fdc2ef46c1c11d45fbbbc5a00c5038a">10126</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#a4fdc2ef46c1c11d45fbbbc5a00c5038a">rx_sdll_isel</a>                 : 2;
<a name="l10127"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ade38aad526fba646894f9cd3c144e8e6">10127</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ade38aad526fba646894f9cd3c144e8e6">rx_ldll_isel</a>                 : 2;
<a name="l10128"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#af63ec633f72a179a337440b0e4dafb6e">10128</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#af63ec633f72a179a337440b0e4dafb6e">slice_spare_1_0</a>              : 2;
<a name="l10129"></a><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ab4fb3dead231864b66120dc5e72d8dfa">10129</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html#ab4fb3dead231864b66120dc5e72d8dfa">reserved_15_63</a>               : 49;
<a name="l10130"></a>10130 <span class="preprocessor">#endif</span>
<a name="l10131"></a>10131 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__kr__mode.html#ac6261e101c1681cf4f1ef585c0b7b7c6">s</a>;
<a name="l10132"></a><a class="code" href="unioncvmx__gserx__slicex__kr__mode.html#a49aafc772106ac3de6c0c6a94297c60c">10132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kr__mode_1_1cvmx__gserx__slicex__kr__mode__s.html">cvmx_gserx_slicex_kr_mode_s</a>    <a class="code" href="unioncvmx__gserx__slicex__kr__mode.html#a49aafc772106ac3de6c0c6a94297c60c">cn73xx</a>;
<a name="l10133"></a>10133 };
<a name="l10134"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac5c3d2360f43cbe7f408bee73bb98bfc">10134</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kr__mode.html" title="cvmx_gser::_slice::_kr_mode">cvmx_gserx_slicex_kr_mode</a> <a class="code" href="unioncvmx__gserx__slicex__kr__mode.html" title="cvmx_gser::_slice::_kr_mode">cvmx_gserx_slicex_kr_mode_t</a>;
<a name="l10135"></a>10135 <span class="comment"></span>
<a name="l10136"></a>10136 <span class="comment">/**</span>
<a name="l10137"></a>10137 <span class="comment"> * cvmx_gser#_slice#_kx4_mode</span>
<a name="l10138"></a>10138 <span class="comment"> *</span>
<a name="l10139"></a>10139 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10140"></a>10140 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10141"></a>10141 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10142"></a>10142 <span class="comment"> *</span>
<a name="l10143"></a>10143 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10144"></a>10144 <span class="comment"> */</span>
<a name="l10145"></a><a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html">10145</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html" title="cvmx_gser::_slice::_kx4_mode">cvmx_gserx_slicex_kx4_mode</a> {
<a name="l10146"></a><a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html#ab9cc609484fe42bde3ed105c9ba6d090">10146</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html#ab9cc609484fe42bde3ed105c9ba6d090">u64</a>;
<a name="l10147"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html">10147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html">cvmx_gserx_slicex_kx4_mode_s</a> {
<a name="l10148"></a>10148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10149"></a>10149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a9ec81ae9b90aaa0799325c36de297707">reserved_15_63</a>               : 49;
<a name="l10150"></a>10150     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad9d819bade947cf4539948cfadd4098f">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10151"></a>10151 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10152"></a>10152 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10153"></a>10153     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a02e52da87cb0d87cc4adb086b612c055">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10154"></a>10154 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10155"></a>10155 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10156"></a>10156 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10157"></a>10157 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10158"></a>10158     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a1ffa75a0e7f8bae29619da316bdef771">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10159"></a>10159 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10160"></a>10160 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10161"></a>10161 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10162"></a>10162 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10163"></a>10163     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ae1e1ac38ec113970bfd27c3355916eef">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10164"></a>10164 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10165"></a>10165 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10166"></a>10166 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10167"></a>10167 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10168"></a>10168 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10169"></a>10169     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#afa6c7d719e63a1256240f7bf10dd8821">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10170"></a>10170 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10171"></a>10171 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10172"></a>10172 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10173"></a>10173 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10174"></a>10174 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10175"></a>10175 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10176"></a>10176 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10177"></a>10177 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10178"></a>10178     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad84a4857e2e889ecd85064d4b5a2249d">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10179"></a>10179 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10180"></a>10180 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10181"></a>10181 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10182"></a>10182 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10183"></a>10183 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10184"></a>10184 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10185"></a>10185 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10186"></a>10186 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10187"></a>10187 <span class="preprocessor">#else</span>
<a name="l10188"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad84a4857e2e889ecd85064d4b5a2249d">10188</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad84a4857e2e889ecd85064d4b5a2249d">rx_sdll_bwsel</a>                : 3;
<a name="l10189"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#afa6c7d719e63a1256240f7bf10dd8821">10189</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#afa6c7d719e63a1256240f7bf10dd8821">rx_ldll_bwsel</a>                : 3;
<a name="l10190"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ae1e1ac38ec113970bfd27c3355916eef">10190</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ae1e1ac38ec113970bfd27c3355916eef">rx_pi_bwsel</a>                  : 3;
<a name="l10191"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a1ffa75a0e7f8bae29619da316bdef771">10191</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a1ffa75a0e7f8bae29619da316bdef771">rx_sdll_isel</a>                 : 2;
<a name="l10192"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a02e52da87cb0d87cc4adb086b612c055">10192</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a02e52da87cb0d87cc4adb086b612c055">rx_ldll_isel</a>                 : 2;
<a name="l10193"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad9d819bade947cf4539948cfadd4098f">10193</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#ad9d819bade947cf4539948cfadd4098f">slice_spare_1_0</a>              : 2;
<a name="l10194"></a><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a9ec81ae9b90aaa0799325c36de297707">10194</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html#a9ec81ae9b90aaa0799325c36de297707">reserved_15_63</a>               : 49;
<a name="l10195"></a>10195 <span class="preprocessor">#endif</span>
<a name="l10196"></a>10196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html#a42e81d65aa66a0fff393d844b46d3538">s</a>;
<a name="l10197"></a><a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html#a2cd1413e3be164d5f16de2392915473e">10197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kx4__mode_1_1cvmx__gserx__slicex__kx4__mode__s.html">cvmx_gserx_slicex_kx4_mode_s</a>   <a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html#a2cd1413e3be164d5f16de2392915473e">cn73xx</a>;
<a name="l10198"></a>10198 };
<a name="l10199"></a><a class="code" href="cvmx-gserx-defs_8h.html#a06e9c7d2a74e66d25b20aab06c26e52c">10199</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html" title="cvmx_gser::_slice::_kx4_mode">cvmx_gserx_slicex_kx4_mode</a> <a class="code" href="unioncvmx__gserx__slicex__kx4__mode.html" title="cvmx_gser::_slice::_kx4_mode">cvmx_gserx_slicex_kx4_mode_t</a>;
<a name="l10200"></a>10200 <span class="comment"></span>
<a name="l10201"></a>10201 <span class="comment">/**</span>
<a name="l10202"></a>10202 <span class="comment"> * cvmx_gser#_slice#_kx_mode</span>
<a name="l10203"></a>10203 <span class="comment"> *</span>
<a name="l10204"></a>10204 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10205"></a>10205 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10206"></a>10206 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10207"></a>10207 <span class="comment"> *</span>
<a name="l10208"></a>10208 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10209"></a>10209 <span class="comment"> */</span>
<a name="l10210"></a><a class="code" href="unioncvmx__gserx__slicex__kx__mode.html">10210</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kx__mode.html" title="cvmx_gser::_slice::_kx_mode">cvmx_gserx_slicex_kx_mode</a> {
<a name="l10211"></a><a class="code" href="unioncvmx__gserx__slicex__kx__mode.html#a3f2254c3d884936dcbc8c6947fc48879">10211</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__kx__mode.html#a3f2254c3d884936dcbc8c6947fc48879">u64</a>;
<a name="l10212"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html">10212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html">cvmx_gserx_slicex_kx_mode_s</a> {
<a name="l10213"></a>10213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10214"></a>10214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a0f645ae7230433c72130c2368740afe1">reserved_15_63</a>               : 49;
<a name="l10215"></a>10215     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#afee7e531871b02d68dd51e384c479ae9">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10216"></a>10216 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10217"></a>10217 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10218"></a>10218     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a2d682f80eae209b378244505d9af5f2a">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10219"></a>10219 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10220"></a>10220 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10221"></a>10221 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10222"></a>10222 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10223"></a>10223     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a93434092562a06938310c9835d6e0a5a">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10224"></a>10224 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10225"></a>10225 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10226"></a>10226 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10227"></a>10227 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10228"></a>10228     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a71aa2810938a8805bd5e712f43f82853">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10229"></a>10229 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10230"></a>10230 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10231"></a>10231 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10232"></a>10232 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10233"></a>10233 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10234"></a>10234     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a86f48faa08d14e7489763a002ff075ef">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10235"></a>10235 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10236"></a>10236 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10237"></a>10237 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10238"></a>10238 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10239"></a>10239 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10240"></a>10240 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10241"></a>10241 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10242"></a>10242 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10243"></a>10243     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a5f1c49b2175344db269277ae4d144ff0">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10244"></a>10244 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10245"></a>10245 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10246"></a>10246 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10247"></a>10247 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10248"></a>10248 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10249"></a>10249 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10250"></a>10250 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10251"></a>10251 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10252"></a>10252 <span class="preprocessor">#else</span>
<a name="l10253"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a5f1c49b2175344db269277ae4d144ff0">10253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a5f1c49b2175344db269277ae4d144ff0">rx_sdll_bwsel</a>                : 3;
<a name="l10254"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a86f48faa08d14e7489763a002ff075ef">10254</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a86f48faa08d14e7489763a002ff075ef">rx_ldll_bwsel</a>                : 3;
<a name="l10255"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a71aa2810938a8805bd5e712f43f82853">10255</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a71aa2810938a8805bd5e712f43f82853">rx_pi_bwsel</a>                  : 3;
<a name="l10256"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a93434092562a06938310c9835d6e0a5a">10256</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a93434092562a06938310c9835d6e0a5a">rx_sdll_isel</a>                 : 2;
<a name="l10257"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a2d682f80eae209b378244505d9af5f2a">10257</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a2d682f80eae209b378244505d9af5f2a">rx_ldll_isel</a>                 : 2;
<a name="l10258"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#afee7e531871b02d68dd51e384c479ae9">10258</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#afee7e531871b02d68dd51e384c479ae9">slice_spare_1_0</a>              : 2;
<a name="l10259"></a><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a0f645ae7230433c72130c2368740afe1">10259</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html#a0f645ae7230433c72130c2368740afe1">reserved_15_63</a>               : 49;
<a name="l10260"></a>10260 <span class="preprocessor">#endif</span>
<a name="l10261"></a>10261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__kx__mode.html#a2cfe7e532593d7882e57f07b138d09f5">s</a>;
<a name="l10262"></a><a class="code" href="unioncvmx__gserx__slicex__kx__mode.html#a63835abf2ecc0df17713ab2bf8892ee2">10262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__kx__mode_1_1cvmx__gserx__slicex__kx__mode__s.html">cvmx_gserx_slicex_kx_mode_s</a>    <a class="code" href="unioncvmx__gserx__slicex__kx__mode.html#a63835abf2ecc0df17713ab2bf8892ee2">cn73xx</a>;
<a name="l10263"></a>10263 };
<a name="l10264"></a><a class="code" href="cvmx-gserx-defs_8h.html#ac272cd5ff413ab8caf4cc17d2277bad9">10264</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__kx__mode.html" title="cvmx_gser::_slice::_kx_mode">cvmx_gserx_slicex_kx_mode</a> <a class="code" href="unioncvmx__gserx__slicex__kx__mode.html" title="cvmx_gser::_slice::_kx_mode">cvmx_gserx_slicex_kx_mode_t</a>;
<a name="l10265"></a>10265 <span class="comment"></span>
<a name="l10266"></a>10266 <span class="comment">/**</span>
<a name="l10267"></a>10267 <span class="comment"> * cvmx_gser#_slice#_pcie1_mode</span>
<a name="l10268"></a>10268 <span class="comment"> *</span>
<a name="l10269"></a>10269 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10270"></a>10270 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10271"></a>10271 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10272"></a>10272 <span class="comment"> *</span>
<a name="l10273"></a>10273 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10274"></a>10274 <span class="comment"> */</span>
<a name="l10275"></a><a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html">10275</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html" title="cvmx_gser::_slice::_pcie1_mode">cvmx_gserx_slicex_pcie1_mode</a> {
<a name="l10276"></a><a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html#abdc6ef6c94c7dfc1d352ba4dac4240dd">10276</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html#abdc6ef6c94c7dfc1d352ba4dac4240dd">u64</a>;
<a name="l10277"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html">10277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html">cvmx_gserx_slicex_pcie1_mode_s</a> {
<a name="l10278"></a>10278 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10279"></a>10279 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a5292f1ab06bc5ec61069be67565eff6e">reserved_15_63</a>               : 49;
<a name="l10280"></a>10280     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a7a3ff9e5a381f3fc5fcb3f22df5caa36">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10281"></a>10281 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10282"></a>10282 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10283"></a>10283     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a294901fdd67940e10357296130078a0c">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10284"></a>10284 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10285"></a>10285 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10286"></a>10286 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10287"></a>10287 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10288"></a>10288     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#ab3adec45f01a08be659804ea5c7afc8b">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10289"></a>10289 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10290"></a>10290 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10291"></a>10291 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10292"></a>10292 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10293"></a>10293     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#af189da62fa94a9606eb34e17c4e25d93">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10294"></a>10294 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10295"></a>10295 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10296"></a>10296 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10297"></a>10297 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10298"></a>10298 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10299"></a>10299 <span class="comment">                                                         In SATA Mode program RX_PI_BWSEL = 0x1. */</span>
<a name="l10300"></a>10300     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a97c03986fb1e3e12d468417a5bd36b05">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10301"></a>10301 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10302"></a>10302 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10303"></a>10303 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10304"></a>10304 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10305"></a>10305 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10306"></a>10306 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10307"></a>10307 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10308"></a>10308 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10309"></a>10309 <span class="comment">                                                         In SATA Mode program RX_LDLL_BWSEL = 0x1. */</span>
<a name="l10310"></a>10310     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a575859838da8aefee90d3a2a6334c265">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10311"></a>10311 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10312"></a>10312 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10313"></a>10313 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10314"></a>10314 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10315"></a>10315 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10316"></a>10316 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10317"></a>10317 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10318"></a>10318 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10319"></a>10319 <span class="comment">                                                         In SATA Mode program RX_SDLL_BWSEL = 0x1. */</span>
<a name="l10320"></a>10320 <span class="preprocessor">#else</span>
<a name="l10321"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a575859838da8aefee90d3a2a6334c265">10321</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a575859838da8aefee90d3a2a6334c265">rx_sdll_bwsel</a>                : 3;
<a name="l10322"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a97c03986fb1e3e12d468417a5bd36b05">10322</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a97c03986fb1e3e12d468417a5bd36b05">rx_ldll_bwsel</a>                : 3;
<a name="l10323"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#af189da62fa94a9606eb34e17c4e25d93">10323</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#af189da62fa94a9606eb34e17c4e25d93">rx_pi_bwsel</a>                  : 3;
<a name="l10324"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#ab3adec45f01a08be659804ea5c7afc8b">10324</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#ab3adec45f01a08be659804ea5c7afc8b">rx_sdll_isel</a>                 : 2;
<a name="l10325"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a294901fdd67940e10357296130078a0c">10325</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a294901fdd67940e10357296130078a0c">rx_ldll_isel</a>                 : 2;
<a name="l10326"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a7a3ff9e5a381f3fc5fcb3f22df5caa36">10326</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a7a3ff9e5a381f3fc5fcb3f22df5caa36">slice_spare_1_0</a>              : 2;
<a name="l10327"></a><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a5292f1ab06bc5ec61069be67565eff6e">10327</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html#a5292f1ab06bc5ec61069be67565eff6e">reserved_15_63</a>               : 49;
<a name="l10328"></a>10328 <span class="preprocessor">#endif</span>
<a name="l10329"></a>10329 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html#aacb962570a5b93eb2f40463353077db9">s</a>;
<a name="l10330"></a><a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html#a77849ae06fcac80ed0977a4970149b28">10330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie1__mode_1_1cvmx__gserx__slicex__pcie1__mode__s.html">cvmx_gserx_slicex_pcie1_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html#a77849ae06fcac80ed0977a4970149b28">cn73xx</a>;
<a name="l10331"></a>10331 };
<a name="l10332"></a><a class="code" href="cvmx-gserx-defs_8h.html#aaa58b0bcff9b06f9eb662eadae07d28a">10332</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html" title="cvmx_gser::_slice::_pcie1_mode">cvmx_gserx_slicex_pcie1_mode</a> <a class="code" href="unioncvmx__gserx__slicex__pcie1__mode.html" title="cvmx_gser::_slice::_pcie1_mode">cvmx_gserx_slicex_pcie1_mode_t</a>;
<a name="l10333"></a>10333 <span class="comment"></span>
<a name="l10334"></a>10334 <span class="comment">/**</span>
<a name="l10335"></a>10335 <span class="comment"> * cvmx_gser#_slice#_pcie2_mode</span>
<a name="l10336"></a>10336 <span class="comment"> *</span>
<a name="l10337"></a>10337 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10338"></a>10338 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10339"></a>10339 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10340"></a>10340 <span class="comment"> *</span>
<a name="l10341"></a>10341 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10342"></a>10342 <span class="comment"> */</span>
<a name="l10343"></a><a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html">10343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html" title="cvmx_gser::_slice::_pcie2_mode">cvmx_gserx_slicex_pcie2_mode</a> {
<a name="l10344"></a><a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html#adbba63412e43641c7e81abd08d77e567">10344</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html#adbba63412e43641c7e81abd08d77e567">u64</a>;
<a name="l10345"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html">10345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html">cvmx_gserx_slicex_pcie2_mode_s</a> {
<a name="l10346"></a>10346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10347"></a>10347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a0d7b4a6ef56a9c688df8cc8eaef34dfc">reserved_15_63</a>               : 49;
<a name="l10348"></a>10348     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a4121e4604a46847731f29c348168db7d">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10349"></a>10349 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10350"></a>10350 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10351"></a>10351     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a3818518afc2bf10514610e540b498876">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10352"></a>10352 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10353"></a>10353 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10354"></a>10354 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10355"></a>10355 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10356"></a>10356     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#ab7d2eb7f54dcff0859559fe5194f7344">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10357"></a>10357 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10358"></a>10358 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10359"></a>10359 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10360"></a>10360 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10361"></a>10361     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#abaae40ad0c140d1353f4e76c7991c29c">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10362"></a>10362 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10363"></a>10363 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10364"></a>10364 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10365"></a>10365 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10366"></a>10366 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10367"></a>10367 <span class="comment">                                                         In SATA Mode program RX_PI_BWSEL = 0x1. */</span>
<a name="l10368"></a>10368     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a6c1fcdfc53580649afd7ae6bd355a134">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10369"></a>10369 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10370"></a>10370 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10371"></a>10371 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10372"></a>10372 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10373"></a>10373 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10374"></a>10374 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10375"></a>10375 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10376"></a>10376 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10377"></a>10377 <span class="comment">                                                         In SATA Mode program RX_LDLL_BWSEL = 0x1. */</span>
<a name="l10378"></a>10378     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a5c28a4a5d53e43670ff869b22b416e65">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10379"></a>10379 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10380"></a>10380 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10381"></a>10381 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10382"></a>10382 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10383"></a>10383 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10384"></a>10384 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10385"></a>10385 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10386"></a>10386 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10387"></a>10387 <span class="comment">                                                         In SATA Mode program RX_SDLL_BWSEL = 0x1. */</span>
<a name="l10388"></a>10388 <span class="preprocessor">#else</span>
<a name="l10389"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a5c28a4a5d53e43670ff869b22b416e65">10389</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a5c28a4a5d53e43670ff869b22b416e65">rx_sdll_bwsel</a>                : 3;
<a name="l10390"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a6c1fcdfc53580649afd7ae6bd355a134">10390</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a6c1fcdfc53580649afd7ae6bd355a134">rx_ldll_bwsel</a>                : 3;
<a name="l10391"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#abaae40ad0c140d1353f4e76c7991c29c">10391</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#abaae40ad0c140d1353f4e76c7991c29c">rx_pi_bwsel</a>                  : 3;
<a name="l10392"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#ab7d2eb7f54dcff0859559fe5194f7344">10392</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#ab7d2eb7f54dcff0859559fe5194f7344">rx_sdll_isel</a>                 : 2;
<a name="l10393"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a3818518afc2bf10514610e540b498876">10393</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a3818518afc2bf10514610e540b498876">rx_ldll_isel</a>                 : 2;
<a name="l10394"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a4121e4604a46847731f29c348168db7d">10394</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a4121e4604a46847731f29c348168db7d">slice_spare_1_0</a>              : 2;
<a name="l10395"></a><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a0d7b4a6ef56a9c688df8cc8eaef34dfc">10395</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html#a0d7b4a6ef56a9c688df8cc8eaef34dfc">reserved_15_63</a>               : 49;
<a name="l10396"></a>10396 <span class="preprocessor">#endif</span>
<a name="l10397"></a>10397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html#ac64d92b1597090ffeb94f4724394459c">s</a>;
<a name="l10398"></a><a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html#ad2e0b6f00e3b8d469c0c6435112cfc60">10398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie2__mode_1_1cvmx__gserx__slicex__pcie2__mode__s.html">cvmx_gserx_slicex_pcie2_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html#ad2e0b6f00e3b8d469c0c6435112cfc60">cn73xx</a>;
<a name="l10399"></a>10399 };
<a name="l10400"></a><a class="code" href="cvmx-gserx-defs_8h.html#a7402cbaf54c14b53a53f653a4a3b5c19">10400</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html" title="cvmx_gser::_slice::_pcie2_mode">cvmx_gserx_slicex_pcie2_mode</a> <a class="code" href="unioncvmx__gserx__slicex__pcie2__mode.html" title="cvmx_gser::_slice::_pcie2_mode">cvmx_gserx_slicex_pcie2_mode_t</a>;
<a name="l10401"></a>10401 <span class="comment"></span>
<a name="l10402"></a>10402 <span class="comment">/**</span>
<a name="l10403"></a>10403 <span class="comment"> * cvmx_gser#_slice#_pcie3_mode</span>
<a name="l10404"></a>10404 <span class="comment"> *</span>
<a name="l10405"></a>10405 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10406"></a>10406 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10407"></a>10407 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10408"></a>10408 <span class="comment"> *</span>
<a name="l10409"></a>10409 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10410"></a>10410 <span class="comment"> */</span>
<a name="l10411"></a><a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html">10411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html" title="cvmx_gser::_slice::_pcie3_mode">cvmx_gserx_slicex_pcie3_mode</a> {
<a name="l10412"></a><a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html#abe2deb09bbe1716b059a445e7b9750ed">10412</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html#abe2deb09bbe1716b059a445e7b9750ed">u64</a>;
<a name="l10413"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html">10413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html">cvmx_gserx_slicex_pcie3_mode_s</a> {
<a name="l10414"></a>10414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10415"></a>10415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a76a809b2aea65d869c0ccc56bc87fedf">reserved_15_63</a>               : 49;
<a name="l10416"></a>10416     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a47d19062a480f00efa50425793878c98">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10417"></a>10417 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10418"></a>10418 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10419"></a>10419     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a611425f0ed8d29812b466f5f81ddf334">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10420"></a>10420 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10421"></a>10421 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10422"></a>10422 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10423"></a>10423 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10424"></a>10424     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#abc133813d7ba17d5f789fe5a687f4b1d">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10425"></a>10425 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10426"></a>10426 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10427"></a>10427 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10428"></a>10428 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10429"></a>10429     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#ab963e5c842c95db5685d97db7ee1492e">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10430"></a>10430 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10431"></a>10431 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10432"></a>10432 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10433"></a>10433 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10434"></a>10434 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10435"></a>10435 <span class="comment">                                                         In SATA Mode program RX_PI_BWSEL = 0x1. */</span>
<a name="l10436"></a>10436     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a842e0122feb6a308f6a6bff23e023cbe">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10437"></a>10437 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10438"></a>10438 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10439"></a>10439 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10440"></a>10440 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10441"></a>10441 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10442"></a>10442 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10443"></a>10443 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10444"></a>10444 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10445"></a>10445 <span class="comment">                                                         In SATA Mode program RX_LDLL_BWSEL = 0x1. */</span>
<a name="l10446"></a>10446     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#aa336711589c44c8babc2d3e5631d4953">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10447"></a>10447 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10448"></a>10448 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10449"></a>10449 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10450"></a>10450 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10451"></a>10451 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10452"></a>10452 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10453"></a>10453 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10454"></a>10454 <span class="comment">                                                         All other values in this field are reserved.</span>
<a name="l10455"></a>10455 <span class="comment">                                                         In SATA Mode program RX_SDLL_BWSEL = 0x1. */</span>
<a name="l10456"></a>10456 <span class="preprocessor">#else</span>
<a name="l10457"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#aa336711589c44c8babc2d3e5631d4953">10457</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#aa336711589c44c8babc2d3e5631d4953">rx_sdll_bwsel</a>                : 3;
<a name="l10458"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a842e0122feb6a308f6a6bff23e023cbe">10458</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a842e0122feb6a308f6a6bff23e023cbe">rx_ldll_bwsel</a>                : 3;
<a name="l10459"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#ab963e5c842c95db5685d97db7ee1492e">10459</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#ab963e5c842c95db5685d97db7ee1492e">rx_pi_bwsel</a>                  : 3;
<a name="l10460"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#abc133813d7ba17d5f789fe5a687f4b1d">10460</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#abc133813d7ba17d5f789fe5a687f4b1d">rx_sdll_isel</a>                 : 2;
<a name="l10461"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a611425f0ed8d29812b466f5f81ddf334">10461</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a611425f0ed8d29812b466f5f81ddf334">rx_ldll_isel</a>                 : 2;
<a name="l10462"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a47d19062a480f00efa50425793878c98">10462</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a47d19062a480f00efa50425793878c98">slice_spare_1_0</a>              : 2;
<a name="l10463"></a><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a76a809b2aea65d869c0ccc56bc87fedf">10463</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html#a76a809b2aea65d869c0ccc56bc87fedf">reserved_15_63</a>               : 49;
<a name="l10464"></a>10464 <span class="preprocessor">#endif</span>
<a name="l10465"></a>10465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html#aa2c72a233c3d28639b3da342c0dfde8c">s</a>;
<a name="l10466"></a><a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html#a49fc5b7e709769b0b5b5db416c3bb92a">10466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__pcie3__mode_1_1cvmx__gserx__slicex__pcie3__mode__s.html">cvmx_gserx_slicex_pcie3_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html#a49fc5b7e709769b0b5b5db416c3bb92a">cn73xx</a>;
<a name="l10467"></a>10467 };
<a name="l10468"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab4af93b3e3f405e94ace3e61e9b4582b">10468</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html" title="cvmx_gser::_slice::_pcie3_mode">cvmx_gserx_slicex_pcie3_mode</a> <a class="code" href="unioncvmx__gserx__slicex__pcie3__mode.html" title="cvmx_gser::_slice::_pcie3_mode">cvmx_gserx_slicex_pcie3_mode_t</a>;
<a name="l10469"></a>10469 <span class="comment"></span>
<a name="l10470"></a>10470 <span class="comment">/**</span>
<a name="l10471"></a>10471 <span class="comment"> * cvmx_gser#_slice#_qsgmii_mode</span>
<a name="l10472"></a>10472 <span class="comment"> *</span>
<a name="l10473"></a>10473 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10474"></a>10474 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10475"></a>10475 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10476"></a>10476 <span class="comment"> *</span>
<a name="l10477"></a>10477 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10478"></a>10478 <span class="comment"> */</span>
<a name="l10479"></a><a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html">10479</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html" title="cvmx_gser::_slice::_qsgmii_mode">cvmx_gserx_slicex_qsgmii_mode</a> {
<a name="l10480"></a><a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html#a8ec9f28efa1cb36db249d45c6eb2cb5a">10480</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html#a8ec9f28efa1cb36db249d45c6eb2cb5a">u64</a>;
<a name="l10481"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html">10481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html">cvmx_gserx_slicex_qsgmii_mode_s</a> {
<a name="l10482"></a>10482 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10483"></a>10483 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a1040940f267a2aac1b69bbf000769ce9">reserved_15_63</a>               : 49;
<a name="l10484"></a>10484     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a13d6a303bb2bceb36dd82ec558bfd879">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10485"></a>10485 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10486"></a>10486 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10487"></a>10487     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a734f47f9f5ec7be61f4f6db3e5746f37">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10488"></a>10488 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10489"></a>10489 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10490"></a>10490 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10491"></a>10491 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10492"></a>10492     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#ab9c2dc507fcbb80137a9750e70c3bba9">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10493"></a>10493 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10494"></a>10494 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10495"></a>10495 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10496"></a>10496 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10497"></a>10497     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#aa4c57c157dd733911d549f7418432c32">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10498"></a>10498 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10499"></a>10499 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10500"></a>10500 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10501"></a>10501 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10502"></a>10502 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10503"></a>10503     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a14128aed27beb90566cbbbdc2d30d783">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10504"></a>10504 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10505"></a>10505 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10506"></a>10506 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10507"></a>10507 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10508"></a>10508 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10509"></a>10509 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10510"></a>10510 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10511"></a>10511 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10512"></a>10512     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a390afa45639d91e5b5c20303e0de7799">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10513"></a>10513 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10514"></a>10514 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10515"></a>10515 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10516"></a>10516 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10517"></a>10517 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10518"></a>10518 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10519"></a>10519 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10520"></a>10520 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10521"></a>10521 <span class="preprocessor">#else</span>
<a name="l10522"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a390afa45639d91e5b5c20303e0de7799">10522</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a390afa45639d91e5b5c20303e0de7799">rx_sdll_bwsel</a>                : 3;
<a name="l10523"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a14128aed27beb90566cbbbdc2d30d783">10523</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a14128aed27beb90566cbbbdc2d30d783">rx_ldll_bwsel</a>                : 3;
<a name="l10524"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#aa4c57c157dd733911d549f7418432c32">10524</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#aa4c57c157dd733911d549f7418432c32">rx_pi_bwsel</a>                  : 3;
<a name="l10525"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#ab9c2dc507fcbb80137a9750e70c3bba9">10525</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#ab9c2dc507fcbb80137a9750e70c3bba9">rx_sdll_isel</a>                 : 2;
<a name="l10526"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a734f47f9f5ec7be61f4f6db3e5746f37">10526</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a734f47f9f5ec7be61f4f6db3e5746f37">rx_ldll_isel</a>                 : 2;
<a name="l10527"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a13d6a303bb2bceb36dd82ec558bfd879">10527</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a13d6a303bb2bceb36dd82ec558bfd879">slice_spare_1_0</a>              : 2;
<a name="l10528"></a><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a1040940f267a2aac1b69bbf000769ce9">10528</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html#a1040940f267a2aac1b69bbf000769ce9">reserved_15_63</a>               : 49;
<a name="l10529"></a>10529 <span class="preprocessor">#endif</span>
<a name="l10530"></a>10530 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html#ad0fbfbd0bded1923a923058850e57e9c">s</a>;
<a name="l10531"></a><a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html#ad825ed274bea4921d42353de1f9679cc">10531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__qsgmii__mode_1_1cvmx__gserx__slicex__qsgmii__mode__s.html">cvmx_gserx_slicex_qsgmii_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html#ad825ed274bea4921d42353de1f9679cc">cn73xx</a>;
<a name="l10532"></a>10532 };
<a name="l10533"></a><a class="code" href="cvmx-gserx-defs_8h.html#a289d5495ff913b8f89e9b574570532ff">10533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html" title="cvmx_gser::_slice::_qsgmii_mode">cvmx_gserx_slicex_qsgmii_mode</a> <a class="code" href="unioncvmx__gserx__slicex__qsgmii__mode.html" title="cvmx_gser::_slice::_qsgmii_mode">cvmx_gserx_slicex_qsgmii_mode_t</a>;
<a name="l10534"></a>10534 <span class="comment"></span>
<a name="l10535"></a>10535 <span class="comment">/**</span>
<a name="l10536"></a>10536 <span class="comment"> * cvmx_gser#_slice#_rx_ldll_ctrl</span>
<a name="l10537"></a>10537 <span class="comment"> *</span>
<a name="l10538"></a>10538 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10539"></a>10539 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10540"></a>10540 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10541"></a>10541 <span class="comment"> *</span>
<a name="l10542"></a>10542 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10543"></a>10543 <span class="comment"> */</span>
<a name="l10544"></a><a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html">10544</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html" title="cvmx_gser::_slice::_rx_ldll_ctrl">cvmx_gserx_slicex_rx_ldll_ctrl</a> {
<a name="l10545"></a><a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html#ac9de8a826911cff3a8a8d8913a8135b4">10545</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html#ac9de8a826911cff3a8a8d8913a8135b4">u64</a>;
<a name="l10546"></a><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html">10546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html">cvmx_gserx_slicex_rx_ldll_ctrl_s</a> {
<a name="l10547"></a>10547 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10548"></a>10548 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#aa239acb183e314afddb6d7af71ca7e44">reserved_8_63</a>                : 56;
<a name="l10549"></a>10549     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#a391c8e0d273e1b9f9465ba7e72ba33ca">pcs_sds_rx_ldll_tune</a>         : 3;  <span class="comment">/**&lt; Tuning bits for the regulator and loop filter.</span>
<a name="l10550"></a>10550 <span class="comment">                                                         Bit 7 controls the initial value of the regulator output,</span>
<a name="l10551"></a>10551 <span class="comment">                                                         0 for 0.9V and 1 for 0.925V.</span>
<a name="l10552"></a>10552 <span class="comment">                                                         Bits 6:5 are connected to the loop filter, to reduce</span>
<a name="l10553"></a>10553 <span class="comment">                                                         its corner frequency (for testing purposes).</span>
<a name="l10554"></a>10554 <span class="comment">                                                         This parameter is for debugging purposes and should not</span>
<a name="l10555"></a>10555 <span class="comment">                                                         be written in normal operation. */</span>
<a name="l10556"></a>10556     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ae565010d429502c6664677d9c072589e">pcs_sds_rx_ldll_swsel</a>        : 4;  <span class="comment">/**&lt; DMON control, selects which signal is passed to the output</span>
<a name="l10557"></a>10557 <span class="comment">                                                         of DMON:</span>
<a name="l10558"></a>10558 <span class="comment">                                                         0x8 = vdda_int</span>
<a name="l10559"></a>10559 <span class="comment">                                                         0x4 = pi clock (output of the PI)</span>
<a name="l10560"></a>10560 <span class="comment">                                                         0x2 = dllout[1] (second output clock phase, out of 4 phases,</span>
<a name="l10561"></a>10561 <span class="comment">                                                               of the Lane DLL)</span>
<a name="l10562"></a>10562 <span class="comment">                                                         0x1 = dllout[0] (first output clock phase, out of 4 phases,</span>
<a name="l10563"></a>10563 <span class="comment">                                                               of the Lane DLL).  Ensure that</span>
<a name="l10564"></a>10564 <span class="comment">                                                               GSER()_SLICE_RX_SDLL_CTRL[PCS_SDS_RX_SDLL_SWSEL]=0x0 during</span>
<a name="l10565"></a>10565 <span class="comment">                                                               this test.</span>
<a name="l10566"></a>10566 <span class="comment">                                                         This parameter is for debugging purposes and should not</span>
<a name="l10567"></a>10567 <span class="comment">                                                         be written in normal operation. */</span>
<a name="l10568"></a>10568     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ab6e10be0cff23f8e2ea02ee814d26db4">reserved_0_0</a>                 : 1;
<a name="l10569"></a>10569 <span class="preprocessor">#else</span>
<a name="l10570"></a><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ab6e10be0cff23f8e2ea02ee814d26db4">10570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ab6e10be0cff23f8e2ea02ee814d26db4">reserved_0_0</a>                 : 1;
<a name="l10571"></a><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ae565010d429502c6664677d9c072589e">10571</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#ae565010d429502c6664677d9c072589e">pcs_sds_rx_ldll_swsel</a>        : 4;
<a name="l10572"></a><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#a391c8e0d273e1b9f9465ba7e72ba33ca">10572</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#a391c8e0d273e1b9f9465ba7e72ba33ca">pcs_sds_rx_ldll_tune</a>         : 3;
<a name="l10573"></a><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#aa239acb183e314afddb6d7af71ca7e44">10573</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html#aa239acb183e314afddb6d7af71ca7e44">reserved_8_63</a>                : 56;
<a name="l10574"></a>10574 <span class="preprocessor">#endif</span>
<a name="l10575"></a>10575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html#a1b09eca10122570be8ee95ecd4884507">s</a>;
<a name="l10576"></a><a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html#a02421f4d5ccc63ac11c80410d134374e">10576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__ldll__ctrl_1_1cvmx__gserx__slicex__rx__ldll__ctrl__s.html">cvmx_gserx_slicex_rx_ldll_ctrl_s</a> <a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html#a02421f4d5ccc63ac11c80410d134374e">cn73xx</a>;
<a name="l10577"></a>10577 };
<a name="l10578"></a><a class="code" href="cvmx-gserx-defs_8h.html#ae8ee9889f67bb21cf68fce68056e46d2">10578</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html" title="cvmx_gser::_slice::_rx_ldll_ctrl">cvmx_gserx_slicex_rx_ldll_ctrl</a> <a class="code" href="unioncvmx__gserx__slicex__rx__ldll__ctrl.html" title="cvmx_gser::_slice::_rx_ldll_ctrl">cvmx_gserx_slicex_rx_ldll_ctrl_t</a>;
<a name="l10579"></a>10579 <span class="comment"></span>
<a name="l10580"></a>10580 <span class="comment">/**</span>
<a name="l10581"></a>10581 <span class="comment"> * cvmx_gser#_slice#_rx_sdll_ctrl</span>
<a name="l10582"></a>10582 <span class="comment"> *</span>
<a name="l10583"></a>10583 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10584"></a>10584 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10585"></a>10585 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10586"></a>10586 <span class="comment"> *</span>
<a name="l10587"></a>10587 <span class="comment"> * Slice 1 does not exist on GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, and GSER8.</span>
<a name="l10588"></a>10588 <span class="comment"> */</span>
<a name="l10589"></a><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html">10589</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html" title="cvmx_gser::_slice::_rx_sdll_ctrl">cvmx_gserx_slicex_rx_sdll_ctrl</a> {
<a name="l10590"></a><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a99742bb071d7ad639bb088c2a20c1eb7">10590</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a99742bb071d7ad639bb088c2a20c1eb7">u64</a>;
<a name="l10591"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html">10591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html">cvmx_gserx_slicex_rx_sdll_ctrl_s</a> {
<a name="l10592"></a>10592 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10593"></a>10593 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a9c03001853138298b880b1af678201df">reserved_16_63</a>               : 48;
<a name="l10594"></a>10594     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#aecbb8f7fc98ce37e337f67cf50bd9778">pcs_sds_oob_clk_ctrl</a>         : 2;  <span class="comment">/**&lt; OOB clock oscillator output frequency selection:</span>
<a name="l10595"></a>10595 <span class="comment">                                                         0x0 = 506 MHz (min) 682 MHz (typ) 782 MHz (max).</span>
<a name="l10596"></a>10596 <span class="comment">                                                         0x1 = 439 MHz (min) 554 MHz (typ) 595 MHz (max).</span>
<a name="l10597"></a>10597 <span class="comment">                                                         0x2 = 379 MHz (min) 453 MHz (typ) 482 MHz (max).</span>
<a name="l10598"></a>10598 <span class="comment">                                                         0x3 = 303 MHz (min) 378 MHz (typ) 414 MHz (max).</span>
<a name="l10599"></a>10599 <span class="comment">                                                         This parameter is for debugging purposes and should not</span>
<a name="l10600"></a>10600 <span class="comment">                                                         be written in normal operation. */</span>
<a name="l10601"></a>10601     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7d51dce20940d96f704906224b95a825">reserved_7_13</a>                : 7;
<a name="l10602"></a>10602     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a015a7e9d0167b6defda572e8d6458379">pcs_sds_rx_sdll_tune</a>         : 3;  <span class="comment">/**&lt; Tuning bits for the regulator and the loop filter. */</span>
<a name="l10603"></a>10603     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7eea83875a96930c8056987c0b3d2245">pcs_sds_rx_sdll_swsel</a>        : 4;  <span class="comment">/**&lt; DMON control; selects which signal is passed to the output</span>
<a name="l10604"></a>10604 <span class="comment">                                                         of DMON.</span>
<a name="l10605"></a>10605 <span class="comment">                                                         0x1 = dllout[0] (first output clock phase, out of 8 phases,</span>
<a name="l10606"></a>10606 <span class="comment">                                                         of the Slice DLL).</span>
<a name="l10607"></a>10607 <span class="comment">                                                         0x2 = dllout[1] (second output clock phase, out of 8 phases,</span>
<a name="l10608"></a>10608 <span class="comment">                                                         of the Slice DLL).</span>
<a name="l10609"></a>10609 <span class="comment">                                                         0x4 = piclk (output clock of the PI).</span>
<a name="l10610"></a>10610 <span class="comment">                                                         0x8 = vdda_int.</span>
<a name="l10611"></a>10611 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10612"></a>10612 <span class="preprocessor">#else</span>
<a name="l10613"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7eea83875a96930c8056987c0b3d2245">10613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7eea83875a96930c8056987c0b3d2245">pcs_sds_rx_sdll_swsel</a>        : 4;
<a name="l10614"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a015a7e9d0167b6defda572e8d6458379">10614</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a015a7e9d0167b6defda572e8d6458379">pcs_sds_rx_sdll_tune</a>         : 3;
<a name="l10615"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7d51dce20940d96f704906224b95a825">10615</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a7d51dce20940d96f704906224b95a825">reserved_7_13</a>                : 7;
<a name="l10616"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#aecbb8f7fc98ce37e337f67cf50bd9778">10616</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#aecbb8f7fc98ce37e337f67cf50bd9778">pcs_sds_oob_clk_ctrl</a>         : 2;
<a name="l10617"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a9c03001853138298b880b1af678201df">10617</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html#a9c03001853138298b880b1af678201df">reserved_16_63</a>               : 48;
<a name="l10618"></a>10618 <span class="preprocessor">#endif</span>
<a name="l10619"></a>10619 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a4b6a76894516be5c4edaeeb9c8881493">s</a>;
<a name="l10620"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html">10620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html">cvmx_gserx_slicex_rx_sdll_ctrl_cn73xx</a> {
<a name="l10621"></a>10621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10622"></a>10622 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a80da58a15b83f7197fc94dd3c9a9d28c">reserved_16_63</a>               : 48;
<a name="l10623"></a>10623     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a648becf628cde1dd2f65d3e931dab1eb">pcs_sds_oob_clk_ctrl</a>         : 2;  <span class="comment">/**&lt; OOB clock oscillator output frequency selection:</span>
<a name="l10624"></a>10624 <span class="comment">                                                         0x0 = 506 MHz (min) 682 MHz (typ) 782 MHz (max).</span>
<a name="l10625"></a>10625 <span class="comment">                                                         0x1 = 439 MHz (min) 554 MHz (typ) 595 MHz (max).</span>
<a name="l10626"></a>10626 <span class="comment">                                                         0x2 = 379 MHz (min) 453 MHz (typ) 482 MHz (max).</span>
<a name="l10627"></a>10627 <span class="comment">                                                         0x3 = 303 MHz (min) 378 MHz (typ) 414 MHz (max).</span>
<a name="l10628"></a>10628 <span class="comment">                                                         This parameter is for debugging purposes and should not</span>
<a name="l10629"></a>10629 <span class="comment">                                                         be written in normal operation. */</span>
<a name="l10630"></a>10630     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a4626946a8113c17637855dbf0a2348b5">reserved_13_7</a>                : 7;
<a name="l10631"></a>10631     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a14a59168fb4061c808dd6dab07d8e9a7">pcs_sds_rx_sdll_tune</a>         : 3;  <span class="comment">/**&lt; Tuning bits for the regulator and the loop filter. */</span>
<a name="l10632"></a>10632     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a11ae783c35cc81aca6f5d2d41d319c5f">pcs_sds_rx_sdll_swsel</a>        : 4;  <span class="comment">/**&lt; DMON control; selects which signal is passed to the output</span>
<a name="l10633"></a>10633 <span class="comment">                                                         of DMON.</span>
<a name="l10634"></a>10634 <span class="comment">                                                         0x1 = dllout[0] (first output clock phase, out of 8 phases,</span>
<a name="l10635"></a>10635 <span class="comment">                                                         of the Slice DLL).</span>
<a name="l10636"></a>10636 <span class="comment">                                                         0x2 = dllout[1] (second output clock phase, out of 8 phases,</span>
<a name="l10637"></a>10637 <span class="comment">                                                         of the Slice DLL).</span>
<a name="l10638"></a>10638 <span class="comment">                                                         0x4 = piclk (output clock of the PI).</span>
<a name="l10639"></a>10639 <span class="comment">                                                         0x8 = vdda_int.</span>
<a name="l10640"></a>10640 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10641"></a>10641 <span class="preprocessor">#else</span>
<a name="l10642"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a11ae783c35cc81aca6f5d2d41d319c5f">10642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a11ae783c35cc81aca6f5d2d41d319c5f">pcs_sds_rx_sdll_swsel</a>        : 4;
<a name="l10643"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a14a59168fb4061c808dd6dab07d8e9a7">10643</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a14a59168fb4061c808dd6dab07d8e9a7">pcs_sds_rx_sdll_tune</a>         : 3;
<a name="l10644"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a4626946a8113c17637855dbf0a2348b5">10644</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a4626946a8113c17637855dbf0a2348b5">reserved_13_7</a>                : 7;
<a name="l10645"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a648becf628cde1dd2f65d3e931dab1eb">10645</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a648becf628cde1dd2f65d3e931dab1eb">pcs_sds_oob_clk_ctrl</a>         : 2;
<a name="l10646"></a><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a80da58a15b83f7197fc94dd3c9a9d28c">10646</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html#a80da58a15b83f7197fc94dd3c9a9d28c">reserved_16_63</a>               : 48;
<a name="l10647"></a>10647 <span class="preprocessor">#endif</span>
<a name="l10648"></a>10648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a2ec630095291b8fd26f009e01f2b4619">cn73xx</a>;
<a name="l10649"></a><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a48e6a07d8cbf1cf5b53dd7f8db505671">10649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html">cvmx_gserx_slicex_rx_sdll_ctrl_cn73xx</a> <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a48e6a07d8cbf1cf5b53dd7f8db505671">cn78xx</a>;
<a name="l10650"></a><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#aca9b9bbf5d283aefbfe2b086af4b24a5">10650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__s.html">cvmx_gserx_slicex_rx_sdll_ctrl_s</a> <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#aca9b9bbf5d283aefbfe2b086af4b24a5">cn78xxp1</a>;
<a name="l10651"></a><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a1aebbcfd4ae1847a4d46911e310d0e48">10651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__rx__sdll__ctrl_1_1cvmx__gserx__slicex__rx__sdll__ctrl__cn73xx.html">cvmx_gserx_slicex_rx_sdll_ctrl_cn73xx</a> <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html#a1aebbcfd4ae1847a4d46911e310d0e48">cnf75xx</a>;
<a name="l10652"></a>10652 };
<a name="l10653"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3d68f5f6cd35884cda44e8c1c0f283fe">10653</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html" title="cvmx_gser::_slice::_rx_sdll_ctrl">cvmx_gserx_slicex_rx_sdll_ctrl</a> <a class="code" href="unioncvmx__gserx__slicex__rx__sdll__ctrl.html" title="cvmx_gser::_slice::_rx_sdll_ctrl">cvmx_gserx_slicex_rx_sdll_ctrl_t</a>;
<a name="l10654"></a>10654 <span class="comment"></span>
<a name="l10655"></a>10655 <span class="comment">/**</span>
<a name="l10656"></a>10656 <span class="comment"> * cvmx_gser#_slice#_sgmii_mode</span>
<a name="l10657"></a>10657 <span class="comment"> *</span>
<a name="l10658"></a>10658 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10659"></a>10659 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10660"></a>10660 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10661"></a>10661 <span class="comment"> *</span>
<a name="l10662"></a>10662 <span class="comment"> * Slice 1 does not exist on GSER4, GSER5, or GSER6.</span>
<a name="l10663"></a>10663 <span class="comment"> */</span>
<a name="l10664"></a><a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html">10664</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html" title="cvmx_gser::_slice::_sgmii_mode">cvmx_gserx_slicex_sgmii_mode</a> {
<a name="l10665"></a><a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html#a368d301d46a8e2b6322d71903da21854">10665</a>     uint64_t <a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html#a368d301d46a8e2b6322d71903da21854">u64</a>;
<a name="l10666"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html">10666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html">cvmx_gserx_slicex_sgmii_mode_s</a> {
<a name="l10667"></a>10667 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10668"></a>10668 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#abed8a8b9feb67da2213462cc51202787">reserved_15_63</a>               : 49;
<a name="l10669"></a>10669     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac42736d06b9e096a7f3d71d527f230dc">slice_spare_1_0</a>              : 2;  <span class="comment">/**&lt; Controls enable of pcs_sds_rx_div33 for lane 0 and 1 in the slice:</span>
<a name="l10670"></a>10670 <span class="comment">                                                         Bit 13 controls enable for lane 0.</span>
<a name="l10671"></a>10671 <span class="comment">                                                         Bit 14 controls enable for lane 1. */</span>
<a name="l10672"></a>10672     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac021a0f4da66037fa2d5f6cc277928d7">rx_ldll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for lane DLL:</span>
<a name="l10673"></a>10673 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10674"></a>10674 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10675"></a>10675 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10676"></a>10676 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10677"></a>10677     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a87d2b161096cc464f19e4d6d6a11c1ec">rx_sdll_isel</a>                 : 2;  <span class="comment">/**&lt; Controls charge pump current for slice DLL:</span>
<a name="l10678"></a>10678 <span class="comment">                                                         0x0 = 500 uA.</span>
<a name="l10679"></a>10679 <span class="comment">                                                         0x1 = 1000 uA.</span>
<a name="l10680"></a>10680 <span class="comment">                                                         0x2 = 250 uA.</span>
<a name="l10681"></a>10681 <span class="comment">                                                         0x3 = 330 uA. */</span>
<a name="l10682"></a>10682     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#aba01e3cdb58411c77cddc46145c558b3">rx_pi_bwsel</a>                  : 3;  <span class="comment">/**&lt; Controls PI different data rates:</span>
<a name="l10683"></a>10683 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10684"></a>10684 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10685"></a>10685 <span class="comment">                                                         0x6 = 4 GHz.</span>
<a name="l10686"></a>10686 <span class="comment">                                                         0x7 = 5.15625 GHz.</span>
<a name="l10687"></a>10687 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10688"></a>10688     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a2c40d966e9b237bdc51a794e98da82fd">rx_ldll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10689"></a>10689 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10690"></a>10690 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10691"></a>10691 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10692"></a>10692 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10693"></a>10693 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10694"></a>10694 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10695"></a>10695 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10696"></a>10696 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10697"></a>10697     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ab3306f5ea7285b535b3e2dc6989516b7">rx_sdll_bwsel</a>                : 3;  <span class="comment">/**&lt; Controls capacitors in delay line for different data rates; should be set</span>
<a name="l10698"></a>10698 <span class="comment">                                                         based on the PLL clock frequency as follows:</span>
<a name="l10699"></a>10699 <span class="comment">                                                         0x0 = 2.5 GHz.</span>
<a name="l10700"></a>10700 <span class="comment">                                                         0x1 = 3.125 GHz.</span>
<a name="l10701"></a>10701 <span class="comment">                                                         0x3 = 4 GHz.</span>
<a name="l10702"></a>10702 <span class="comment">                                                         0x5 = 5.15625 GHz.</span>
<a name="l10703"></a>10703 <span class="comment">                                                         0x6 = 5.65 GHz.</span>
<a name="l10704"></a>10704 <span class="comment">                                                         0x7 = 6.25 GHz.</span>
<a name="l10705"></a>10705 <span class="comment">                                                         All other values in this field are reserved. */</span>
<a name="l10706"></a>10706 <span class="preprocessor">#else</span>
<a name="l10707"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ab3306f5ea7285b535b3e2dc6989516b7">10707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ab3306f5ea7285b535b3e2dc6989516b7">rx_sdll_bwsel</a>                : 3;
<a name="l10708"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a2c40d966e9b237bdc51a794e98da82fd">10708</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a2c40d966e9b237bdc51a794e98da82fd">rx_ldll_bwsel</a>                : 3;
<a name="l10709"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#aba01e3cdb58411c77cddc46145c558b3">10709</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#aba01e3cdb58411c77cddc46145c558b3">rx_pi_bwsel</a>                  : 3;
<a name="l10710"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a87d2b161096cc464f19e4d6d6a11c1ec">10710</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#a87d2b161096cc464f19e4d6d6a11c1ec">rx_sdll_isel</a>                 : 2;
<a name="l10711"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac021a0f4da66037fa2d5f6cc277928d7">10711</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac021a0f4da66037fa2d5f6cc277928d7">rx_ldll_isel</a>                 : 2;
<a name="l10712"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac42736d06b9e096a7f3d71d527f230dc">10712</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#ac42736d06b9e096a7f3d71d527f230dc">slice_spare_1_0</a>              : 2;
<a name="l10713"></a><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#abed8a8b9feb67da2213462cc51202787">10713</a>     uint64_t <a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html#abed8a8b9feb67da2213462cc51202787">reserved_15_63</a>               : 49;
<a name="l10714"></a>10714 <span class="preprocessor">#endif</span>
<a name="l10715"></a>10715 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html#a8d60cf5c2313a25a81659da9e20edaea">s</a>;
<a name="l10716"></a><a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html#a9948f4d65adaf116f903e0c97713d03f">10716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slicex__sgmii__mode_1_1cvmx__gserx__slicex__sgmii__mode__s.html">cvmx_gserx_slicex_sgmii_mode_s</a> <a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html#a9948f4d65adaf116f903e0c97713d03f">cn73xx</a>;
<a name="l10717"></a>10717 };
<a name="l10718"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0ea9775804a43557729a8317af854ade">10718</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html" title="cvmx_gser::_slice::_sgmii_mode">cvmx_gserx_slicex_sgmii_mode</a> <a class="code" href="unioncvmx__gserx__slicex__sgmii__mode.html" title="cvmx_gser::_slice::_sgmii_mode">cvmx_gserx_slicex_sgmii_mode_t</a>;
<a name="l10719"></a>10719 <span class="comment"></span>
<a name="l10720"></a>10720 <span class="comment">/**</span>
<a name="l10721"></a>10721 <span class="comment"> * cvmx_gser#_slice_cfg</span>
<a name="l10722"></a>10722 <span class="comment"> *</span>
<a name="l10723"></a>10723 <span class="comment"> * These registers are for diagnostic use only.</span>
<a name="l10724"></a>10724 <span class="comment"> * These registers are reset by hardware only during chip cold reset.</span>
<a name="l10725"></a>10725 <span class="comment"> * The values of the CSR fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10726"></a>10726 <span class="comment"> */</span>
<a name="l10727"></a><a class="code" href="unioncvmx__gserx__slice__cfg.html">10727</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slice__cfg.html" title="cvmx_gser::_slice_cfg">cvmx_gserx_slice_cfg</a> {
<a name="l10728"></a><a class="code" href="unioncvmx__gserx__slice__cfg.html#a580af9d28c7e960c8cdd30db97924fde">10728</a>     uint64_t <a class="code" href="unioncvmx__gserx__slice__cfg.html#a580af9d28c7e960c8cdd30db97924fde">u64</a>;
<a name="l10729"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html">10729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html">cvmx_gserx_slice_cfg_s</a> {
<a name="l10730"></a>10730 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10731"></a>10731 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a24e2cfec25e0f7fd64996d7245a6ddd5">reserved_12_63</a>               : 52;
<a name="l10732"></a>10732     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#aafb82cd61d431e301a09d4b68593149d">tx_rx_detect_lvl_enc</a>         : 4;  <span class="comment">/**&lt; Determines the RX detect level, pcs_sds_tx_rx_detect_lvl[9:0],</span>
<a name="l10733"></a>10733 <span class="comment">                                                         (which is a 1-hot signal), where the level is equal to</span>
<a name="l10734"></a>10734 <span class="comment">                                                         2^TX_RX_DETECT_LVL_ENC. */</span>
<a name="l10735"></a>10735     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a651ed3779e7a709661069cffd08b9c17">reserved_6_7</a>                 : 2;
<a name="l10736"></a>10736     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a87019d06e99d60069ebef4ef5eded18e">pcs_sds_rx_pcie_pterm</a>        : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10737"></a>10737     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a093dd04356c17e0fca90ad446ec228e2">pcs_sds_rx_pcie_nterm</a>        : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10738"></a>10738     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a082a70565f78accc10a2fbcb3c0e2248">pcs_sds_tx_stress_eye</a>        : 2;  <span class="comment">/**&lt; Controls TX stress eye. */</span>
<a name="l10739"></a>10739 <span class="preprocessor">#else</span>
<a name="l10740"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a082a70565f78accc10a2fbcb3c0e2248">10740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a082a70565f78accc10a2fbcb3c0e2248">pcs_sds_tx_stress_eye</a>        : 2;
<a name="l10741"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a093dd04356c17e0fca90ad446ec228e2">10741</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a093dd04356c17e0fca90ad446ec228e2">pcs_sds_rx_pcie_nterm</a>        : 2;
<a name="l10742"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a87019d06e99d60069ebef4ef5eded18e">10742</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a87019d06e99d60069ebef4ef5eded18e">pcs_sds_rx_pcie_pterm</a>        : 2;
<a name="l10743"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a651ed3779e7a709661069cffd08b9c17">10743</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a651ed3779e7a709661069cffd08b9c17">reserved_6_7</a>                 : 2;
<a name="l10744"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#aafb82cd61d431e301a09d4b68593149d">10744</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#aafb82cd61d431e301a09d4b68593149d">tx_rx_detect_lvl_enc</a>         : 4;
<a name="l10745"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a24e2cfec25e0f7fd64996d7245a6ddd5">10745</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html#a24e2cfec25e0f7fd64996d7245a6ddd5">reserved_12_63</a>               : 52;
<a name="l10746"></a>10746 <span class="preprocessor">#endif</span>
<a name="l10747"></a>10747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slice__cfg.html#acb568a6e0c6a771c233a1d98734ce629">s</a>;
<a name="l10748"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html">10748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html">cvmx_gserx_slice_cfg_cn73xx</a> {
<a name="l10749"></a>10749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10750"></a>10750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abbb8d735f714c115f35cc2e7b2bff06d">reserved_12_63</a>               : 52;
<a name="l10751"></a>10751     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abd2afc8d0c31f3b1c286985c62f0f8a9">tx_rx_detect_lvl_enc</a>         : 4;  <span class="comment">/**&lt; Determines the RX detect level, pcs_sds_tx_rx_detect_lvl[9:0],</span>
<a name="l10752"></a>10752 <span class="comment">                                                         (which is a 1-hot signal), where the level is equal to</span>
<a name="l10753"></a>10753 <span class="comment">                                                         2^TX_RX_DETECT_LVL_ENC. */</span>
<a name="l10754"></a>10754     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a363c2871bbf19374f806158e152d6345">reserved_7_6</a>                 : 2;
<a name="l10755"></a>10755     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4baaedac060c79647cb866776f19edaf">pcs_sds_rx_pcie_pterm</a>        : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10756"></a>10756     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#aa903d684f302a57ee7f808a701a6dc36">pcs_sds_rx_pcie_nterm</a>        : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10757"></a>10757     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4c9c3199932641e2a71525931092fd05">pcs_sds_tx_stress_eye</a>        : 2;  <span class="comment">/**&lt; Controls TX stress eye. */</span>
<a name="l10758"></a>10758 <span class="preprocessor">#else</span>
<a name="l10759"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4c9c3199932641e2a71525931092fd05">10759</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4c9c3199932641e2a71525931092fd05">pcs_sds_tx_stress_eye</a>        : 2;
<a name="l10760"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#aa903d684f302a57ee7f808a701a6dc36">10760</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#aa903d684f302a57ee7f808a701a6dc36">pcs_sds_rx_pcie_nterm</a>        : 2;
<a name="l10761"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4baaedac060c79647cb866776f19edaf">10761</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a4baaedac060c79647cb866776f19edaf">pcs_sds_rx_pcie_pterm</a>        : 2;
<a name="l10762"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a363c2871bbf19374f806158e152d6345">10762</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#a363c2871bbf19374f806158e152d6345">reserved_7_6</a>                 : 2;
<a name="l10763"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abd2afc8d0c31f3b1c286985c62f0f8a9">10763</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abd2afc8d0c31f3b1c286985c62f0f8a9">tx_rx_detect_lvl_enc</a>         : 4;
<a name="l10764"></a><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abbb8d735f714c115f35cc2e7b2bff06d">10764</a>     uint64_t <a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html#abbb8d735f714c115f35cc2e7b2bff06d">reserved_12_63</a>               : 52;
<a name="l10765"></a>10765 <span class="preprocessor">#endif</span>
<a name="l10766"></a>10766 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__slice__cfg.html#aeeba6d84dcd47e6f6c39a11ebf09dcae">cn73xx</a>;
<a name="l10767"></a><a class="code" href="unioncvmx__gserx__slice__cfg.html#a1dca7b765e1e74c7344311b3abbca398">10767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html">cvmx_gserx_slice_cfg_cn73xx</a>    <a class="code" href="unioncvmx__gserx__slice__cfg.html#a1dca7b765e1e74c7344311b3abbca398">cn78xx</a>;
<a name="l10768"></a><a class="code" href="unioncvmx__gserx__slice__cfg.html#ad3b9181abd8a6955286384bd66873278">10768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__s.html">cvmx_gserx_slice_cfg_s</a>         <a class="code" href="unioncvmx__gserx__slice__cfg.html#ad3b9181abd8a6955286384bd66873278">cn78xxp1</a>;
<a name="l10769"></a><a class="code" href="unioncvmx__gserx__slice__cfg.html#a593a67f707288b86008858c5a2347024">10769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__slice__cfg_1_1cvmx__gserx__slice__cfg__cn73xx.html">cvmx_gserx_slice_cfg_cn73xx</a>    <a class="code" href="unioncvmx__gserx__slice__cfg.html#a593a67f707288b86008858c5a2347024">cnf75xx</a>;
<a name="l10770"></a>10770 };
<a name="l10771"></a><a class="code" href="cvmx-gserx-defs_8h.html#ab669f4a01c049b9e7eba8603c8eb72b7">10771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__slice__cfg.html" title="cvmx_gser::_slice_cfg">cvmx_gserx_slice_cfg</a> <a class="code" href="unioncvmx__gserx__slice__cfg.html" title="cvmx_gser::_slice_cfg">cvmx_gserx_slice_cfg_t</a>;
<a name="l10772"></a>10772 <span class="comment"></span>
<a name="l10773"></a>10773 <span class="comment">/**</span>
<a name="l10774"></a>10774 <span class="comment"> * cvmx_gser#_spd</span>
<a name="l10775"></a>10775 <span class="comment"> *</span>
<a name="l10776"></a>10776 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l10777"></a>10777 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10778"></a>10778 <span class="comment"> */</span>
<a name="l10779"></a><a class="code" href="unioncvmx__gserx__spd.html">10779</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__spd.html" title="cvmx_gser::_spd">cvmx_gserx_spd</a> {
<a name="l10780"></a><a class="code" href="unioncvmx__gserx__spd.html#a885fcebcf70f8807bd40c1a8edad6e88">10780</a>     uint64_t <a class="code" href="unioncvmx__gserx__spd.html#a885fcebcf70f8807bd40c1a8edad6e88">u64</a>;
<a name="l10781"></a><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html">10781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html">cvmx_gserx_spd_s</a> {
<a name="l10782"></a>10782 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10783"></a>10783 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ac7e537e11c27d0bf0e4438222d170fdf">reserved_4_63</a>                : 60;
<a name="l10784"></a>10784     uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ab573147e9770f5a526cb9de8cac7d8d9">spd</a>                          : 4;  <span class="comment">/**&lt; For CCPI links (i.e. GSER8..13), the hardware loads this CSR field from the OCI_SPD&lt;3:0&gt;</span>
<a name="l10785"></a>10785 <span class="comment">                                                         pins during chip cold reset. For non-CCPI links, this field is not used.</span>
<a name="l10786"></a>10786 <span class="comment">                                                         For SPD settings that configure a non-default reference clock, hardware updates the PLL</span>
<a name="l10787"></a>10787 <span class="comment">                                                         settings of the specific lane mode (LMODE) table entry to derive the correct link rate.</span>
<a name="l10788"></a>10788 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l10789"></a>10789 <span class="comment">                                                               REFCLK  Link Rate</span>
<a name="l10790"></a>10790 <span class="comment">                                                         SPD   (MHz)   (Gb)      LMODE</span>
<a name="l10791"></a>10791 <span class="comment">                                                         ----  ------  ------    -----------------------</span>
<a name="l10792"></a>10792 <span class="comment">                                                         0x0:  100     1.25      R_125G_REFCLK15625_KX</span>
<a name="l10793"></a>10793 <span class="comment">                                                         0x1:  100     2.5       R_25G_REFCLK100</span>
<a name="l10794"></a>10794 <span class="comment">                                                         0x2:  100     5         R_5G_REFCLK100</span>
<a name="l10795"></a>10795 <span class="comment">                                                         0x3:  100     8         R_8G_REFCLK100</span>
<a name="l10796"></a>10796 <span class="comment">                                                         0x4:  125     1.25      R_125G_REFCLK15625_KX</span>
<a name="l10797"></a>10797 <span class="comment">                                                         0x5:  125     2.5       R_25G_REFCLK125</span>
<a name="l10798"></a>10798 <span class="comment">                                                         0x6:  125     3.125     R_3125G_REFCLK15625_XAUI</span>
<a name="l10799"></a>10799 <span class="comment">                                                         0x7:  125     5         R_5G_REFCLK125</span>
<a name="l10800"></a>10800 <span class="comment">                                                         0x8:  125     6.25      R_625G_REFCLK15625_RXAUI</span>
<a name="l10801"></a>10801 <span class="comment">                                                         0x9:  125     8         R_8G_REFCLK125</span>
<a name="l10802"></a>10802 <span class="comment">                                                         0xA:  156.25  2.5       R_25G_REFCLK100</span>
<a name="l10803"></a>10803 <span class="comment">                                                         0xB:  156.25  3.125     R_3125G_REFCLK15625_XAUI</span>
<a name="l10804"></a>10804 <span class="comment">                                                         0xC:  156.25  5         R_5G_REFCLK125</span>
<a name="l10805"></a>10805 <span class="comment">                                                         0xD:  156.25  6.25      R_625G_REFCLK15625_RXAUI</span>
<a name="l10806"></a>10806 <span class="comment">                                                         0xE:  156.25  10.3125   R_103125G_REFCLK15625_KR</span>
<a name="l10807"></a>10807 <span class="comment">                                                         0xF:                    SW_MODE</span>
<a name="l10808"></a>10808 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l10809"></a>10809 <span class="comment">                                                         Note that a value of 0xF is called SW_MODE. The CCPI link does not come up configured in</span>
<a name="l10810"></a>10810 <span class="comment">                                                         SW_MODE.</span>
<a name="l10811"></a>10811 <span class="comment">                                                         (Software must do all the CCPI GSER configuration to use CCPI in the case of SW_MODE.)</span>
<a name="l10812"></a>10812 <span class="comment">                                                         When SPD!=SW_MODE after a chip cold reset, the hardware has initialized the following</span>
<a name="l10813"></a>10813 <span class="comment">                                                         registers (based on the OCI_SPD selection):</span>
<a name="l10814"></a>10814 <span class="comment">                                                          * GSER()_LANE_MODE[LMODE]=Z.</span>
<a name="l10815"></a>10815 <span class="comment">                                                          * GSER()_PLL_P()_MODE_0.</span>
<a name="l10816"></a>10816 <span class="comment">                                                          * GSER()_PLL_P()_MODE_1.</span>
<a name="l10817"></a>10817 <span class="comment">                                                          * GSER()_LANE_P()_MODE_0.</span>
<a name="l10818"></a>10818 <span class="comment">                                                          * GSER()_LANE_P()_MODE_1.</span>
<a name="l10819"></a>10819 <span class="comment">                                                          * GSER()_LANE()_RX_VALBBD_CTRL_0.</span>
<a name="l10820"></a>10820 <span class="comment">                                                          * GSER()_LANE()_RX_VALBBD_CTRL_1.</span>
<a name="l10821"></a>10821 <span class="comment">                                                          * GSER()_LANE()_RX_VALBBD_CTRL_2.</span>
<a name="l10822"></a>10822 <span class="comment">                                                          where in &quot;GSER(x)&quot;, x is 8..13, and in &quot;P(z)&quot;, z equals LMODE. */</span>
<a name="l10823"></a>10823 <span class="preprocessor">#else</span>
<a name="l10824"></a><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ab573147e9770f5a526cb9de8cac7d8d9">10824</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ab573147e9770f5a526cb9de8cac7d8d9">spd</a>                          : 4;
<a name="l10825"></a><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ac7e537e11c27d0bf0e4438222d170fdf">10825</a>     uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html#ac7e537e11c27d0bf0e4438222d170fdf">reserved_4_63</a>                : 60;
<a name="l10826"></a>10826 <span class="preprocessor">#endif</span>
<a name="l10827"></a>10827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__spd.html#a9fa385e1001038e4db4c0ca19ac6dc1c">s</a>;
<a name="l10828"></a><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html">10828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html">cvmx_gserx_spd_cn73xx</a> {
<a name="l10829"></a>10829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10830"></a>10830 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html#a13acb1b4ef44466d5b82cf87a7c3f794">reserved_0_63</a>                : 64;
<a name="l10831"></a>10831 <span class="preprocessor">#else</span>
<a name="l10832"></a><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html#a13acb1b4ef44466d5b82cf87a7c3f794">10832</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html#a13acb1b4ef44466d5b82cf87a7c3f794">reserved_0_63</a>                : 64;
<a name="l10833"></a>10833 <span class="preprocessor">#endif</span>
<a name="l10834"></a>10834 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__spd.html#a4fd829d1d868dcf0dd7b202a039dd629">cn73xx</a>;
<a name="l10835"></a><a class="code" href="unioncvmx__gserx__spd.html#ada8886145cd518c0f276970e27961089">10835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html">cvmx_gserx_spd_s</a>               <a class="code" href="unioncvmx__gserx__spd.html#ada8886145cd518c0f276970e27961089">cn78xx</a>;
<a name="l10836"></a><a class="code" href="unioncvmx__gserx__spd.html#a6fb706760d72b1131f27f58f566cc369">10836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__s.html">cvmx_gserx_spd_s</a>               <a class="code" href="unioncvmx__gserx__spd.html#a6fb706760d72b1131f27f58f566cc369">cn78xxp1</a>;
<a name="l10837"></a><a class="code" href="unioncvmx__gserx__spd.html#a79473026169e33d89c46f59258591134">10837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__spd_1_1cvmx__gserx__spd__cn73xx.html">cvmx_gserx_spd_cn73xx</a>          <a class="code" href="unioncvmx__gserx__spd.html#a79473026169e33d89c46f59258591134">cnf75xx</a>;
<a name="l10838"></a>10838 };
<a name="l10839"></a><a class="code" href="cvmx-gserx-defs_8h.html#acaab3f550e4665c500930e415eceb39a">10839</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__spd.html" title="cvmx_gser::_spd">cvmx_gserx_spd</a> <a class="code" href="unioncvmx__gserx__spd.html" title="cvmx_gser::_spd">cvmx_gserx_spd_t</a>;
<a name="l10840"></a>10840 <span class="comment"></span>
<a name="l10841"></a>10841 <span class="comment">/**</span>
<a name="l10842"></a>10842 <span class="comment"> * cvmx_gser#_srio_pcs_cfg_0</span>
<a name="l10843"></a>10843 <span class="comment"> *</span>
<a name="l10844"></a>10844 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l10845"></a>10845 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l10846"></a>10846 <span class="comment"> * warm or soft resets.</span>
<a name="l10847"></a>10847 <span class="comment"> */</span>
<a name="l10848"></a><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html">10848</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html" title="cvmx_gser::_srio_pcs_cfg_0">cvmx_gserx_srio_pcs_cfg_0</a> {
<a name="l10849"></a><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html#a47d6743a433a89e11c77b08b00e76097">10849</a>     uint64_t <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html#a47d6743a433a89e11c77b08b00e76097">u64</a>;
<a name="l10850"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html">10850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html">cvmx_gserx_srio_pcs_cfg_0_s</a> {
<a name="l10851"></a>10851 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10852"></a>10852 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#aa2799484a11970c7066f55d87cdc0197">reserved_16_63</a>               : 48;
<a name="l10853"></a>10853     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a30f5e8a049a6734393db8f5160df7319">rx_ofst</a>                      : 4;  <span class="comment">/**&lt; For links that are in SRIO mode, configures the receiver offset. */</span>
<a name="l10854"></a>10854     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9905f2c1cd4421b8c7ec8e35153e3c0c">com_thr</a>                      : 4;  <span class="comment">/**&lt; For links that are in SRIO mode, configures the comma character threshold. */</span>
<a name="l10855"></a>10855     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9a93cf4f905b8a90aa127bfa83dd0f77">skp_max</a>                      : 4;  <span class="comment">/**&lt; For links that are in SRIO mode, configures the maximum number of skip characters inserted</span>
<a name="l10856"></a>10856 <span class="comment">                                                         by the</span>
<a name="l10857"></a>10857 <span class="comment">                                                         SRIO PCS on the Rx data stream to the SRIO MAC */</span>
<a name="l10858"></a>10858     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a8eb05c4f1556a2eaf66377349b186a7f">skp_min</a>                      : 4;  <span class="comment">/**&lt; For links that are in SRIO mode, configures the minumum number of skip characters inserted</span>
<a name="l10859"></a>10859 <span class="comment">                                                         by the</span>
<a name="l10860"></a>10860 <span class="comment">                                                         SRIO PCS on the Rx data stream to the SRIO MAC. */</span>
<a name="l10861"></a>10861 <span class="preprocessor">#else</span>
<a name="l10862"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a8eb05c4f1556a2eaf66377349b186a7f">10862</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a8eb05c4f1556a2eaf66377349b186a7f">skp_min</a>                      : 4;
<a name="l10863"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9a93cf4f905b8a90aa127bfa83dd0f77">10863</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9a93cf4f905b8a90aa127bfa83dd0f77">skp_max</a>                      : 4;
<a name="l10864"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9905f2c1cd4421b8c7ec8e35153e3c0c">10864</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a9905f2c1cd4421b8c7ec8e35153e3c0c">com_thr</a>                      : 4;
<a name="l10865"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a30f5e8a049a6734393db8f5160df7319">10865</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#a30f5e8a049a6734393db8f5160df7319">rx_ofst</a>                      : 4;
<a name="l10866"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#aa2799484a11970c7066f55d87cdc0197">10866</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html#aa2799484a11970c7066f55d87cdc0197">reserved_16_63</a>               : 48;
<a name="l10867"></a>10867 <span class="preprocessor">#endif</span>
<a name="l10868"></a>10868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html#a8b92f40a0cbb770bcfcd406c1f3a91fe">s</a>;
<a name="l10869"></a><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html#ab399825d5c1b8b499b2ae9b69dc2e62c">10869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srio__pcs__cfg__0_1_1cvmx__gserx__srio__pcs__cfg__0__s.html">cvmx_gserx_srio_pcs_cfg_0_s</a>    <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html#ab399825d5c1b8b499b2ae9b69dc2e62c">cnf75xx</a>;
<a name="l10870"></a>10870 };
<a name="l10871"></a><a class="code" href="cvmx-gserx-defs_8h.html#a0b0f1a9ff947c5d9cf31074acf85f1ca">10871</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html" title="cvmx_gser::_srio_pcs_cfg_0">cvmx_gserx_srio_pcs_cfg_0</a> <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__0.html" title="cvmx_gser::_srio_pcs_cfg_0">cvmx_gserx_srio_pcs_cfg_0_t</a>;
<a name="l10872"></a>10872 <span class="comment"></span>
<a name="l10873"></a>10873 <span class="comment">/**</span>
<a name="l10874"></a>10874 <span class="comment"> * cvmx_gser#_srio_pcs_cfg_1</span>
<a name="l10875"></a>10875 <span class="comment"> *</span>
<a name="l10876"></a>10876 <span class="comment"> * These registers are for diagnostic use only. These registers are reset by hardware only during</span>
<a name="l10877"></a>10877 <span class="comment"> * chip cold reset. The values of the CSR fields in these registers do not change during chip</span>
<a name="l10878"></a>10878 <span class="comment"> * warm or soft resets.</span>
<a name="l10879"></a>10879 <span class="comment"> */</span>
<a name="l10880"></a><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html">10880</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html" title="cvmx_gser::_srio_pcs_cfg_1">cvmx_gserx_srio_pcs_cfg_1</a> {
<a name="l10881"></a><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html#a5fe0cd226b15169e34fa1a7f93392334">10881</a>     uint64_t <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html#a5fe0cd226b15169e34fa1a7f93392334">u64</a>;
<a name="l10882"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html">10882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html">cvmx_gserx_srio_pcs_cfg_1_s</a> {
<a name="l10883"></a>10883 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10884"></a>10884 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a746851f46f3c6de6cd72e13af6039f3f">reserved_16_63</a>               : 48;
<a name="l10885"></a>10885     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a87de653c74ccdfba1fd7c2b175bc03ce">err_thrshld</a>                  : 2;  <span class="comment">/**&lt; For links that are in SRIO mode, sets the error thereshold in the SRIO PCS block. */</span>
<a name="l10886"></a>10886     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a9c2aa563b926c9f1ebef8038b6075e31">tx_byp</a>                       : 1;  <span class="comment">/**&lt; For links that are in SRIO mode, when set configures the Tx bypass diagnostic test mode. */</span>
<a name="l10887"></a>10887     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a10eb6f025096ba3c5790e0dc0e004edd">tx_byp_inv</a>                   : 1;  <span class="comment">/**&lt; For links that are in SRIO mode, when the Tx bypass diagnostic test mode is selected</span>
<a name="l10888"></a>10888 <span class="comment">                                                         GSER()_SRIO_PCS_CFG_1.TX_BYP[ENB] inverts the Tx data. */</span>
<a name="l10889"></a>10889     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a0e9731ed01fdad1c90b2a1516cbe6828">reserved_10_11</a>               : 2;
<a name="l10890"></a>10890     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a79041b39a6412dfd3c6e7a29922a59d0">tx_byp_val</a>                   : 10; <span class="comment">/**&lt; For links that are in SRIO mode, configures the 10-bit transmit bypass value used when the</span>
<a name="l10891"></a>10891 <span class="comment">                                                         SRIO PCS is configured for the Tx bypass diagnostic test mode</span>
<a name="l10892"></a>10892 <span class="comment">                                                         GSER()_SRIO_PCS_CFG_1.TX_BYP[ENB]. */</span>
<a name="l10893"></a>10893 <span class="preprocessor">#else</span>
<a name="l10894"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a79041b39a6412dfd3c6e7a29922a59d0">10894</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a79041b39a6412dfd3c6e7a29922a59d0">tx_byp_val</a>                   : 10;
<a name="l10895"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a0e9731ed01fdad1c90b2a1516cbe6828">10895</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a0e9731ed01fdad1c90b2a1516cbe6828">reserved_10_11</a>               : 2;
<a name="l10896"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a10eb6f025096ba3c5790e0dc0e004edd">10896</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a10eb6f025096ba3c5790e0dc0e004edd">tx_byp_inv</a>                   : 1;
<a name="l10897"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a9c2aa563b926c9f1ebef8038b6075e31">10897</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a9c2aa563b926c9f1ebef8038b6075e31">tx_byp</a>                       : 1;
<a name="l10898"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a87de653c74ccdfba1fd7c2b175bc03ce">10898</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a87de653c74ccdfba1fd7c2b175bc03ce">err_thrshld</a>                  : 2;
<a name="l10899"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a746851f46f3c6de6cd72e13af6039f3f">10899</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__s.html#a746851f46f3c6de6cd72e13af6039f3f">reserved_16_63</a>               : 48;
<a name="l10900"></a>10900 <span class="preprocessor">#endif</span>
<a name="l10901"></a>10901 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html#aa65ea12790a8ed5c8ddaee636b0cf2c3">s</a>;
<a name="l10902"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html">10902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html">cvmx_gserx_srio_pcs_cfg_1_cnf75xx</a> {
<a name="l10903"></a>10903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10904"></a>10904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a134595bffe10e09197f630c39ecda739">reserved_16_63</a>               : 48;
<a name="l10905"></a>10905     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ace036eca894e92f32c792e34a0172beb">err_thrshld</a>                  : 2;  <span class="comment">/**&lt; For links that are in SRIO mode, sets the error thereshold in the SRIO PCS block. */</span>
<a name="l10906"></a>10906     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ad805e8b47714434fb8b9998d57c347d1">tx_byp</a>                       : 1;  <span class="comment">/**&lt; For links that are in SRIO mode, when set configures the Tx bypass diagnostic test mode. */</span>
<a name="l10907"></a>10907     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#aa64c2b07dbbaf44a1c6613dc38c2f9ed">tx_byp_inv</a>                   : 1;  <span class="comment">/**&lt; For links that are in SRIO mode, when the Tx bypass diagnostic test mode is selected</span>
<a name="l10908"></a>10908 <span class="comment">                                                         GSER()_SRIO_PCS_CFG_1.TX_BYP[ENB] inverts the Tx data. */</span>
<a name="l10909"></a>10909     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#afabb92487649fa68571cd98b937d2347">reserved_11_10</a>               : 2;
<a name="l10910"></a>10910     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a5cc05b0d3191e7b8f698bf8f25dca610">tx_byp_val</a>                   : 10; <span class="comment">/**&lt; For links that are in SRIO mode, configures the 10-bit transmit bypass value used when the</span>
<a name="l10911"></a>10911 <span class="comment">                                                         SRIO PCS is configured for the Tx bypass diagnostic test mode</span>
<a name="l10912"></a>10912 <span class="comment">                                                         GSER()_SRIO_PCS_CFG_1.TX_BYP[ENB]. */</span>
<a name="l10913"></a>10913 <span class="preprocessor">#else</span>
<a name="l10914"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a5cc05b0d3191e7b8f698bf8f25dca610">10914</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a5cc05b0d3191e7b8f698bf8f25dca610">tx_byp_val</a>                   : 10;
<a name="l10915"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#afabb92487649fa68571cd98b937d2347">10915</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#afabb92487649fa68571cd98b937d2347">reserved_11_10</a>               : 2;
<a name="l10916"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#aa64c2b07dbbaf44a1c6613dc38c2f9ed">10916</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#aa64c2b07dbbaf44a1c6613dc38c2f9ed">tx_byp_inv</a>                   : 1;
<a name="l10917"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ad805e8b47714434fb8b9998d57c347d1">10917</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ad805e8b47714434fb8b9998d57c347d1">tx_byp</a>                       : 1;
<a name="l10918"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ace036eca894e92f32c792e34a0172beb">10918</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#ace036eca894e92f32c792e34a0172beb">err_thrshld</a>                  : 2;
<a name="l10919"></a><a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a134595bffe10e09197f630c39ecda739">10919</a>     uint64_t <a class="code" href="structcvmx__gserx__srio__pcs__cfg__1_1_1cvmx__gserx__srio__pcs__cfg__1__cnf75xx.html#a134595bffe10e09197f630c39ecda739">reserved_16_63</a>               : 48;
<a name="l10920"></a>10920 <span class="preprocessor">#endif</span>
<a name="l10921"></a>10921 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html#ad5e2d7002251b5c17c4c951dfc7d0ae4">cnf75xx</a>;
<a name="l10922"></a>10922 };
<a name="l10923"></a><a class="code" href="cvmx-gserx-defs_8h.html#a89751a5e89826ab29ab24f4619b42561">10923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html" title="cvmx_gser::_srio_pcs_cfg_1">cvmx_gserx_srio_pcs_cfg_1</a> <a class="code" href="unioncvmx__gserx__srio__pcs__cfg__1.html" title="cvmx_gser::_srio_pcs_cfg_1">cvmx_gserx_srio_pcs_cfg_1_t</a>;
<a name="l10924"></a>10924 <span class="comment"></span>
<a name="l10925"></a>10925 <span class="comment">/**</span>
<a name="l10926"></a>10926 <span class="comment"> * cvmx_gser#_srst</span>
<a name="l10927"></a>10927 <span class="comment"> *</span>
<a name="l10928"></a>10928 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l10929"></a>10929 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10930"></a>10930 <span class="comment"> */</span>
<a name="l10931"></a><a class="code" href="unioncvmx__gserx__srst.html">10931</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srst.html" title="cvmx_gser::_srst">cvmx_gserx_srst</a> {
<a name="l10932"></a><a class="code" href="unioncvmx__gserx__srst.html#a39218cadda716620942c11bb1a24876c">10932</a>     uint64_t <a class="code" href="unioncvmx__gserx__srst.html#a39218cadda716620942c11bb1a24876c">u64</a>;
<a name="l10933"></a><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">10933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">cvmx_gserx_srst_s</a> {
<a name="l10934"></a>10934 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10935"></a>10935 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a96df7d4e216d433372f49912b5cdc4c5">reserved_1_63</a>                : 63;
<a name="l10936"></a>10936     uint64_t <a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a359a165b00f31bd78ef72a6502a001f8">srst</a>                         : 1;  <span class="comment">/**&lt; When asserted, resets all per-lane state in the GSER with the exception of the PHY and the</span>
<a name="l10937"></a>10937 <span class="comment">                                                         GSER()_CFG. For diagnostic use only. */</span>
<a name="l10938"></a>10938 <span class="preprocessor">#else</span>
<a name="l10939"></a><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a359a165b00f31bd78ef72a6502a001f8">10939</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a359a165b00f31bd78ef72a6502a001f8">srst</a>                         : 1;
<a name="l10940"></a><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a96df7d4e216d433372f49912b5cdc4c5">10940</a>     uint64_t <a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html#a96df7d4e216d433372f49912b5cdc4c5">reserved_1_63</a>                : 63;
<a name="l10941"></a>10941 <span class="preprocessor">#endif</span>
<a name="l10942"></a>10942 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__srst.html#aec9005ca0b2b0c916c8d15adf1beeaab">s</a>;
<a name="l10943"></a><a class="code" href="unioncvmx__gserx__srst.html#a49e0a9cd29516a28be28b0c97978b622">10943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">cvmx_gserx_srst_s</a>              <a class="code" href="unioncvmx__gserx__srst.html#a49e0a9cd29516a28be28b0c97978b622">cn73xx</a>;
<a name="l10944"></a><a class="code" href="unioncvmx__gserx__srst.html#a5cc7ba8c259d0656190b625a50234a7c">10944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">cvmx_gserx_srst_s</a>              <a class="code" href="unioncvmx__gserx__srst.html#a5cc7ba8c259d0656190b625a50234a7c">cn78xx</a>;
<a name="l10945"></a><a class="code" href="unioncvmx__gserx__srst.html#a41ddeb29449337524a6dba9bc1a7802a">10945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">cvmx_gserx_srst_s</a>              <a class="code" href="unioncvmx__gserx__srst.html#a41ddeb29449337524a6dba9bc1a7802a">cn78xxp1</a>;
<a name="l10946"></a><a class="code" href="unioncvmx__gserx__srst.html#aeb80b465f51dc0f065869a3049a32e1f">10946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__srst_1_1cvmx__gserx__srst__s.html">cvmx_gserx_srst_s</a>              <a class="code" href="unioncvmx__gserx__srst.html#aeb80b465f51dc0f065869a3049a32e1f">cnf75xx</a>;
<a name="l10947"></a>10947 };
<a name="l10948"></a><a class="code" href="cvmx-gserx-defs_8h.html#a3df54b9402fe908cd7fe41d3ceaad80d">10948</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__srst.html" title="cvmx_gser::_srst">cvmx_gserx_srst</a> <a class="code" href="unioncvmx__gserx__srst.html" title="cvmx_gser::_srst">cvmx_gserx_srst_t</a>;
<a name="l10949"></a>10949 <span class="comment"></span>
<a name="l10950"></a>10950 <span class="comment">/**</span>
<a name="l10951"></a>10951 <span class="comment"> * cvmx_gser#_tx_vboost</span>
<a name="l10952"></a>10952 <span class="comment"> *</span>
<a name="l10953"></a>10953 <span class="comment"> * These registers are reset by hardware only during chip cold reset. The values of the CSR</span>
<a name="l10954"></a>10954 <span class="comment"> * fields in these registers do not change during chip warm or soft resets.</span>
<a name="l10955"></a>10955 <span class="comment"> */</span>
<a name="l10956"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html">10956</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__tx__vboost.html" title="cvmx_gser::_tx_vboost">cvmx_gserx_tx_vboost</a> {
<a name="l10957"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html#a141cbfe3d6de8613d035a5acf4742460">10957</a>     uint64_t <a class="code" href="unioncvmx__gserx__tx__vboost.html#a141cbfe3d6de8613d035a5acf4742460">u64</a>;
<a name="l10958"></a><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">10958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">cvmx_gserx_tx_vboost_s</a> {
<a name="l10959"></a>10959 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10960"></a>10960 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a4056b379b264d510b0d209262e89929d">reserved_4_63</a>                : 60;
<a name="l10961"></a>10961     uint64_t <a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a51b10116ebead42e546602e95f3aa516">vboost</a>                       : 4;  <span class="comment">/**&lt; For links that are not in PCIE mode, boosts the TX Vswing from</span>
<a name="l10962"></a>10962 <span class="comment">                                                         VDD to 1.0 VPPD.</span>
<a name="l10963"></a>10963 <span class="comment">                                                         &lt;3&gt;: Lane 3.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l10964"></a>10964 <span class="comment">                                                         &lt;2&gt;: Lane 2.  Not supported in GSER0, GSER1, GSER4, GSER5, GSER6, GSER7, or GSER8.</span>
<a name="l10965"></a>10965 <span class="comment">                                                         &lt;1&gt;: Lane 1.</span>
<a name="l10966"></a>10966 <span class="comment">                                                         &lt;0&gt;: Lane 0. */</span>
<a name="l10967"></a>10967 <span class="preprocessor">#else</span>
<a name="l10968"></a><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a51b10116ebead42e546602e95f3aa516">10968</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a51b10116ebead42e546602e95f3aa516">vboost</a>                       : 4;
<a name="l10969"></a><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a4056b379b264d510b0d209262e89929d">10969</a>     uint64_t <a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html#a4056b379b264d510b0d209262e89929d">reserved_4_63</a>                : 60;
<a name="l10970"></a>10970 <span class="preprocessor">#endif</span>
<a name="l10971"></a>10971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__tx__vboost.html#a1dba7e321974ff3f670c6ca697095b76">s</a>;
<a name="l10972"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html#a957d25d72b16bf12e05505a27668062e">10972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">cvmx_gserx_tx_vboost_s</a>         <a class="code" href="unioncvmx__gserx__tx__vboost.html#a957d25d72b16bf12e05505a27668062e">cn73xx</a>;
<a name="l10973"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html#ade172823ee702d25274c0ea080f057fa">10973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">cvmx_gserx_tx_vboost_s</a>         <a class="code" href="unioncvmx__gserx__tx__vboost.html#ade172823ee702d25274c0ea080f057fa">cn78xx</a>;
<a name="l10974"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html#abd042751381a7547de49edcd4fcc72e6">10974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">cvmx_gserx_tx_vboost_s</a>         <a class="code" href="unioncvmx__gserx__tx__vboost.html#abd042751381a7547de49edcd4fcc72e6">cn78xxp1</a>;
<a name="l10975"></a><a class="code" href="unioncvmx__gserx__tx__vboost.html#a6be4a4888df6a9c0efc7d9f67157a730">10975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__tx__vboost_1_1cvmx__gserx__tx__vboost__s.html">cvmx_gserx_tx_vboost_s</a>         <a class="code" href="unioncvmx__gserx__tx__vboost.html#a6be4a4888df6a9c0efc7d9f67157a730">cnf75xx</a>;
<a name="l10976"></a>10976 };
<a name="l10977"></a><a class="code" href="cvmx-gserx-defs_8h.html#a184c2e47616455c7a380481292a9137e">10977</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__tx__vboost.html" title="cvmx_gser::_tx_vboost">cvmx_gserx_tx_vboost</a> <a class="code" href="unioncvmx__gserx__tx__vboost.html" title="cvmx_gser::_tx_vboost">cvmx_gserx_tx_vboost_t</a>;
<a name="l10978"></a>10978 <span class="comment"></span>
<a name="l10979"></a>10979 <span class="comment">/**</span>
<a name="l10980"></a>10980 <span class="comment"> * cvmx_gser#_txclk_evt_cntr</span>
<a name="l10981"></a>10981 <span class="comment"> */</span>
<a name="l10982"></a><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html">10982</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html" title="cvmx_gser::_txclk_evt_cntr">cvmx_gserx_txclk_evt_cntr</a> {
<a name="l10983"></a><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a5ddb796800d002649e53784f0e6852a9">10983</a>     uint64_t <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a5ddb796800d002649e53784f0e6852a9">u64</a>;
<a name="l10984"></a><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html">10984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html">cvmx_gserx_txclk_evt_cntr_s</a> {
<a name="l10985"></a>10985 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10986"></a>10986 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a27cc98c206ab9c68c8e56e16c2b9359a">reserved_32_63</a>               : 32;
<a name="l10987"></a>10987     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a85abbe39513941699e32e569cf56866b">count</a>                        : 32; <span class="comment">/**&lt; This register can only be reliably read when GSER()_TXCLK_EVT_CTRL[ENB]</span>
<a name="l10988"></a>10988 <span class="comment">                                                         is clear.</span>
<a name="l10989"></a>10989 <span class="comment">                                                         When GSER()_TXCLK_EVT_CTRL[CLR] is set, [COUNT] goes to zero.</span>
<a name="l10990"></a>10990 <span class="comment">                                                         When GSER()_TXCLK_EVT_CTRL[ENB] is set, [COUNT] is incremented</span>
<a name="l10991"></a>10991 <span class="comment">                                                         in positive edges of the QLM reference clock.</span>
<a name="l10992"></a>10992 <span class="comment">                                                         When GSER()_TXCLK_EVT_CTRL[ENB] is not set, [COUNT] value is held;</span>
<a name="l10993"></a>10993 <span class="comment">                                                         this must be used when [COUNT] is being read for reliable results. */</span>
<a name="l10994"></a>10994 <span class="preprocessor">#else</span>
<a name="l10995"></a><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a85abbe39513941699e32e569cf56866b">10995</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a85abbe39513941699e32e569cf56866b">count</a>                        : 32;
<a name="l10996"></a><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a27cc98c206ab9c68c8e56e16c2b9359a">10996</a>     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html#a27cc98c206ab9c68c8e56e16c2b9359a">reserved_32_63</a>               : 32;
<a name="l10997"></a>10997 <span class="preprocessor">#endif</span>
<a name="l10998"></a>10998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#aaae9f728ef14da80083d46a413e87919">s</a>;
<a name="l10999"></a><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a76a3058bc33f01c5c0a490929d3fa3f7">10999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html">cvmx_gserx_txclk_evt_cntr_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a76a3058bc33f01c5c0a490929d3fa3f7">cn73xx</a>;
<a name="l11000"></a><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#ad73aae06e01daae9523b61ab7af6e58b">11000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html">cvmx_gserx_txclk_evt_cntr_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#ad73aae06e01daae9523b61ab7af6e58b">cn78xx</a>;
<a name="l11001"></a><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a740942b6a194fd8f509541276610a7c6">11001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__cntr_1_1cvmx__gserx__txclk__evt__cntr__s.html">cvmx_gserx_txclk_evt_cntr_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html#a740942b6a194fd8f509541276610a7c6">cnf75xx</a>;
<a name="l11002"></a>11002 };
<a name="l11003"></a><a class="code" href="cvmx-gserx-defs_8h.html#a25d62547d15bbc8fe640039d45edbf44">11003</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html" title="cvmx_gser::_txclk_evt_cntr">cvmx_gserx_txclk_evt_cntr</a> <a class="code" href="unioncvmx__gserx__txclk__evt__cntr.html" title="cvmx_gser::_txclk_evt_cntr">cvmx_gserx_txclk_evt_cntr_t</a>;
<a name="l11004"></a>11004 <span class="comment"></span>
<a name="l11005"></a>11005 <span class="comment">/**</span>
<a name="l11006"></a>11006 <span class="comment"> * cvmx_gser#_txclk_evt_ctrl</span>
<a name="l11007"></a>11007 <span class="comment"> */</span>
<a name="l11008"></a><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html">11008</a> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html" title="cvmx_gser::_txclk_evt_ctrl">cvmx_gserx_txclk_evt_ctrl</a> {
<a name="l11009"></a><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a801a7721c5110f6544171154d8d0921e">11009</a>     uint64_t <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a801a7721c5110f6544171154d8d0921e">u64</a>;
<a name="l11010"></a><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html">11010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html">cvmx_gserx_txclk_evt_ctrl_s</a> {
<a name="l11011"></a>11011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11012"></a>11012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#abee24b76afd3b993f327a85ededc2f2b">reserved_2_63</a>                : 62;
<a name="l11013"></a>11013     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a98e28ff388e2d095cdcc24629e4da8e6">clr</a>                          : 1;  <span class="comment">/**&lt; When set, clears GSER()_TXCLK_EVT_CNTR[COUNT]. */</span>
<a name="l11014"></a>11014     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a2a376b30204a64f8bb53ca4b54b14172">enb</a>                          : 1;  <span class="comment">/**&lt; When set, enables the GSER()_TXCLK_EVT_CNTR[COUNT] to increment</span>
<a name="l11015"></a>11015 <span class="comment">                                                         on positive edges of the QLM reference clock. */</span>
<a name="l11016"></a>11016 <span class="preprocessor">#else</span>
<a name="l11017"></a><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a2a376b30204a64f8bb53ca4b54b14172">11017</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a2a376b30204a64f8bb53ca4b54b14172">enb</a>                          : 1;
<a name="l11018"></a><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a98e28ff388e2d095cdcc24629e4da8e6">11018</a>     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#a98e28ff388e2d095cdcc24629e4da8e6">clr</a>                          : 1;
<a name="l11019"></a><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#abee24b76afd3b993f327a85ededc2f2b">11019</a>     uint64_t <a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html#abee24b76afd3b993f327a85ededc2f2b">reserved_2_63</a>                : 62;
<a name="l11020"></a>11020 <span class="preprocessor">#endif</span>
<a name="l11021"></a>11021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a69bdb46da4ece123bd899dd5c34c2515">s</a>;
<a name="l11022"></a><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#ac6680ea1c7a187c492cb697a5149c640">11022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html">cvmx_gserx_txclk_evt_ctrl_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#ac6680ea1c7a187c492cb697a5149c640">cn73xx</a>;
<a name="l11023"></a><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a2e616a22c9f42460b0ac31621d7f095b">11023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html">cvmx_gserx_txclk_evt_ctrl_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a2e616a22c9f42460b0ac31621d7f095b">cn78xx</a>;
<a name="l11024"></a><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a067f044d4c3b6704d5022157692fd82e">11024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__gserx__txclk__evt__ctrl_1_1cvmx__gserx__txclk__evt__ctrl__s.html">cvmx_gserx_txclk_evt_ctrl_s</a>    <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html#a067f044d4c3b6704d5022157692fd82e">cnf75xx</a>;
<a name="l11025"></a>11025 };
<a name="l11026"></a><a class="code" href="cvmx-gserx-defs_8h.html#af0dd58a9477645e010fcbcdebc9e861f">11026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html" title="cvmx_gser::_txclk_evt_ctrl">cvmx_gserx_txclk_evt_ctrl</a> <a class="code" href="unioncvmx__gserx__txclk__evt__ctrl.html" title="cvmx_gser::_txclk_evt_ctrl">cvmx_gserx_txclk_evt_ctrl_t</a>;
<a name="l11027"></a>11027 
<a name="l11028"></a>11028 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
