INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Claudiu/Desktop/PROIECT-DSD/Locker/Locker.srcs/sources_1/new/CLOCK_DIVIDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLOCK_DIVIDER'
