#ifndef __DDRMC_BIST_REG_ADDR_DEF__
#define __DDRMC_BIST_REG_ADDR_DEF__

#define D_DDRMC_BIST_CTRL0_ADDR                            0x00100E00        + 0x0
#define D_DDRMC_BIST_CTRL1_ADDR                            0x00100E00        + 0x4
#define D_DDRMC_BIST_CTRL2_ADDR                            0x00100E00        + 0x8
#define D_DDRMC_BIST_CTRL3_ADDR                            0x00100E00        + 0xc
#define D_DDRMC_BIST_CTRL4_ADDR                            0x00100E00        + 0x10
#define D_DDRMC_BIST_CTRL5_ADDR                            0x00100E00        + 0x14
#define D_DDRMC_BIST_CTRL6_ADDR                            0x00100E00        + 0x18
#define D_DDRMC_BIST_DATA0_ADDR                            0x00100E00        + 0x20
#define D_DDRMC_BIST_DATA1_ADDR                            0x00100E00        + 0x24
#define D_DDRMC_BIST_DATA2_ADDR                            0x00100E00        + 0x28
#define D_DDRMC_BIST_DATA3_ADDR                            0x00100E00        + 0x2c
#define D_DDRMC_BIST_DATA4_ADDR                            0x00100E00        + 0x30
#define D_DDRMC_BIST_DATA5_ADDR                            0x00100E00        + 0x34
#define D_DDRMC_BIST_DATA6_ADDR                            0x00100E00        + 0x38
#define D_DDRMC_BIST_DATA7_ADDR                            0x00100E00        + 0x3c
#define D_DDRMC_BIST_DATA8_ADDR                            0x00100E00        + 0x40
#define D_DDRMC_BIST_DATA9_ADDR                            0x00100E00        + 0x44
#define D_DDRMC_BIST_DATA10_ADDR                           0x00100E00        + 0x48
#define D_DDRMC_BIST_DATA11_ADDR                           0x00100E00        + 0x4c
#define D_DDRMC_BIST_DATA12_ADDR                           0x00100E00        + 0x50
#define D_DDRMC_BIST_DATA13_ADDR                           0x00100E00        + 0x54
#define D_DDRMC_BIST_DATA14_ADDR                           0x00100E00        + 0x58
#define D_DDRMC_BIST_DATA15_ADDR                           0x00100E00        + 0x5c
#define D_DDRMC_BIST_DATA16_ADDR                           0x00100E00        + 0x60
#define D_DDRMC_BIST_DATA17_ADDR                           0x00100E00        + 0x64
#define D_DDRMC_BIST_DATA18_ADDR                           0x00100E00        + 0x68
#define D_DDRMC_BIST_DATA19_ADDR                           0x00100E00        + 0x6c
#define D_DDRMC_BIST_DATA20_ADDR                           0x00100E00        + 0x70
#define D_DDRMC_BIST_DATA21_ADDR                           0x00100E00        + 0x74
#define D_DDRMC_BIST_DATA22_ADDR                           0x00100E00        + 0x78
#define D_DDRMC_BIST_DATA23_ADDR                           0x00100E00        + 0x7c
#define D_DDRMC_BIST_DATA24_ADDR                           0x00100E00        + 0x80
#define D_DDRMC_BIST_DATA25_ADDR                           0x00100E00        + 0x84
#define D_DDRMC_BIST_DATA26_ADDR                           0x00100E00        + 0x88
#define D_DDRMC_BIST_DATA27_ADDR                           0x00100E00        + 0x8c
#define D_DDRMC_BIST_DATA28_ADDR                           0x00100E00        + 0x90
#define D_DDRMC_BIST_DATA29_ADDR                           0x00100E00        + 0x94
#define D_DDRMC_BIST_DATA30_ADDR                           0x00100E00        + 0x98
#define D_DDRMC_BIST_DATA31_ADDR                           0x00100E00        + 0x9c
#define D_DDRMC_BIST_LFSR_SEED0_ADDR                       0x00100E00        + 0xa0
#define D_DDRMC_BIST_LFSR_SEED1_ADDR                       0x00100E00        + 0xa4
#define D_DDRMC_BIST_LFSR_SEED2_ADDR                       0x00100E00        + 0xa8
#define D_DDRMC_BIST_LFSR_SEED3_ADDR                       0x00100E00        + 0xac
#define D_DDRMC_BIST_SIPI_BIT_PATTERN0_ADDR                0x00100E00        + 0xb0
#define D_DDRMC_BIST_SIPI_BIT_PATTERN1_ADDR                0x00100E00        + 0xb4
#define D_DDRMC_BIST_RESULT_ADDR                           0x00100E00        + 0xc0
#define D_DDRMC_BIST_FAIL_ADDR_ADDR                        0x00100E00        + 0xc4
#define D_DDRMC_BIST_FAIL_CNT_ADDR                         0x00100E00        + 0xc8
#define D_DDRMC_BIST_BW_MISS_CNT_ADDR                      0x00100E00        + 0xcc
#define D_DDRMC_BIST_FAIL_DATA0_ADDR                       0x00100E00        + 0xd0
#define D_DDRMC_BIST_FAIL_DATA1_ADDR                       0x00100E00        + 0xd4
#define D_DDRMC_BIST_FAIL_DATA2_ADDR                       0x00100E00        + 0xd8
#define D_DDRMC_BIST_FAIL_DATA3_ADDR                       0x00100E00        + 0xdc
#define D_DDRMC_BIST_EXPT_DATA0_ADDR                       0x00100E00        + 0xe0
#define D_DDRMC_BIST_EXPT_DATA1_ADDR                       0x00100E00        + 0xe4
#define D_DDRMC_BIST_EXPT_DATA2_ADDR                       0x00100E00        + 0xe8
#define D_DDRMC_BIST_EXPT_DATA3_ADDR                       0x00100E00        + 0xec
#define D_DDRMC_BIST_FAIL_DATA4_ADDR                       0x00100E00        + 0xf0
#define D_DDRMC_BIST_FAIL_DATA5_ADDR                       0x00100E00        + 0xf4
#define D_DDRMC_BIST_FAIL_DATA6_ADDR                       0x00100E00        + 0xf8
#define D_DDRMC_BIST_FAIL_DATA7_ADDR                       0x00100E00        + 0xfc
#define D_DDRMC_BIST_EXPT_DATA4_ADDR                       0x00100E00        + 0x100
#define D_DDRMC_BIST_EXPT_DATA5_ADDR                       0x00100E00        + 0x104
#define D_DDRMC_BIST_EXPT_DATA6_ADDR                       0x00100E00        + 0x108
#define D_DDRMC_BIST_EXPT_DATA7_ADDR                       0x00100E00        + 0x10c
#define D_DDRMC_BIST_FAIL_ALL_DATA0_ADDR                   0x00100E00        + 0x110
#define D_DDRMC_BIST_FAIL_ALL_DATA1_ADDR                   0x00100E00        + 0x114
#define D_DDRMC_BIST_FAIL_ALL_DATA2_ADDR                   0x00100E00        + 0x118
#define D_DDRMC_BIST_FAIL_ALL_DATA3_ADDR                   0x00100E00        + 0x11c

#endif