Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May 26 11:34:32 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file neorv32_test_setup_bootloader_timing_summary_routed.rpt -pb neorv32_test_setup_bootloader_timing_summary_routed.pb -rpx neorv32_test_setup_bootloader_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_test_setup_bootloader
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  34          
TIMING-18  Warning   Missing input or output delay               3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.840        0.000                      0                 4592        0.031        0.000                      0                 4592        3.750        0.000                       0                  1574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.840        0.000                      0                 3125        0.031        0.000                      0                 3125        3.750        0.000                       0                  1574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.845        0.000                      0                 1467        0.394        0.000                      0                 1467  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.429ns (49.999%)  route 4.429ns (50.001%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.376 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.710    12.086    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[18]
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.306    12.392 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_64/O
                         net (fo=1, routed)           0.566    12.958    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_188
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.082 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_18/O
                         net (fo=1, routed)           1.053    14.135    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[19]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.771ns (54.297%)  route 4.016ns (45.703%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.161 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.275 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.389    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.718 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.603    12.321    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[30]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.306    12.627 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_40/O
                         net (fo=1, routed)           0.403    13.030    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_200
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.154 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_6/O
                         net (fo=1, routed)           0.910    14.064    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[31]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 4.787ns (55.093%)  route 3.902ns (44.907%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.161 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.275 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.389    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.737 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.608    12.345    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[28]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.303    12.648 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_44/O
                         net (fo=1, routed)           0.792    13.440    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_198
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.564 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_8/O
                         net (fo=1, routed)           0.402    13.966    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[29]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 4.694ns (54.331%)  route 3.946ns (45.669%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.161 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.275 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.389    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.645 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.632    12.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[29]
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.302    12.579 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_42/O
                         net (fo=1, routed)           0.154    12.733    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_199
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    12.857 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_7/O
                         net (fo=1, routed)           1.060    13.917    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[30]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.352ns (50.573%)  route 4.253ns (49.427%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.303 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.658    11.961    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[17]
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.302    12.263 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_66/O
                         net (fo=1, routed)           0.436    12.698    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_187
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.822 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_19/O
                         net (fo=1, routed)           1.060    13.883    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[18]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 4.331ns (50.450%)  route 4.254ns (49.550%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.277    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOBDO[2]
                         net (fo=12, routed)          1.408     9.139    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.150     9.289 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=2, routed)           0.691     9.981    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X55Y53         LUT5 (Prop_lut5_I3_O)        0.326    10.307 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000    10.307    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.705 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.705    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.933    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.281 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/O[1]
                         net (fo=3, routed)           0.613    11.894    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[12]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.303    12.197 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_76/O
                         net (fo=1, routed)           0.491    12.688    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst_n_182
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.812 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_24/O
                         net (fo=1, routed)           1.050    13.862    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[13]
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.553    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.276    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.241    14.975    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 4.245ns (51.301%)  route 4.030ns (48.699%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.674     5.276    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.730 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOADO[1]
                         net (fo=11, routed)          1.768     9.498    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[1]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.124     9.622 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55/O
                         net (fo=1, routed)           0.000     9.622    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.154 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.154    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.268    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.382    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.496    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.767 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_4/CO[0]
                         net (fo=1, routed)           0.837    11.604    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_cmp[1]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.373    11.977 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2/O
                         net (fo=5, routed)           0.610    12.587    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.149    12.736 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1/O
                         net (fo=31, routed)          0.815    13.551    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0
    SLICE_X45Y60         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.513    14.936    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X45Y60         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][18]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X45Y60         FDCE (Setup_fdce_C_CE)      -0.413    14.674    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][18]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 4.245ns (51.301%)  route 4.030ns (48.699%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.674     5.276    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.730 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOADO[1]
                         net (fo=11, routed)          1.768     9.498    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[1]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.124     9.622 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55/O
                         net (fo=1, routed)           0.000     9.622    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.154 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.154    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.268    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.382    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.496    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.767 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_4/CO[0]
                         net (fo=1, routed)           0.837    11.604    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_cmp[1]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.373    11.977 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2/O
                         net (fo=5, routed)           0.610    12.587    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.149    12.736 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1/O
                         net (fo=31, routed)          0.815    13.551    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.513    14.936    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][25]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X45Y60         FDPE (Setup_fdpe_C_CE)      -0.413    14.674    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][25]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][29]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 4.245ns (51.301%)  route 4.030ns (48.699%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.674     5.276    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.730 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOADO[1]
                         net (fo=11, routed)          1.768     9.498    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[1]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.124     9.622 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55/O
                         net (fo=1, routed)           0.000     9.622    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.154 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.154    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.268    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.382    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.496    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.767 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_4/CO[0]
                         net (fo=1, routed)           0.837    11.604    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_cmp[1]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.373    11.977 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2/O
                         net (fo=5, routed)           0.610    12.587    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.149    12.736 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1/O
                         net (fo=31, routed)          0.815    13.551    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.513    14.936    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][29]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X45Y60         FDPE (Setup_fdpe_C_CE)      -0.413    14.674    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][29]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][31]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 4.245ns (51.301%)  route 4.030ns (48.699%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.674     5.276    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.730 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOADO[1]
                         net (fo=11, routed)          1.768     9.498    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[1]
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.124     9.622 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55/O
                         net (fo=1, routed)           0.000     9.622    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch[restart]_i_55_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.154 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.154    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_39_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.268    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_30_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.382 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.382    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_17_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.496    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_9_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.767 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/fetch_reg[restart]_i_4/CO[0]
                         net (fo=1, routed)           0.837    11.604    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_cmp[1]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.373    11.977 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2/O
                         net (fo=5, routed)           0.610    12.587    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/fetch[restart]_i_2_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.149    12.736 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1/O
                         net (fo=31, routed)          0.815    13.551    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.513    14.936    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X45Y60         FDPE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][31]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X45Y60         FDPE (Setup_fdpe_C_CE)      -0.413    14.674    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[pc2][31]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.766%)  route 0.190ns (47.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.630     1.550    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.714 r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/Q
                         net (fo=6, routed)           0.190     1.904    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/D[12]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.048     1.952 r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q[44]_i_1/O
                         net (fo=1, routed)           0.000     1.952    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/p_3_out[44]
    SLICE_X53Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.903     2.068    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X53Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[44]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X53Y41         FDCE (Hold_fdce_C_D)         0.107     1.921    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/irq_tx_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.265%)  route 0.237ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.629     1.549    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X52Y42         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/irq_tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/irq_tx_o_reg/Q
                         net (fo=1, routed)           0.237     1.927    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]_0[3]
    SLICE_X43Y42         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X43Y42         FDCE (Hold_fdce_C_D)         0.070     1.889    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.590%)  route 0.241ns (56.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.629     1.549    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X51Y38         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/Q
                         net (fo=1, routed)           0.241     1.931    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/response_reg_enabled.host_rsp_o_reg[data][31]_0[3]
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.976 r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/response_reg_enabled.host_rsp_o[data][7]_i_1/O
                         net (fo=1, routed)           0.000     1.976    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_rsp_i[data][7]
    SLICE_X58Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.905     2.070    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][7]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X58Y39         FDCE (Hold_fdce_C_D)         0.120     1.936    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.410%)  route 0.190ns (47.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.630     1.550    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.714 r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][12]/Q
                         net (fo=6, routed)           0.190     1.904    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/D[12]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.949 r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.949    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/p_3_out[12]
    SLICE_X53Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.903     2.068    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/clk_i_IBUF_BUFG
    SLICE_X53Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[12]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X53Y41         FDCE (Hold_fdce_C_D)         0.091     1.905    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/mtime_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.828%)  route 0.270ns (62.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.565     1.484    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_i_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][15]/Q
                         net (fo=2, routed)           0.270     1.918    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/dbus_req_o[data][15]
    SLICE_X54Y45         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.904     2.069    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/clk_i_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][15]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.052     1.870    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][15]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.965%)  route 0.249ns (66.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.564     1.483    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_i_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][19]/Q
                         net (fo=2, routed)           0.249     1.860    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/dbus_req_o[data][19]
    SLICE_X53Y48         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.905     2.070    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/clk_i_IBUF_BUFG
    SLICE_X53Y48         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][19]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X53Y48         FDCE (Hold_fdce_C_D)        -0.007     1.812    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][19]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.534%)  route 0.306ns (68.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.567     1.486    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_i_IBUF_BUFG
    SLICE_X49Y51         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[data][4]/Q
                         net (fo=2, routed)           0.306     1.933    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/dbus_req_o[data][4]
    SLICE_X50Y43         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.905     2.070    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/clk_i_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][4]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X50Y43         FDCE (Hold_fdce_C_D)         0.063     1.882    neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_reg[wdata][4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/ctrl_reg[baud][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.767%)  route 0.203ns (49.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.627     1.547    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/ctrl_reg[baud][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/ctrl_reg[baud][1]/Q
                         net (fo=4, routed)           0.203     1.914    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/bus_rsp_o_reg[data][15][1]
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/bus_rsp_o[data][7]_i_1/O
                         net (fo=1, routed)           0.000     1.959    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][31]_1[7]
    SLICE_X51Y38         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.903     2.068    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X51Y38         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X51Y38         FDCE (Hold_fdce_C_D)         0.092     1.906    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/bus_rsp_o_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mtimecmp_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.660%)  route 0.212ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.630     1.550    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.714 r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[data][0]/Q
                         net (fo=8, routed)           0.212     1.926    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/D[0]
    SLICE_X55Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mtimecmp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.903     2.068    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/clk_i_IBUF_BUFG
    SLICE_X55Y41         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mtimecmp_q_reg[0]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.057     1.871    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mtimecmp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mti_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.367%)  route 0.258ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.630     1.550    neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/clk_i_IBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mti_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  neorv32_top_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst/mti_o_reg/Q
                         net (fo=1, routed)           0.258     1.949    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][6]_0[1]
    SLICE_X44Y45         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.909     2.074    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X44Y45         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][1]/C
                         clock pessimism             -0.254     1.820    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.070     1.890    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_pnd][1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   neorv32_top_inst/io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   neorv32_top_inst/memory_system.neorv32_int_dmem_enabled.neorv32_int_dmem_inst/dmem_ram_default.mem_ram_b1_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.456ns (5.296%)  route 8.155ns (94.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        8.155    14.018    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X33Y42         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.685    15.107    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y42         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][22]/C
                         clock pessimism              0.195    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.862    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][22]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 0.456ns (5.470%)  route 7.880ns (94.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.880    13.742    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X29Y42         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.686    15.108    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][27]/C
                         clock pessimism              0.195    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.863    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][27]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.456ns (5.646%)  route 7.621ns (94.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.621    13.483    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X29Y44         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.687    15.109    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y44         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]/C
                         clock pessimism              0.195    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.864    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][29]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.456ns (5.646%)  route 7.621ns (94.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.621    13.483    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X29Y44         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.687    15.109    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y44         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][2]/C
                         clock pessimism              0.195    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.864    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.456ns (5.667%)  route 7.590ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.590    13.453    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X29Y43         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.687    15.109    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][25]/C
                         clock pessimism              0.195    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.864    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][25]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 0.456ns (5.679%)  route 7.573ns (94.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.573    13.436    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X32Y44         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.686    15.108    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]/C
                         clock pessimism              0.195    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.863    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][12]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.456ns (5.682%)  route 7.569ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.569    13.432    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X33Y44         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.686    15.108    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X33Y44         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][24]/C
                         clock pessimism              0.195    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X33Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.863    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][24]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 0.456ns (5.658%)  route 7.603ns (94.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.603    13.465    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X30Y42         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.685    15.107    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][20]/C
                         clock pessimism              0.195    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X30Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.948    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][20]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 0.456ns (5.777%)  route 7.438ns (94.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.438    13.301    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X31Y43         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.686    15.108    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][1]/C
                         clock pessimism              0.195    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.863    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/lo_q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 0.456ns (5.964%)  route 7.190ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.804     5.407    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.863 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        7.190    13.052    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/rstn_sys
    SLICE_X36Y61         FDCE                                         f  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/lo_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.516    14.939    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/clk_i_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/lo_q_reg[28]/C
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.685    neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/lo_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.126%)  route 0.202ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.202     1.896    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y40         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][5]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X62Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.126%)  route 0.202ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.202     1.896    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y40         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][6]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X62Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.126%)  route 0.202ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.202     1.896    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y40         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][7]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X62Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][7]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.126%)  route 0.202ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.202     1.896    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y40         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][9]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X62Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][9]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.126%)  route 0.202ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.202     1.896    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X63Y40         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X63Y40         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][4]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.477    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.322%)  route 0.258ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.258     1.952    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y39         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.907     2.072    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][10]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X62Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][10]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.322%)  route 0.258ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.258     1.952    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X62Y39         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.907     2.072    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][8]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X62Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo_reg[0][13]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.149%)  route 0.298ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.298     1.992    neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/rstn_sys
    SLICE_X60Y42         FDPE                                         f  neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo_reg[0][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.906     2.071    neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/clk_i_IBUF_BUFG
    SLICE_X60Y42         FDPE                                         r  neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo_reg[0][13]/C
                         clock pessimism             -0.483     1.588    
    SLICE_X60Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     1.517    neorv32_top_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.149%)  route 0.298ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.298     1.992    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X61Y42         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.906     2.071    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X61Y42         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]/C
                         clock pessimism             -0.483     1.588    
    SLICE_X61Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.496    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][15]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.710%)  route 0.334ns (70.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.633     1.553    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.694 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=1467, routed)        0.334     2.028    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/rstn_sys
    SLICE_X60Y44         FDCE                                         f  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.907     2.072    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/clk_i_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][19]/C
                         clock pessimism             -0.483     1.589    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.522    neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/response_reg_enabled.host_rsp_o_reg[data][19]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.506    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 3.979ns (41.475%)  route 5.614ns (58.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.805     5.408    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X47Y39         FDPE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDPE (Prop_fdpe_C_Q)         0.456     5.864 r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/Q
                         net (fo=1, routed)           5.614    11.478    uart0_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    15.000 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.000    uart0_txd_o
    D10                                                               r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.356ns  (logic 1.364ns (40.662%)  route 1.991ns (59.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.630     1.550    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X47Y39         FDPE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.691 r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_reg[txd]/Q
                         net (fo=1, routed)           1.991     3.682    uart0_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.906 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.906    uart0_txd_o
    D10                                                               r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.590ns  (logic 1.526ns (23.161%)  route 5.064ns (76.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           5.064     6.590    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/D[0]
    SLICE_X45Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.678     5.100    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X45Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.631ns (27.226%)  route 4.360ns (72.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.697     5.204    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.328 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.663     5.991    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X63Y42         FDPE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.097    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.631ns (27.226%)  route 4.360ns (72.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.697     5.204    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.328 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.663     5.991    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.097    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.631ns (27.226%)  route 4.360ns (72.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.697     5.204    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.328 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.663     5.991    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.097    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.631ns (27.226%)  route 4.360ns (72.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.697     5.204    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.328 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.663     5.991    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.097    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.631ns (27.226%)  route 4.360ns (72.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           3.697     5.204    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.328 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.663     5.991    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.675     5.097    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.320ns (15.215%)  route 1.782ns (84.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.537     1.812    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.245     2.102    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X63Y42         FDPE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.320ns (15.215%)  route 1.782ns (84.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.537     1.812    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.245     2.102    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.320ns (15.215%)  route 1.782ns (84.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.537     1.812    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.245     2.102    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.320ns (15.215%)  route 1.782ns (84.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.537     1.812    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.245     2.102    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.320ns (15.215%)  route 1.782ns (84.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           1.537     1.812    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_i_IBUF
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1/O
                         net (fo=5, routed)           0.245     2.102    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0
    SLICE_X62Y42         FDCE                                         f  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.908     2.073    neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/clk_i_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys_reg[3]/C

Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.388ns  (logic 0.294ns (12.303%)  route 2.094ns (87.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.388    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/D[0]
    SLICE_X45Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.907     2.072    neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X45Y39         FDCE                                         r  neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_reg[sync][2]/C





