
Buoy_Firmware_V1_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000171d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b80  08017368  08017368  00027368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017ee8  08017ee8  00027ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017ef0  08017ef0  00027ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017ef4  08017ef4  00027ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  08017ef8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306cc  2**0
                  CONTENTS
  8 .bss          00003268  200006cc  200006cc  000306cc  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003934  20003934  000306cc  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306cc  2**0
                  CONTENTS, READONLY
 11 .debug_info   000260cc  00000000  00000000  000306f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003ddc  00000000  00000000  000567c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c20  00000000  00000000  0005a5a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a70  00000000  00000000  0005c1c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d38b  00000000  00000000  0005dc30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008bce  00000000  00000000  0006afbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00073b89  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009498  00000000  00000000  00073c08  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0007d0a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  0007d0c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006cc 	.word	0x200006cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017350 	.word	0x08017350

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d0 	.word	0x200006d0
 80001cc:	08017350 	.word	0x08017350

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_frsub>:
 8000ca0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	e002      	b.n	8000cac <__addsf3>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_fsub>:
 8000ca8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cac <__addsf3>:
 8000cac:	0042      	lsls	r2, r0, #1
 8000cae:	bf1f      	itttt	ne
 8000cb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb4:	ea92 0f03 	teqne	r2, r3
 8000cb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc0:	d06a      	beq.n	8000d98 <__addsf3+0xec>
 8000cc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cca:	bfc1      	itttt	gt
 8000ccc:	18d2      	addgt	r2, r2, r3
 8000cce:	4041      	eorgt	r1, r0
 8000cd0:	4048      	eorgt	r0, r1
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	bfb8      	it	lt
 8000cd6:	425b      	neglt	r3, r3
 8000cd8:	2b19      	cmp	r3, #25
 8000cda:	bf88      	it	hi
 8000cdc:	4770      	bxhi	lr
 8000cde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4240      	negne	r0, r0
 8000cee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cfa:	bf18      	it	ne
 8000cfc:	4249      	negne	r1, r1
 8000cfe:	ea92 0f03 	teq	r2, r3
 8000d02:	d03f      	beq.n	8000d84 <__addsf3+0xd8>
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	fa41 fc03 	asr.w	ip, r1, r3
 8000d0c:	eb10 000c 	adds.w	r0, r0, ip
 8000d10:	f1c3 0320 	rsb	r3, r3, #32
 8000d14:	fa01 f103 	lsl.w	r1, r1, r3
 8000d18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	d502      	bpl.n	8000d24 <__addsf3+0x78>
 8000d1e:	4249      	negs	r1, r1
 8000d20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d28:	d313      	bcc.n	8000d52 <__addsf3+0xa6>
 8000d2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d2e:	d306      	bcc.n	8000d3e <__addsf3+0x92>
 8000d30:	0840      	lsrs	r0, r0, #1
 8000d32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d36:	f102 0201 	add.w	r2, r2, #1
 8000d3a:	2afe      	cmp	r2, #254	; 0xfe
 8000d3c:	d251      	bcs.n	8000de2 <__addsf3+0x136>
 8000d3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d46:	bf08      	it	eq
 8000d48:	f020 0001 	biceq.w	r0, r0, #1
 8000d4c:	ea40 0003 	orr.w	r0, r0, r3
 8000d50:	4770      	bx	lr
 8000d52:	0049      	lsls	r1, r1, #1
 8000d54:	eb40 0000 	adc.w	r0, r0, r0
 8000d58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d60:	d1ed      	bne.n	8000d3e <__addsf3+0x92>
 8000d62:	fab0 fc80 	clz	ip, r0
 8000d66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d72:	bfaa      	itet	ge
 8000d74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d78:	4252      	neglt	r2, r2
 8000d7a:	4318      	orrge	r0, r3
 8000d7c:	bfbc      	itt	lt
 8000d7e:	40d0      	lsrlt	r0, r2
 8000d80:	4318      	orrlt	r0, r3
 8000d82:	4770      	bx	lr
 8000d84:	f092 0f00 	teq	r2, #0
 8000d88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d8c:	bf06      	itte	eq
 8000d8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d92:	3201      	addeq	r2, #1
 8000d94:	3b01      	subne	r3, #1
 8000d96:	e7b5      	b.n	8000d04 <__addsf3+0x58>
 8000d98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da0:	bf18      	it	ne
 8000da2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000da6:	d021      	beq.n	8000dec <__addsf3+0x140>
 8000da8:	ea92 0f03 	teq	r2, r3
 8000dac:	d004      	beq.n	8000db8 <__addsf3+0x10c>
 8000dae:	f092 0f00 	teq	r2, #0
 8000db2:	bf08      	it	eq
 8000db4:	4608      	moveq	r0, r1
 8000db6:	4770      	bx	lr
 8000db8:	ea90 0f01 	teq	r0, r1
 8000dbc:	bf1c      	itt	ne
 8000dbe:	2000      	movne	r0, #0
 8000dc0:	4770      	bxne	lr
 8000dc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dc6:	d104      	bne.n	8000dd2 <__addsf3+0x126>
 8000dc8:	0040      	lsls	r0, r0, #1
 8000dca:	bf28      	it	cs
 8000dcc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	4770      	bx	lr
 8000dd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dd6:	bf3c      	itt	cc
 8000dd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ddc:	4770      	bxcc	lr
 8000dde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000de2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	4770      	bx	lr
 8000dec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df0:	bf16      	itet	ne
 8000df2:	4608      	movne	r0, r1
 8000df4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df8:	4601      	movne	r1, r0
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	bf06      	itte	eq
 8000dfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e02:	ea90 0f01 	teqeq	r0, r1
 8000e06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_ui2f>:
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e004      	b.n	8000e1c <__aeabi_i2f+0x8>
 8000e12:	bf00      	nop

08000e14 <__aeabi_i2f>:
 8000e14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e18:	bf48      	it	mi
 8000e1a:	4240      	negmi	r0, r0
 8000e1c:	ea5f 0c00 	movs.w	ip, r0
 8000e20:	bf08      	it	eq
 8000e22:	4770      	bxeq	lr
 8000e24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e28:	4601      	mov	r1, r0
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	e01c      	b.n	8000e6a <__aeabi_l2f+0x2a>

08000e30 <__aeabi_ul2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f04f 0300 	mov.w	r3, #0
 8000e3c:	e00a      	b.n	8000e54 <__aeabi_l2f+0x14>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_l2f>:
 8000e40:	ea50 0201 	orrs.w	r2, r0, r1
 8000e44:	bf08      	it	eq
 8000e46:	4770      	bxeq	lr
 8000e48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e4c:	d502      	bpl.n	8000e54 <__aeabi_l2f+0x14>
 8000e4e:	4240      	negs	r0, r0
 8000e50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e54:	ea5f 0c01 	movs.w	ip, r1
 8000e58:	bf02      	ittt	eq
 8000e5a:	4684      	moveq	ip, r0
 8000e5c:	4601      	moveq	r1, r0
 8000e5e:	2000      	moveq	r0, #0
 8000e60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e64:	bf08      	it	eq
 8000e66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e6e:	fabc f28c 	clz	r2, ip
 8000e72:	3a08      	subs	r2, #8
 8000e74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e78:	db10      	blt.n	8000e9c <__aeabi_l2f+0x5c>
 8000e7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e7e:	4463      	add	r3, ip
 8000e80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e84:	f1c2 0220 	rsb	r2, r2, #32
 8000e88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e90:	eb43 0002 	adc.w	r0, r3, r2
 8000e94:	bf08      	it	eq
 8000e96:	f020 0001 	biceq.w	r0, r0, #1
 8000e9a:	4770      	bx	lr
 8000e9c:	f102 0220 	add.w	r2, r2, #32
 8000ea0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea4:	f1c2 0220 	rsb	r2, r2, #32
 8000ea8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eac:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb0:	eb43 0002 	adc.w	r0, r3, r2
 8000eb4:	bf08      	it	eq
 8000eb6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eba:	4770      	bx	lr

08000ebc <__aeabi_fmul>:
 8000ebc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec4:	bf1e      	ittt	ne
 8000ec6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eca:	ea92 0f0c 	teqne	r2, ip
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d06f      	beq.n	8000fb4 <__aeabi_fmul+0xf8>
 8000ed4:	441a      	add	r2, r3
 8000ed6:	ea80 0c01 	eor.w	ip, r0, r1
 8000eda:	0240      	lsls	r0, r0, #9
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ee2:	d01e      	beq.n	8000f22 <__aeabi_fmul+0x66>
 8000ee4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ee8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000eec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ef0:	fba0 3101 	umull	r3, r1, r0, r1
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000efc:	bf3e      	ittt	cc
 8000efe:	0049      	lslcc	r1, r1, #1
 8000f00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f04:	005b      	lslcc	r3, r3, #1
 8000f06:	ea40 0001 	orr.w	r0, r0, r1
 8000f0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f0e:	2afd      	cmp	r2, #253	; 0xfd
 8000f10:	d81d      	bhi.n	8000f4e <__aeabi_fmul+0x92>
 8000f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1a:	bf08      	it	eq
 8000f1c:	f020 0001 	biceq.w	r0, r0, #1
 8000f20:	4770      	bx	lr
 8000f22:	f090 0f00 	teq	r0, #0
 8000f26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	0249      	lsleq	r1, r1, #9
 8000f2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f36:	3a7f      	subs	r2, #127	; 0x7f
 8000f38:	bfc2      	ittt	gt
 8000f3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f42:	4770      	bxgt	lr
 8000f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	3a01      	subs	r2, #1
 8000f4e:	dc5d      	bgt.n	800100c <__aeabi_fmul+0x150>
 8000f50:	f112 0f19 	cmn.w	r2, #25
 8000f54:	bfdc      	itt	le
 8000f56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f5a:	4770      	bxle	lr
 8000f5c:	f1c2 0200 	rsb	r2, r2, #0
 8000f60:	0041      	lsls	r1, r0, #1
 8000f62:	fa21 f102 	lsr.w	r1, r1, r2
 8000f66:	f1c2 0220 	rsb	r2, r2, #32
 8000f6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f72:	f140 0000 	adc.w	r0, r0, #0
 8000f76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f7a:	bf08      	it	eq
 8000f7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f80:	4770      	bx	lr
 8000f82:	f092 0f00 	teq	r2, #0
 8000f86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0040      	lsleq	r0, r0, #1
 8000f8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f92:	3a01      	subeq	r2, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xce>
 8000f96:	ea40 000c 	orr.w	r0, r0, ip
 8000f9a:	f093 0f00 	teq	r3, #0
 8000f9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	bf02      	ittt	eq
 8000fa4:	0049      	lsleq	r1, r1, #1
 8000fa6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000faa:	3b01      	subeq	r3, #1
 8000fac:	d0f9      	beq.n	8000fa2 <__aeabi_fmul+0xe6>
 8000fae:	ea41 010c 	orr.w	r1, r1, ip
 8000fb2:	e78f      	b.n	8000ed4 <__aeabi_fmul+0x18>
 8000fb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb8:	ea92 0f0c 	teq	r2, ip
 8000fbc:	bf18      	it	ne
 8000fbe:	ea93 0f0c 	teqne	r3, ip
 8000fc2:	d00a      	beq.n	8000fda <__aeabi_fmul+0x11e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1d8      	bne.n	8000f82 <__aeabi_fmul+0xc6>
 8000fd0:	ea80 0001 	eor.w	r0, r0, r1
 8000fd4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fd8:	4770      	bx	lr
 8000fda:	f090 0f00 	teq	r0, #0
 8000fde:	bf17      	itett	ne
 8000fe0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000fe4:	4608      	moveq	r0, r1
 8000fe6:	f091 0f00 	teqne	r1, #0
 8000fea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000fee:	d014      	beq.n	800101a <__aeabi_fmul+0x15e>
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_fmul+0x13e>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d10f      	bne.n	800101a <__aeabi_fmul+0x15e>
 8000ffa:	ea93 0f0c 	teq	r3, ip
 8000ffe:	d103      	bne.n	8001008 <__aeabi_fmul+0x14c>
 8001000:	024b      	lsls	r3, r1, #9
 8001002:	bf18      	it	ne
 8001004:	4608      	movne	r0, r1
 8001006:	d108      	bne.n	800101a <__aeabi_fmul+0x15e>
 8001008:	ea80 0001 	eor.w	r0, r0, r1
 800100c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001010:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001014:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001018:	4770      	bx	lr
 800101a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800101e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001022:	4770      	bx	lr

08001024 <__aeabi_fdiv>:
 8001024:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001028:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800102c:	bf1e      	ittt	ne
 800102e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001032:	ea92 0f0c 	teqne	r2, ip
 8001036:	ea93 0f0c 	teqne	r3, ip
 800103a:	d069      	beq.n	8001110 <__aeabi_fdiv+0xec>
 800103c:	eba2 0203 	sub.w	r2, r2, r3
 8001040:	ea80 0c01 	eor.w	ip, r0, r1
 8001044:	0249      	lsls	r1, r1, #9
 8001046:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800104a:	d037      	beq.n	80010bc <__aeabi_fdiv+0x98>
 800104c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001050:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001054:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001058:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800105c:	428b      	cmp	r3, r1
 800105e:	bf38      	it	cc
 8001060:	005b      	lslcc	r3, r3, #1
 8001062:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001066:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800106a:	428b      	cmp	r3, r1
 800106c:	bf24      	itt	cs
 800106e:	1a5b      	subcs	r3, r3, r1
 8001070:	ea40 000c 	orrcs.w	r0, r0, ip
 8001074:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001078:	bf24      	itt	cs
 800107a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800107e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001082:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001086:	bf24      	itt	cs
 8001088:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800108c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001090:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001094:	bf24      	itt	cs
 8001096:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800109a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	bf18      	it	ne
 80010a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010a6:	d1e0      	bne.n	800106a <__aeabi_fdiv+0x46>
 80010a8:	2afd      	cmp	r2, #253	; 0xfd
 80010aa:	f63f af50 	bhi.w	8000f4e <__aeabi_fmul+0x92>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010b4:	bf08      	it	eq
 80010b6:	f020 0001 	biceq.w	r0, r0, #1
 80010ba:	4770      	bx	lr
 80010bc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010c4:	327f      	adds	r2, #127	; 0x7f
 80010c6:	bfc2      	ittt	gt
 80010c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010d0:	4770      	bxgt	lr
 80010d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	3a01      	subs	r2, #1
 80010dc:	e737      	b.n	8000f4e <__aeabi_fmul+0x92>
 80010de:	f092 0f00 	teq	r2, #0
 80010e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0040      	lsleq	r0, r0, #1
 80010ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80010ee:	3a01      	subeq	r2, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xc2>
 80010f2:	ea40 000c 	orr.w	r0, r0, ip
 80010f6:	f093 0f00 	teq	r3, #0
 80010fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010fe:	bf02      	ittt	eq
 8001100:	0049      	lsleq	r1, r1, #1
 8001102:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001106:	3b01      	subeq	r3, #1
 8001108:	d0f9      	beq.n	80010fe <__aeabi_fdiv+0xda>
 800110a:	ea41 010c 	orr.w	r1, r1, ip
 800110e:	e795      	b.n	800103c <__aeabi_fdiv+0x18>
 8001110:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001114:	ea92 0f0c 	teq	r2, ip
 8001118:	d108      	bne.n	800112c <__aeabi_fdiv+0x108>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	f47f af7d 	bne.w	800101a <__aeabi_fmul+0x15e>
 8001120:	ea93 0f0c 	teq	r3, ip
 8001124:	f47f af70 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001128:	4608      	mov	r0, r1
 800112a:	e776      	b.n	800101a <__aeabi_fmul+0x15e>
 800112c:	ea93 0f0c 	teq	r3, ip
 8001130:	d104      	bne.n	800113c <__aeabi_fdiv+0x118>
 8001132:	024b      	lsls	r3, r1, #9
 8001134:	f43f af4c 	beq.w	8000fd0 <__aeabi_fmul+0x114>
 8001138:	4608      	mov	r0, r1
 800113a:	e76e      	b.n	800101a <__aeabi_fmul+0x15e>
 800113c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001140:	bf18      	it	ne
 8001142:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001146:	d1ca      	bne.n	80010de <__aeabi_fdiv+0xba>
 8001148:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800114c:	f47f af5c 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001150:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001154:	f47f af3c 	bne.w	8000fd0 <__aeabi_fmul+0x114>
 8001158:	e75f      	b.n	800101a <__aeabi_fmul+0x15e>
 800115a:	bf00      	nop

0800115c <__aeabi_f2iz>:
 800115c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30f      	bcc.n	8001186 <__aeabi_f2iz+0x2a>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d90d      	bls.n	800118c <__aeabi_f2iz+0x30>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800117c:	fa23 f002 	lsr.w	r0, r3, r2
 8001180:	bf18      	it	ne
 8001182:	4240      	negne	r0, r0
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr
 800118c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001190:	d101      	bne.n	8001196 <__aeabi_f2iz+0x3a>
 8001192:	0242      	lsls	r2, r0, #9
 8001194:	d105      	bne.n	80011a2 <__aeabi_f2iz+0x46>
 8001196:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800119a:	bf08      	it	eq
 800119c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011a0:	4770      	bx	lr
 80011a2:	f04f 0000 	mov.w	r0, #0
 80011a6:	4770      	bx	lr

080011a8 <__aeabi_ldivmod>:
 80011a8:	b97b      	cbnz	r3, 80011ca <__aeabi_ldivmod+0x22>
 80011aa:	b972      	cbnz	r2, 80011ca <__aeabi_ldivmod+0x22>
 80011ac:	2900      	cmp	r1, #0
 80011ae:	bfbe      	ittt	lt
 80011b0:	2000      	movlt	r0, #0
 80011b2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80011b6:	e006      	blt.n	80011c6 <__aeabi_ldivmod+0x1e>
 80011b8:	bf08      	it	eq
 80011ba:	2800      	cmpeq	r0, #0
 80011bc:	bf1c      	itt	ne
 80011be:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80011c2:	f04f 30ff 	movne.w	r0, #4294967295
 80011c6:	f000 b9c5 	b.w	8001554 <__aeabi_idiv0>
 80011ca:	f1ad 0c08 	sub.w	ip, sp, #8
 80011ce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d2:	2900      	cmp	r1, #0
 80011d4:	db09      	blt.n	80011ea <__aeabi_ldivmod+0x42>
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db1a      	blt.n	8001210 <__aeabi_ldivmod+0x68>
 80011da:	f000 f84d 	bl	8001278 <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4770      	bx	lr
 80011ea:	4240      	negs	r0, r0
 80011ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db1b      	blt.n	800122c <__aeabi_ldivmod+0x84>
 80011f4:	f000 f840 	bl	8001278 <__udivmoddi4>
 80011f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001200:	b004      	add	sp, #16
 8001202:	4240      	negs	r0, r0
 8001204:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001208:	4252      	negs	r2, r2
 800120a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120e:	4770      	bx	lr
 8001210:	4252      	negs	r2, r2
 8001212:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001216:	f000 f82f 	bl	8001278 <__udivmoddi4>
 800121a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001222:	b004      	add	sp, #16
 8001224:	4240      	negs	r0, r0
 8001226:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800122a:	4770      	bx	lr
 800122c:	4252      	negs	r2, r2
 800122e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001232:	f000 f821 	bl	8001278 <__udivmoddi4>
 8001236:	f8dd e004 	ldr.w	lr, [sp, #4]
 800123a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800123e:	b004      	add	sp, #16
 8001240:	4252      	negs	r2, r2
 8001242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001246:	4770      	bx	lr

08001248 <__aeabi_uldivmod>:
 8001248:	b953      	cbnz	r3, 8001260 <__aeabi_uldivmod+0x18>
 800124a:	b94a      	cbnz	r2, 8001260 <__aeabi_uldivmod+0x18>
 800124c:	2900      	cmp	r1, #0
 800124e:	bf08      	it	eq
 8001250:	2800      	cmpeq	r0, #0
 8001252:	bf1c      	itt	ne
 8001254:	f04f 31ff 	movne.w	r1, #4294967295
 8001258:	f04f 30ff 	movne.w	r0, #4294967295
 800125c:	f000 b97a 	b.w	8001554 <__aeabi_idiv0>
 8001260:	f1ad 0c08 	sub.w	ip, sp, #8
 8001264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001268:	f000 f806 	bl	8001278 <__udivmoddi4>
 800126c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001274:	b004      	add	sp, #16
 8001276:	4770      	bx	lr

08001278 <__udivmoddi4>:
 8001278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800127c:	468c      	mov	ip, r1
 800127e:	460d      	mov	r5, r1
 8001280:	4604      	mov	r4, r0
 8001282:	9e08      	ldr	r6, [sp, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d151      	bne.n	800132c <__udivmoddi4+0xb4>
 8001288:	428a      	cmp	r2, r1
 800128a:	4617      	mov	r7, r2
 800128c:	d96d      	bls.n	800136a <__udivmoddi4+0xf2>
 800128e:	fab2 fe82 	clz	lr, r2
 8001292:	f1be 0f00 	cmp.w	lr, #0
 8001296:	d00b      	beq.n	80012b0 <__udivmoddi4+0x38>
 8001298:	f1ce 0c20 	rsb	ip, lr, #32
 800129c:	fa01 f50e 	lsl.w	r5, r1, lr
 80012a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80012a4:	fa02 f70e 	lsl.w	r7, r2, lr
 80012a8:	ea4c 0c05 	orr.w	ip, ip, r5
 80012ac:	fa00 f40e 	lsl.w	r4, r0, lr
 80012b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80012b4:	0c25      	lsrs	r5, r4, #16
 80012b6:	fbbc f8fa 	udiv	r8, ip, sl
 80012ba:	fa1f f987 	uxth.w	r9, r7
 80012be:	fb0a cc18 	mls	ip, sl, r8, ip
 80012c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012c6:	fb08 f309 	mul.w	r3, r8, r9
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	d90a      	bls.n	80012e4 <__udivmoddi4+0x6c>
 80012ce:	19ed      	adds	r5, r5, r7
 80012d0:	f108 32ff 	add.w	r2, r8, #4294967295
 80012d4:	f080 8123 	bcs.w	800151e <__udivmoddi4+0x2a6>
 80012d8:	42ab      	cmp	r3, r5
 80012da:	f240 8120 	bls.w	800151e <__udivmoddi4+0x2a6>
 80012de:	f1a8 0802 	sub.w	r8, r8, #2
 80012e2:	443d      	add	r5, r7
 80012e4:	1aed      	subs	r5, r5, r3
 80012e6:	b2a4      	uxth	r4, r4
 80012e8:	fbb5 f0fa 	udiv	r0, r5, sl
 80012ec:	fb0a 5510 	mls	r5, sl, r0, r5
 80012f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012f4:	fb00 f909 	mul.w	r9, r0, r9
 80012f8:	45a1      	cmp	r9, r4
 80012fa:	d909      	bls.n	8001310 <__udivmoddi4+0x98>
 80012fc:	19e4      	adds	r4, r4, r7
 80012fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001302:	f080 810a 	bcs.w	800151a <__udivmoddi4+0x2a2>
 8001306:	45a1      	cmp	r9, r4
 8001308:	f240 8107 	bls.w	800151a <__udivmoddi4+0x2a2>
 800130c:	3802      	subs	r0, #2
 800130e:	443c      	add	r4, r7
 8001310:	eba4 0409 	sub.w	r4, r4, r9
 8001314:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001318:	2100      	movs	r1, #0
 800131a:	2e00      	cmp	r6, #0
 800131c:	d061      	beq.n	80013e2 <__udivmoddi4+0x16a>
 800131e:	fa24 f40e 	lsr.w	r4, r4, lr
 8001322:	2300      	movs	r3, #0
 8001324:	6034      	str	r4, [r6, #0]
 8001326:	6073      	str	r3, [r6, #4]
 8001328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132c:	428b      	cmp	r3, r1
 800132e:	d907      	bls.n	8001340 <__udivmoddi4+0xc8>
 8001330:	2e00      	cmp	r6, #0
 8001332:	d054      	beq.n	80013de <__udivmoddi4+0x166>
 8001334:	2100      	movs	r1, #0
 8001336:	e886 0021 	stmia.w	r6, {r0, r5}
 800133a:	4608      	mov	r0, r1
 800133c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001340:	fab3 f183 	clz	r1, r3
 8001344:	2900      	cmp	r1, #0
 8001346:	f040 808e 	bne.w	8001466 <__udivmoddi4+0x1ee>
 800134a:	42ab      	cmp	r3, r5
 800134c:	d302      	bcc.n	8001354 <__udivmoddi4+0xdc>
 800134e:	4282      	cmp	r2, r0
 8001350:	f200 80fa 	bhi.w	8001548 <__udivmoddi4+0x2d0>
 8001354:	1a84      	subs	r4, r0, r2
 8001356:	eb65 0503 	sbc.w	r5, r5, r3
 800135a:	2001      	movs	r0, #1
 800135c:	46ac      	mov	ip, r5
 800135e:	2e00      	cmp	r6, #0
 8001360:	d03f      	beq.n	80013e2 <__udivmoddi4+0x16a>
 8001362:	e886 1010 	stmia.w	r6, {r4, ip}
 8001366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800136a:	b912      	cbnz	r2, 8001372 <__udivmoddi4+0xfa>
 800136c:	2701      	movs	r7, #1
 800136e:	fbb7 f7f2 	udiv	r7, r7, r2
 8001372:	fab7 fe87 	clz	lr, r7
 8001376:	f1be 0f00 	cmp.w	lr, #0
 800137a:	d134      	bne.n	80013e6 <__udivmoddi4+0x16e>
 800137c:	1beb      	subs	r3, r5, r7
 800137e:	0c3a      	lsrs	r2, r7, #16
 8001380:	fa1f fc87 	uxth.w	ip, r7
 8001384:	2101      	movs	r1, #1
 8001386:	fbb3 f8f2 	udiv	r8, r3, r2
 800138a:	0c25      	lsrs	r5, r4, #16
 800138c:	fb02 3318 	mls	r3, r2, r8, r3
 8001390:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001394:	fb0c f308 	mul.w	r3, ip, r8
 8001398:	42ab      	cmp	r3, r5
 800139a:	d907      	bls.n	80013ac <__udivmoddi4+0x134>
 800139c:	19ed      	adds	r5, r5, r7
 800139e:	f108 30ff 	add.w	r0, r8, #4294967295
 80013a2:	d202      	bcs.n	80013aa <__udivmoddi4+0x132>
 80013a4:	42ab      	cmp	r3, r5
 80013a6:	f200 80d1 	bhi.w	800154c <__udivmoddi4+0x2d4>
 80013aa:	4680      	mov	r8, r0
 80013ac:	1aed      	subs	r5, r5, r3
 80013ae:	b2a3      	uxth	r3, r4
 80013b0:	fbb5 f0f2 	udiv	r0, r5, r2
 80013b4:	fb02 5510 	mls	r5, r2, r0, r5
 80013b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80013bc:	fb0c fc00 	mul.w	ip, ip, r0
 80013c0:	45a4      	cmp	ip, r4
 80013c2:	d907      	bls.n	80013d4 <__udivmoddi4+0x15c>
 80013c4:	19e4      	adds	r4, r4, r7
 80013c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80013ca:	d202      	bcs.n	80013d2 <__udivmoddi4+0x15a>
 80013cc:	45a4      	cmp	ip, r4
 80013ce:	f200 80b8 	bhi.w	8001542 <__udivmoddi4+0x2ca>
 80013d2:	4618      	mov	r0, r3
 80013d4:	eba4 040c 	sub.w	r4, r4, ip
 80013d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80013dc:	e79d      	b.n	800131a <__udivmoddi4+0xa2>
 80013de:	4631      	mov	r1, r6
 80013e0:	4630      	mov	r0, r6
 80013e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013e6:	f1ce 0420 	rsb	r4, lr, #32
 80013ea:	fa05 f30e 	lsl.w	r3, r5, lr
 80013ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80013f2:	fa20 f804 	lsr.w	r8, r0, r4
 80013f6:	0c3a      	lsrs	r2, r7, #16
 80013f8:	fa25 f404 	lsr.w	r4, r5, r4
 80013fc:	ea48 0803 	orr.w	r8, r8, r3
 8001400:	fbb4 f1f2 	udiv	r1, r4, r2
 8001404:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8001408:	fb02 4411 	mls	r4, r2, r1, r4
 800140c:	fa1f fc87 	uxth.w	ip, r7
 8001410:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8001414:	fb01 f30c 	mul.w	r3, r1, ip
 8001418:	42ab      	cmp	r3, r5
 800141a:	fa00 f40e 	lsl.w	r4, r0, lr
 800141e:	d909      	bls.n	8001434 <__udivmoddi4+0x1bc>
 8001420:	19ed      	adds	r5, r5, r7
 8001422:	f101 30ff 	add.w	r0, r1, #4294967295
 8001426:	f080 808a 	bcs.w	800153e <__udivmoddi4+0x2c6>
 800142a:	42ab      	cmp	r3, r5
 800142c:	f240 8087 	bls.w	800153e <__udivmoddi4+0x2c6>
 8001430:	3902      	subs	r1, #2
 8001432:	443d      	add	r5, r7
 8001434:	1aeb      	subs	r3, r5, r3
 8001436:	fa1f f588 	uxth.w	r5, r8
 800143a:	fbb3 f0f2 	udiv	r0, r3, r2
 800143e:	fb02 3310 	mls	r3, r2, r0, r3
 8001442:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001446:	fb00 f30c 	mul.w	r3, r0, ip
 800144a:	42ab      	cmp	r3, r5
 800144c:	d907      	bls.n	800145e <__udivmoddi4+0x1e6>
 800144e:	19ed      	adds	r5, r5, r7
 8001450:	f100 38ff 	add.w	r8, r0, #4294967295
 8001454:	d26f      	bcs.n	8001536 <__udivmoddi4+0x2be>
 8001456:	42ab      	cmp	r3, r5
 8001458:	d96d      	bls.n	8001536 <__udivmoddi4+0x2be>
 800145a:	3802      	subs	r0, #2
 800145c:	443d      	add	r5, r7
 800145e:	1aeb      	subs	r3, r5, r3
 8001460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001464:	e78f      	b.n	8001386 <__udivmoddi4+0x10e>
 8001466:	f1c1 0720 	rsb	r7, r1, #32
 800146a:	fa22 f807 	lsr.w	r8, r2, r7
 800146e:	408b      	lsls	r3, r1
 8001470:	fa05 f401 	lsl.w	r4, r5, r1
 8001474:	ea48 0303 	orr.w	r3, r8, r3
 8001478:	fa20 fe07 	lsr.w	lr, r0, r7
 800147c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8001480:	40fd      	lsrs	r5, r7
 8001482:	ea4e 0e04 	orr.w	lr, lr, r4
 8001486:	fbb5 f9fc 	udiv	r9, r5, ip
 800148a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800148e:	fb0c 5519 	mls	r5, ip, r9, r5
 8001492:	fa1f f883 	uxth.w	r8, r3
 8001496:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800149a:	fb09 f408 	mul.w	r4, r9, r8
 800149e:	42ac      	cmp	r4, r5
 80014a0:	fa02 f201 	lsl.w	r2, r2, r1
 80014a4:	fa00 fa01 	lsl.w	sl, r0, r1
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x244>
 80014aa:	18ed      	adds	r5, r5, r3
 80014ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80014b0:	d243      	bcs.n	800153a <__udivmoddi4+0x2c2>
 80014b2:	42ac      	cmp	r4, r5
 80014b4:	d941      	bls.n	800153a <__udivmoddi4+0x2c2>
 80014b6:	f1a9 0902 	sub.w	r9, r9, #2
 80014ba:	441d      	add	r5, r3
 80014bc:	1b2d      	subs	r5, r5, r4
 80014be:	fa1f fe8e 	uxth.w	lr, lr
 80014c2:	fbb5 f0fc 	udiv	r0, r5, ip
 80014c6:	fb0c 5510 	mls	r5, ip, r0, r5
 80014ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80014ce:	fb00 f808 	mul.w	r8, r0, r8
 80014d2:	45a0      	cmp	r8, r4
 80014d4:	d907      	bls.n	80014e6 <__udivmoddi4+0x26e>
 80014d6:	18e4      	adds	r4, r4, r3
 80014d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80014dc:	d229      	bcs.n	8001532 <__udivmoddi4+0x2ba>
 80014de:	45a0      	cmp	r8, r4
 80014e0:	d927      	bls.n	8001532 <__udivmoddi4+0x2ba>
 80014e2:	3802      	subs	r0, #2
 80014e4:	441c      	add	r4, r3
 80014e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014ea:	eba4 0408 	sub.w	r4, r4, r8
 80014ee:	fba0 8902 	umull	r8, r9, r0, r2
 80014f2:	454c      	cmp	r4, r9
 80014f4:	46c6      	mov	lr, r8
 80014f6:	464d      	mov	r5, r9
 80014f8:	d315      	bcc.n	8001526 <__udivmoddi4+0x2ae>
 80014fa:	d012      	beq.n	8001522 <__udivmoddi4+0x2aa>
 80014fc:	b156      	cbz	r6, 8001514 <__udivmoddi4+0x29c>
 80014fe:	ebba 030e 	subs.w	r3, sl, lr
 8001502:	eb64 0405 	sbc.w	r4, r4, r5
 8001506:	fa04 f707 	lsl.w	r7, r4, r7
 800150a:	40cb      	lsrs	r3, r1
 800150c:	431f      	orrs	r7, r3
 800150e:	40cc      	lsrs	r4, r1
 8001510:	6037      	str	r7, [r6, #0]
 8001512:	6074      	str	r4, [r6, #4]
 8001514:	2100      	movs	r1, #0
 8001516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800151a:	4618      	mov	r0, r3
 800151c:	e6f8      	b.n	8001310 <__udivmoddi4+0x98>
 800151e:	4690      	mov	r8, r2
 8001520:	e6e0      	b.n	80012e4 <__udivmoddi4+0x6c>
 8001522:	45c2      	cmp	sl, r8
 8001524:	d2ea      	bcs.n	80014fc <__udivmoddi4+0x284>
 8001526:	ebb8 0e02 	subs.w	lr, r8, r2
 800152a:	eb69 0503 	sbc.w	r5, r9, r3
 800152e:	3801      	subs	r0, #1
 8001530:	e7e4      	b.n	80014fc <__udivmoddi4+0x284>
 8001532:	4628      	mov	r0, r5
 8001534:	e7d7      	b.n	80014e6 <__udivmoddi4+0x26e>
 8001536:	4640      	mov	r0, r8
 8001538:	e791      	b.n	800145e <__udivmoddi4+0x1e6>
 800153a:	4681      	mov	r9, r0
 800153c:	e7be      	b.n	80014bc <__udivmoddi4+0x244>
 800153e:	4601      	mov	r1, r0
 8001540:	e778      	b.n	8001434 <__udivmoddi4+0x1bc>
 8001542:	3802      	subs	r0, #2
 8001544:	443c      	add	r4, r7
 8001546:	e745      	b.n	80013d4 <__udivmoddi4+0x15c>
 8001548:	4608      	mov	r0, r1
 800154a:	e708      	b.n	800135e <__udivmoddi4+0xe6>
 800154c:	f1a8 0802 	sub.w	r8, r8, #2
 8001550:	443d      	add	r5, r7
 8001552:	e72b      	b.n	80013ac <__udivmoddi4+0x134>

08001554 <__aeabi_idiv0>:
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001562:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <HAL_Init+0x3c>)
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <HAL_Init+0x3c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156e:	2003      	movs	r0, #3
 8001570:	f000 f9b4 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f80f 	bl	8001598 <HAL_InitTick>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	e001      	b.n	800158a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001586:	f00d f931 	bl	800e7ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800158a:	79fb      	ldrb	r3, [r7, #7]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80015a4:	4b16      	ldr	r3, [pc, #88]	; (8001600 <HAL_InitTick+0x68>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d022      	beq.n	80015f2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_InitTick+0x6c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <HAL_InitTick+0x68>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f9d4 	bl	800196e <HAL_SYSTICK_Config>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b0f      	cmp	r3, #15
 80015d0:	d809      	bhi.n	80015e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d2:	2200      	movs	r2, #0
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	f04f 30ff 	mov.w	r0, #4294967295
 80015da:	f000 f98a 	bl	80018f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_InitTick+0x70>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e004      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e001      	b.n	80015f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000004 	.word	0x20000004
 8001604:	20000010 	.word	0x20000010
 8001608:	20000000 	.word	0x20000000

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_IncTick+0x1c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_IncTick+0x20>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4413      	add	r3, r2
 800161a:	4a03      	ldr	r2, [pc, #12]	; (8001628 <HAL_IncTick+0x1c>)
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20000984 	.word	0x20000984
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return uwTick;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <HAL_GetTick+0x10>)
 8001636:	681b      	ldr	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	20000984 	.word	0x20000984

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fff0 	bl	8001630 <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d004      	beq.n	8001668 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_Delay+0x40>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4413      	add	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001668:	bf00      	nop
 800166a:	f7ff ffe1 	bl	8001630 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1ad2      	subs	r2, r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	429a      	cmp	r2, r3
 8001678:	d3f7      	bcc.n	800166a <HAL_Delay+0x26>
  {
  }
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000004 	.word	0x20000004

08001688 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800168c:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f043 0302 	orr.w	r3, r3, #2
 8001696:	6053      	str	r3, [r2, #4]
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e0042000 	.word	0xe0042000

080016a4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6053      	str	r3, [r2, #4]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	e0042000 	.word	0xe0042000

080016c0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f2:	4a04      	ldr	r2, [pc, #16]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	60d3      	str	r3, [r2, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	; (8001720 <NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800172e:	4908      	ldr	r1, [pc, #32]	; (8001750 <NVIC_EnableIRQ+0x2c>)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100

08001754 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <NVIC_DisableIRQ+0x30>)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	095b      	lsrs	r3, r3, #5
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	f002 021f 	and.w	r2, r2, #31
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	3320      	adds	r3, #32
 8001774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001792:	4909      	ldr	r1, [pc, #36]	; (80017b8 <NVIC_ClearPendingIRQ+0x30>)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	095b      	lsrs	r3, r3, #5
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	f002 021f 	and.w	r2, r2, #31
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	3360      	adds	r3, #96	; 0x60
 80017a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	da0b      	bge.n	80017e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	490d      	ldr	r1, [pc, #52]	; (8001808 <NVIC_SetPriority+0x4c>)
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	3b04      	subs	r3, #4
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	440b      	add	r3, r1
 80017e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e6:	e009      	b.n	80017fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	4908      	ldr	r1, [pc, #32]	; (800180c <NVIC_SetPriority+0x50>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	e000e100 	.word	0xe000e100

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	2201      	movs	r2, #1
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	401a      	ands	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001856:	2101      	movs	r1, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	1e59      	subs	r1, r3, #1
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	; 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001874:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001878:	4905      	ldr	r1, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <NVIC_SystemReset+0x24>)
 8001884:	4313      	orrs	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
 8001888:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800188c:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800188e:	e7fd      	b.n	800188c <NVIC_SystemReset+0x1c>
 8001890:	e000ed00 	.word	0xe000ed00
 8001894:	05fa0004 	.word	0x05fa0004

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff7e 	bl	80017bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff feeb 	bl	80016c0 <NVIC_SetPriorityGrouping>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001904:	f7ff ff00 	bl	8001708 <NVIC_GetPriorityGrouping>
 8001908:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff ff7e 	bl	8001810 <NVIC_EncodePriority>
 8001914:	4602      	mov	r2, r0
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff4d 	bl	80017bc <NVIC_SetPriority>
}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fef3 	bl	8001724 <NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fefd 	bl	8001754 <NVIC_DisableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001966:	f7ff ff83 	bl	8001870 <NVIC_SystemReset>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ff8e 	bl	8001898 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fef7 	bl	8001788 <NVIC_ClearPendingIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e098      	b.n	8001ae8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <HAL_DMA_Init+0x150>)
 80019be:	429a      	cmp	r2, r3
 80019c0:	d80f      	bhi.n	80019e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b4b      	ldr	r3, [pc, #300]	; (8001af8 <HAL_DMA_Init+0x154>)
 80019ca:	4413      	add	r3, r2
 80019cc:	4a4b      	ldr	r2, [pc, #300]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	009a      	lsls	r2, r3, #2
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a48      	ldr	r2, [pc, #288]	; (8001b00 <HAL_DMA_Init+0x15c>)
 80019de:	641a      	str	r2, [r3, #64]	; 0x40
 80019e0:	e00e      	b.n	8001a00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b46      	ldr	r3, [pc, #280]	; (8001b04 <HAL_DMA_Init+0x160>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a43      	ldr	r2, [pc, #268]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	009a      	lsls	r2, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a42      	ldr	r2, [pc, #264]	; (8001b08 <HAL_DMA_Init+0x164>)
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a5a:	d039      	beq.n	8001ad0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_DMA_Init+0x15c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d11a      	bne.n	8001a9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a66:	4929      	ldr	r1, [pc, #164]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a68:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	f003 031c 	and.w	r3, r3, #28
 8001a74:	200f      	movs	r0, #15
 8001a76:	fa00 f303 	lsl.w	r3, r0, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001a80:	4822      	ldr	r0, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6859      	ldr	r1, [r3, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f003 031c 	and.w	r3, r3, #28
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	6003      	str	r3, [r0, #0]
 8001a9a:	e019      	b.n	8001ad0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a9c:	491c      	ldr	r1, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f003 031c 	and.w	r3, r3, #28
 8001aaa:	200f      	movs	r0, #15
 8001aac:	fa00 f303 	lsl.w	r3, r0, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ab6:	4816      	ldr	r0, [pc, #88]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	f003 031c 	and.w	r3, r3, #28
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40020407 	.word	0x40020407
 8001af8:	bffdfff8 	.word	0xbffdfff8
 8001afc:	cccccccd 	.word	0xcccccccd
 8001b00:	40020000 	.word	0x40020000
 8001b04:	bffdfbf8 	.word	0xbffdfbf8
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	400200a8 	.word	0x400200a8
 8001b10:	400204a8 	.word	0x400204a8

08001b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e072      	b.n	8001c0c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b36      	ldr	r3, [pc, #216]	; (8001c18 <HAL_DMA_DeInit+0x104>)
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d80f      	bhi.n	8001b62 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b34      	ldr	r3, [pc, #208]	; (8001c1c <HAL_DMA_DeInit+0x108>)
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a34      	ldr	r2, [pc, #208]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	009a      	lsls	r2, r3, #2
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a31      	ldr	r2, [pc, #196]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001b5e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b60:	e00e      	b.n	8001b80 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_DMA_DeInit+0x114>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a2c      	ldr	r2, [pc, #176]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	009a      	lsls	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	; (8001c2c <HAL_DMA_DeInit+0x118>)
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b90:	f002 021c 	and.w	r2, r2, #28
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ba6:	4922      	ldr	r1, [pc, #136]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001ba8:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	f003 031c 	and.w	r3, r3, #28
 8001bb4:	200f      	movs	r0, #15
 8001bb6:	fa00 f303 	lsl.w	r3, r0, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	e00c      	b.n	8001bdc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001bc2:	491c      	ldr	r1, [pc, #112]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f003 031c 	and.w	r3, r3, #28
 8001bd0:	200f      	movs	r0, #15
 8001bd2:	fa00 f303 	lsl.w	r3, r0, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40020407 	.word	0x40020407
 8001c1c:	bffdfff8 	.word	0xbffdfff8
 8001c20:	cccccccd 	.word	0xcccccccd
 8001c24:	40020000 	.word	0x40020000
 8001c28:	bffdfbf8 	.word	0xbffdfbf8
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	400200a8 	.word	0x400200a8
 8001c34:	400204a8 	.word	0x400204a8

08001c38 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_DMA_Start+0x20>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e02e      	b.n	8001cb6 <HAL_DMA_Start+0x7e>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d11d      	bne.n	8001ca8 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 f9ac 	bl	8001fee <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	f042 0201 	orr.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e005      	b.n	8001cb4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_DMA_Start_IT+0x20>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e04b      	b.n	8001d76 <HAL_DMA_Start_IT+0xb8>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d13a      	bne.n	8001d68 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f969 	bl	8001fee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f042 020e 	orr.w	r2, r2, #14
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e00f      	b.n	8001d56 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	f022 0204 	bic.w	r2, r2, #4
 8001d44:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	f042 020a 	orr.w	r2, r2, #10
 8001d54:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e005      	b.n	8001d74 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d008      	beq.n	8001da8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2204      	movs	r2, #4
 8001d9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e022      	b.n	8001dee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	f022 0201 	bic.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001dd0:	f002 021c 	and.w	r2, r2, #28
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d005      	beq.n	8001e1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2204      	movs	r2, #4
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	73fb      	strb	r3, [r7, #15]
 8001e1a:	e029      	b.n	8001e70 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	6812      	ldr	r2, [r2, #0]
 8001e26:	f022 020e 	bic.w	r2, r2, #14
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e44:	f002 021c 	and.w	r2, r2, #28
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
    }
  }
  return status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f003 031c 	and.w	r3, r3, #28
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d026      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d021      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ed6:	f002 021c 	and.w	r2, r2, #28
 8001eda:	2104      	movs	r1, #4
 8001edc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d071      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	e06c      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	f003 031c 	and.w	r3, r3, #28
 8001efc:	2202      	movs	r2, #2
 8001efe:	409a      	lsls	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d02e      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d029      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10b      	bne.n	8001f38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f022 020a 	bic.w	r2, r2, #10
 8001f2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f40:	f002 021c 	and.w	r2, r2, #28
 8001f44:	2102      	movs	r1, #2
 8001f46:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d038      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f64:	e033      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f003 031c 	and.w	r3, r3, #28
 8001f6e:	2208      	movs	r2, #8
 8001f70:	409a      	lsls	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d02a      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d025      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	f022 020e 	bic.w	r2, r2, #14
 8001f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f9c:	f002 021c 	and.w	r2, r2, #28
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b085      	sub	sp, #20
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002004:	f002 021c 	and.w	r2, r2, #28
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b10      	cmp	r3, #16
 800201e:	d108      	bne.n	8002032 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002030:	e007      	b.n	8002042 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205a:	e17f      	b.n	800235c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8171 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d00b      	beq.n	8002094 <HAL_GPIO_Init+0x48>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002088:	2b11      	cmp	r3, #17
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b12      	cmp	r3, #18
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d118      	bne.n	8002134 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x128>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b12      	cmp	r3, #18
 8002172:	d123      	bne.n	80021bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	08da      	lsrs	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	3208      	adds	r2, #8
 80021b6:	6939      	ldr	r1, [r7, #16]
 80021b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0203 	and.w	r2, r3, #3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80ac 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fe:	4a5e      	ldr	r2, [pc, #376]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002200:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6613      	str	r3, [r2, #96]	; 0x60
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_GPIO_Init+0x32c>)
 800220c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002216:	4a59      	ldr	r2, [pc, #356]	; (800237c <HAL_GPIO_Init+0x330>)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3302      	adds	r3, #2
 800221e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002240:	d025      	beq.n	800228e <HAL_GPIO_Init+0x242>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4e      	ldr	r2, [pc, #312]	; (8002380 <HAL_GPIO_Init+0x334>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <HAL_GPIO_Init+0x23e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4d      	ldr	r2, [pc, #308]	; (8002384 <HAL_GPIO_Init+0x338>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d019      	beq.n	8002286 <HAL_GPIO_Init+0x23a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4c      	ldr	r2, [pc, #304]	; (8002388 <HAL_GPIO_Init+0x33c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x236>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4b      	ldr	r2, [pc, #300]	; (800238c <HAL_GPIO_Init+0x340>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x232>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <HAL_GPIO_Init+0x344>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a49      	ldr	r2, [pc, #292]	; (8002394 <HAL_GPIO_Init+0x348>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x22a>
 8002272:	2306      	movs	r3, #6
 8002274:	e00c      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002276:	2307      	movs	r3, #7
 8002278:	e00a      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227a:	2305      	movs	r3, #5
 800227c:	e008      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227e:	2304      	movs	r3, #4
 8002280:	e006      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002282:	2303      	movs	r3, #3
 8002284:	e004      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002286:	2302      	movs	r3, #2
 8002288:	e002      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228e:	2300      	movs	r3, #0
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	f002 0203 	and.w	r2, r2, #3
 8002296:	0092      	lsls	r2, r2, #2
 8002298:	4093      	lsls	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a0:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_GPIO_Init+0x330>)
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	3302      	adds	r3, #2
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d2:	4a31      	ldr	r2, [pc, #196]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80022d8:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022fc:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_GPIO_Init+0x34c>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	f47f ae78 	bne.w	800205c <HAL_GPIO_Init+0x10>
  }
}
 800236c:	bf00      	nop
 800236e:	371c      	adds	r7, #28
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	40010000 	.word	0x40010000
 8002380:	48000400 	.word	0x48000400
 8002384:	48000800 	.word	0x48000800
 8002388:	48000c00 	.word	0x48000c00
 800238c:	48001000 	.word	0x48001000
 8002390:	48001400 	.word	0x48001400
 8002394:	48001800 	.word	0x48001800
 8002398:	40010400 	.word	0x40010400

0800239c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023aa:	e0cd      	b.n	8002548 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	409a      	lsls	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80c1 	beq.w	8002542 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023c0:	4a67      	ldr	r2, [pc, #412]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023e8:	d025      	beq.n	8002436 <HAL_GPIO_DeInit+0x9a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a5d      	ldr	r2, [pc, #372]	; (8002564 <HAL_GPIO_DeInit+0x1c8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01f      	beq.n	8002432 <HAL_GPIO_DeInit+0x96>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a5c      	ldr	r2, [pc, #368]	; (8002568 <HAL_GPIO_DeInit+0x1cc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_DeInit+0x92>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a5b      	ldr	r2, [pc, #364]	; (800256c <HAL_GPIO_DeInit+0x1d0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_DeInit+0x8e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_GPIO_DeInit+0x1d4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_DeInit+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a59      	ldr	r2, [pc, #356]	; (8002574 <HAL_GPIO_DeInit+0x1d8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_DeInit+0x86>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_GPIO_DeInit+0x1dc>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_DeInit+0x82>
 800241a:	2306      	movs	r3, #6
 800241c:	e00c      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800241e:	2307      	movs	r3, #7
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002422:	2305      	movs	r3, #5
 8002424:	e008      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002436:	2300      	movs	r3, #0
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	f002 0203 	and.w	r2, r2, #3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	fa03 f202 	lsl.w	r2, r3, r2
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	429a      	cmp	r2, r3
 8002448:	d132      	bne.n	80024b0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800244a:	494c      	ldr	r1, [pc, #304]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244c:	4b4b      	ldr	r3, [pc, #300]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	4013      	ands	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002458:	4948      	ldr	r1, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245a:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	4013      	ands	r3, r2
 8002464:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002466:	4945      	ldr	r1, [pc, #276]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002468:	4b44      	ldr	r3, [pc, #272]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	4013      	ands	r3, r2
 8002472:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002474:	4941      	ldr	r1, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002476:	4b41      	ldr	r3, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	4013      	ands	r3, r2
 8002480:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	220f      	movs	r2, #15
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002492:	4833      	ldr	r0, [pc, #204]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	4931      	ldr	r1, [pc, #196]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	0892      	lsrs	r2, r2, #2
 800249e:	3202      	adds	r2, #2
 80024a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	43d2      	mvns	r2, r2
 80024a8:	400a      	ands	r2, r1
 80024aa:	3302      	adds	r3, #2
 80024ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2103      	movs	r1, #3
 80024ba:	fa01 f303 	lsl.w	r3, r1, r3
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	08da      	lsrs	r2, r3, #3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	08d9      	lsrs	r1, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3108      	adds	r1, #8
 80024d0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	200f      	movs	r0, #15
 80024de:	fa00 f303 	lsl.w	r3, r0, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4019      	ands	r1, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3208      	adds	r2, #8
 80024ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2103      	movs	r1, #3
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	401a      	ands	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	2101      	movs	r1, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2103      	movs	r1, #3
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002532:	2101      	movs	r1, #1
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	401a      	ands	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f af2b 	bne.w	80023ac <HAL_GPIO_DeInit+0x10>
  }
}
 8002556:	bf00      	nop
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010000 	.word	0x40010000
 8002564:	48000400 	.word	0x48000400
 8002568:	48000800 	.word	0x48000800
 800256c:	48000c00 	.word	0x48000c00
 8002570:	48001000 	.word	0x48001000
 8002574:	48001400 	.word	0x48001400
 8002578:	48001800 	.word	0x48001800
 800257c:	40010400 	.word	0x40010400

08002580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
 800258c:	4613      	mov	r3, r2
 800258e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002590:	787b      	ldrb	r3, [r7, #1]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002596:	887a      	ldrh	r2, [r7, #2]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259c:	e002      	b.n	80025a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	460b      	mov	r3, r1
 80025b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025cc:	e002      	b.n	80025d4 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	887a      	ldrh	r2, [r7, #2]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	619a      	str	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e080      	b.n	80026f2 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d106      	bne.n	800260a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f00c fc05 	bl	800ee14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2224      	movs	r2, #36	; 0x24
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6852      	ldr	r2, [r2, #4]
 800262a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800262e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6892      	ldr	r2, [r2, #8]
 800263a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800263e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e006      	b.n	8002666 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6892      	ldr	r2, [r2, #8]
 8002660:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002664:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d104      	bne.n	8002678 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002676:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	68d2      	ldr	r2, [r2, #12]
 8002696:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800269a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6911      	ldr	r1, [r2, #16]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6952      	ldr	r2, [r2, #20]
 80026a8:	4311      	orrs	r1, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6992      	ldr	r2, [r2, #24]
 80026ae:	0212      	lsls	r2, r2, #8
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	69d1      	ldr	r1, [r2, #28]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6a12      	ldr	r2, [r2, #32]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e021      	b.n	8002750 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	; 0x24
 8002710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f00c fbc3 	bl	800eeb0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	461a      	mov	r2, r3
 8002766:	4603      	mov	r3, r0
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	460b      	mov	r3, r1
 800276c:	813b      	strh	r3, [r7, #8]
 800276e:	4613      	mov	r3, r2
 8002770:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b20      	cmp	r3, #32
 800277c:	f040 80f9 	bne.w	8002972 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_I2C_Mem_Write+0x34>
 8002786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002792:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0ed      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_I2C_Mem_Write+0x4e>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e0e6      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ae:	f7fe ff3f 	bl	8001630 <HAL_GetTick>
 80027b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2319      	movs	r3, #25
 80027ba:	2201      	movs	r2, #1
 80027bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fbca 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0d1      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a3a      	ldr	r2, [r7, #32]
 80027ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027f8:	88f8      	ldrh	r0, [r7, #6]
 80027fa:	893a      	ldrh	r2, [r7, #8]
 80027fc:	8979      	ldrh	r1, [r7, #10]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	4603      	mov	r3, r0
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fadb 	bl	8002dc4 <I2C_RequestMemoryWrite>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0a9      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2bff      	cmp	r3, #255	; 0xff
 8002828:	d90e      	bls.n	8002848 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	22ff      	movs	r2, #255	; 0xff
 800282e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002834:	b2da      	uxtb	r2, r3
 8002836:	8979      	ldrh	r1, [r7, #10]
 8002838:	2300      	movs	r3, #0
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fcad 	bl	80031a0 <I2C_TransferConfig>
 8002846:	e00f      	b.n	8002868 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	b2da      	uxtb	r2, r3
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fc9c 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fbb4 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e07b      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002884:	7812      	ldrb	r2, [r2, #0]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d034      	beq.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d130      	bne.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	2200      	movs	r2, #0
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fb46 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04d      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2bff      	cmp	r3, #255	; 0xff
 80028e0:	d90e      	bls.n	8002900 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	22ff      	movs	r2, #255	; 0xff
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fc51 	bl	80031a0 <I2C_TransferConfig>
 80028fe:	e00f      	b.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290e:	b2da      	uxtb	r2, r3
 8002910:	8979      	ldrh	r1, [r7, #10]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 fc40 	bl	80031a0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d19e      	bne.n	8002868 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb93 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e01a      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2220      	movs	r2, #32
 8002944:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_I2C_Mem_Write+0x224>)
 8002952:	400b      	ands	r3, r1
 8002954:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
  }
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4603      	mov	r3, r0
 8002990:	817b      	strh	r3, [r7, #10]
 8002992:	460b      	mov	r3, r1
 8002994:	813b      	strh	r3, [r7, #8]
 8002996:	4613      	mov	r3, r2
 8002998:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	f040 80fd 	bne.w	8002ba2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_I2C_Mem_Read+0x34>
 80029ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d105      	bne.n	80029c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e0f1      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_I2C_Mem_Read+0x4e>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e0ea      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029d6:	f7fe fe2b 	bl	8001630 <HAL_GetTick>
 80029da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2319      	movs	r3, #25
 80029e2:	2201      	movs	r2, #1
 80029e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 fab6 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0d5      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	; 0x22
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2240      	movs	r2, #64	; 0x40
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a3a      	ldr	r2, [r7, #32]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a20:	88f8      	ldrh	r0, [r7, #6]
 8002a22:	893a      	ldrh	r2, [r7, #8]
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	9300      	str	r3, [sp, #0]
 8002a2e:	4603      	mov	r3, r0
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fa1b 	bl	8002e6c <I2C_RequestMemoryRead>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0ad      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	2bff      	cmp	r3, #255	; 0xff
 8002a50:	d90e      	bls.n	8002a70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	22ff      	movs	r2, #255	; 0xff
 8002a56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	8979      	ldrh	r1, [r7, #10]
 8002a60:	4b52      	ldr	r3, [pc, #328]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fb99 	bl	80031a0 <I2C_TransferConfig>
 8002a6e:	e00f      	b.n	8002a90 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	4b4a      	ldr	r3, [pc, #296]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fb88 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	2200      	movs	r2, #0
 8002a98:	2104      	movs	r1, #4
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fa5d 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e07c      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d034      	beq.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d130      	bne.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af4:	2200      	movs	r2, #0
 8002af6:	2180      	movs	r1, #128	; 0x80
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 fa2e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04d      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	2300      	movs	r3, #0
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb39 	bl	80031a0 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fb28 	bl	80031a0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d19a      	bne.n	8002a90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fa7b 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e01a      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2220      	movs	r2, #32
 8002b74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_I2C_Mem_Read+0x230>)
 8002b82:	400b      	ands	r3, r1
 8002b84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	80002400 	.word	0x80002400
 8002bb0:	fe00e800 	.word	0xfe00e800

08002bb4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	; 0x28
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	607a      	str	r2, [r7, #4]
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	f040 80f1 	bne.w	8002db8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be4:	d101      	bne.n	8002bea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2C_IsDeviceReady+0x44>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0e0      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d107      	bne.n	8002c2a <HAL_I2C_IsDeviceReady+0x76>
 8002c1a:	897b      	ldrh	r3, [r7, #10]
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c28:	e004      	b.n	8002c34 <HAL_I2C_IsDeviceReady+0x80>
 8002c2a:	897b      	ldrh	r3, [r7, #10]
 8002c2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c30:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002c34:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fcfb 	bl	8001630 <HAL_GetTick>
 8002c3a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	bf0c      	ite	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	2300      	movne	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b10      	cmp	r3, #16
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002c68:	e034      	b.n	8002cd4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c70:	d01a      	beq.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c72:	f7fe fcdd 	bl	8001630 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	1ad2      	subs	r2, r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d802      	bhi.n	8002c88 <HAL_I2C_IsDeviceReady+0xd4>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10f      	bne.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e088      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2301      	moveq	r3, #1
 8002cb8:	2300      	movne	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002cd4:	7ffb      	ldrb	r3, [r7, #31]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d102      	bne.n	8002ce0 <HAL_I2C_IsDeviceReady+0x12c>
 8002cda:	7fbb      	ldrb	r3, [r7, #30]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0c4      	beq.n	8002c6a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d01a      	beq.n	8002d24 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f92e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e058      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e04a      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f913 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e03d      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2210      	movs	r2, #16
 8002d44:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d118      	bne.n	8002d88 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d64:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2120      	movs	r1, #32
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 f8f2 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e01c      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	f4ff af3b 	bcc.w	8002c0e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	f043 0220 	orr.w	r2, r3, #32
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	817b      	strh	r3, [r7, #10]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	813b      	strh	r3, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	8979      	ldrh	r1, [r7, #10]
 8002de4:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <I2C_RequestMemoryWrite+0xa4>)
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 f9d7 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	69b9      	ldr	r1, [r7, #24]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8ef 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e02c      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d105      	bne.n	8002e18 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	893a      	ldrh	r2, [r7, #8]
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
 8002e16:	e015      	b.n	8002e44 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	893a      	ldrh	r2, [r7, #8]
 8002e1e:	0a12      	lsrs	r2, r2, #8
 8002e20:	b292      	uxth	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	69b9      	ldr	r1, [r7, #24]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f8d5 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e012      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	893a      	ldrh	r2, [r7, #8]
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f883 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	80002000 	.word	0x80002000

08002e6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	817b      	strh	r3, [r7, #10]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	813b      	strh	r3, [r7, #8]
 8002e82:	4613      	mov	r3, r2
 8002e84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <I2C_RequestMemoryRead+0xa4>)
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f984 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f89c 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e02c      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	893a      	ldrh	r2, [r7, #8]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebc:	e015      	b.n	8002eea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	893a      	ldrh	r2, [r7, #8]
 8002ec4:	0a12      	lsrs	r2, r2, #8
 8002ec6:	b292      	uxth	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f882 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e012      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2140      	movs	r1, #64	; 0x40
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f830 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	80002000 	.word	0x80002000

08002f14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d103      	bne.n	8002f32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d007      	beq.n	8002f50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	6992      	ldr	r2, [r2, #24]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	619a      	str	r2, [r3, #24]
  }
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f6a:	e022      	b.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f72:	d01e      	beq.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f74:	f7fe fb5c 	bl	8001630 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d802      	bhi.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d113      	bne.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699a      	ldr	r2, [r3, #24]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	bf0c      	ite	eq
 8002fc2:	2301      	moveq	r3, #1
 8002fc4:	2300      	movne	r3, #0
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d0cd      	beq.n	8002f6c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fe6:	e02c      	b.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f871 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e02a      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003002:	d01e      	beq.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003004:	f7fe fb14 	bl	8001630 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	1ad2      	subs	r2, r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	d802      	bhi.n	800301a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e007      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	d1cb      	bne.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003066:	e028      	b.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e026      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800307c:	f7fe fad8 	bl	8001630 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	429a      	cmp	r2, r3
 800308a:	d802      	bhi.n	8003092 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d113      	bne.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0220 	orr.w	r2, r3, #32
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e007      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d1cf      	bne.n	8003068 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d151      	bne.n	8003192 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ee:	e022      	b.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d01e      	beq.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7fe fa9a 	bl	8001630 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	429a      	cmp	r2, r3
 8003106:	d802      	bhi.n	800310e <I2C_IsAcknowledgeFailed+0x3a>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d113      	bne.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f043 0220 	orr.w	r2, r3, #32
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e02e      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d1d5      	bne.n	80030f0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2210      	movs	r2, #16
 800314a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2220      	movs	r2, #32
 8003152:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7ff fedd 	bl	8002f14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <I2C_IsAcknowledgeFailed+0xc8>)
 8003166:	400b      	ands	r3, r1
 8003168:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	fe00e800 	.word	0xfe00e800

080031a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	607b      	str	r3, [r7, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	817b      	strh	r3, [r7, #10]
 80031ae:	4613      	mov	r3, r2
 80031b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	0d5b      	lsrs	r3, r3, #21
 80031c0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <I2C_TransferConfig+0x54>)
 80031c6:	4303      	orrs	r3, r0
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4019      	ands	r1, r3
 80031cc:	897b      	ldrh	r3, [r7, #10]
 80031ce:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80031d2:	7a7b      	ldrb	r3, [r7, #9]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80031da:	4318      	orrs	r0, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4318      	orrs	r0, r3
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4303      	orrs	r3, r0
 80031e4:	430b      	orrs	r3, r1
 80031e6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	03ff63ff 	.word	0x03ff63ff

080031f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d138      	bne.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e032      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800324a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d139      	bne.n	8003316 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e033      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332a:	4b04      	ldr	r3, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	40007000 	.word	0x40007000

08003340 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003344:	4a04      	ldr	r2, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003346:	4b04      	ldr	r3, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334e:	6013      	str	r3, [r2, #0]
}
 8003350:	bf00      	nop
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	40007000 	.word	0x40007000

0800335c <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003364:	490c      	ldr	r1, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	4313      	orrs	r3, r2
 800337a:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 800337c:	4906      	ldr	r1, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]


}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40007000 	.word	0x40007000

0800339c <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80033a4:	4906      	ldr	r1, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4013      	ands	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40007000 	.word	0x40007000

080033c4 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80033c8:	4a09      	ldr	r2, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033ca:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0307 	bic.w	r3, r3, #7
 80033d2:	f043 0303 	orr.w	r3, r3, #3
 80033d6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80033d8:	4a06      	ldr	r2, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 80033e4:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	40007000 	.word	0x40007000
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <HAL_PWREx_GetVoltageRange+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40007000 	.word	0x40007000

08003410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800341e:	d130      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003420:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800342c:	d038      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003430:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2232      	movs	r2, #50	; 0x32
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	0c9b      	lsrs	r3, r3, #18
 8003450:	3301      	adds	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003454:	e002      	b.n	800345c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b01      	subs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003468:	d102      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x60>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f2      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003470:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347c:	d110      	bne.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e00f      	b.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003482:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800348a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800348e:	d007      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003490:	4a06      	ldr	r2, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800349a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800349e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	40007000 	.word	0x40007000
 80034b0:	20000010 	.word	0x20000010
 80034b4:	431bde83 	.word	0x431bde83

080034b8 <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034c6:	6093      	str	r3, [r2, #8]
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	40007000 	.word	0x40007000

080034d4 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034d8:	4a04      	ldr	r2, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80034e2:	6093      	str	r3, [r2, #8]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000

080034f0 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b07      	cmp	r3, #7
 8003502:	f200 808d 	bhi.w	8003620 <HAL_PWREx_EnableGPIOPullDown+0x130>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800352d 	.word	0x0800352d
 8003510:	08003551 	.word	0x08003551
 8003514:	08003571 	.word	0x08003571
 8003518:	0800358d 	.word	0x0800358d
 800351c:	080035a9 	.word	0x080035a9
 8003520:	080035c5 	.word	0x080035c5
 8003524:	080035e1 	.word	0x080035e1
 8003528:	080035fd 	.word	0x080035fd
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 800352c:	4941      	ldr	r1, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800352e:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003538:	4313      	orrs	r3, r2
 800353a:	624b      	str	r3, [r1, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 800353c:	493d      	ldr	r1, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800353e:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003548:	43db      	mvns	r3, r3
 800354a:	4013      	ands	r3, r2
 800354c:	620b      	str	r3, [r1, #32]
       break;
 800354e:	e06a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003550:	4938      	ldr	r1, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003552:	4b38      	ldr	r3, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	f023 0310 	bic.w	r3, r3, #16
 800355c:	4313      	orrs	r3, r2
 800355e:	62cb      	str	r3, [r1, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8003560:	4934      	ldr	r1, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003562:	4b34      	ldr	r3, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	43db      	mvns	r3, r3
 800356a:	4013      	ands	r3, r2
 800356c:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 800356e:	e05a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8003570:	4930      	ldr	r1, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003572:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	634b      	str	r3, [r1, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 800357c:	492d      	ldr	r1, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003580:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	43db      	mvns	r3, r3
 8003586:	4013      	ands	r3, r2
 8003588:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 800358a:	e04c      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 800358c:	4929      	ldr	r1, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800358e:	4b29      	ldr	r3, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	4313      	orrs	r3, r2
 8003596:	63cb      	str	r3, [r1, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 8003598:	4926      	ldr	r1, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	4013      	ands	r3, r2
 80035a4:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 80035a6:	e03e      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 80035a8:	4922      	ldr	r1, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035aa:	4b22      	ldr	r3, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	644b      	str	r3, [r1, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 80035b4:	491f      	ldr	r1, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	43db      	mvns	r3, r3
 80035be:	4013      	ands	r3, r2
 80035c0:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 80035c2:	e030      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 80035c4:	491b      	ldr	r1, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c6:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	64cb      	str	r3, [r1, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 80035d0:	4918      	ldr	r1, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d2:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	43db      	mvns	r3, r3
 80035da:	4013      	ands	r3, r2
 80035dc:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 80035de:	e022      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 80035e0:	4914      	ldr	r1, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	654b      	str	r3, [r1, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 80035ec:	4911      	ldr	r1, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ee:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	4013      	ands	r3, r2
 80035f8:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 80035fa:	e014      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80035fc:	490d      	ldr	r1, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035fe:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003600:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	4313      	orrs	r3, r2
 800360a:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 800360c:	4909      	ldr	r1, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003610:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	43db      	mvns	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 800361e:	e002      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      break;
 8003624:	bf00      	nop
  }

  return status;
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40007000 	.word	0x40007000

08003638 <HAL_PWREx_DisableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b07      	cmp	r3, #7
 800364a:	d859      	bhi.n	8003700 <HAL_PWREx_DisableGPIOPullDown+0xc8>
 800364c:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <HAL_PWREx_DisableGPIOPullDown+0x1c>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003675 	.word	0x08003675
 8003658:	08003689 	.word	0x08003689
 800365c:	0800369d 	.word	0x0800369d
 8003660:	080036ad 	.word	0x080036ad
 8003664:	080036bd 	.word	0x080036bd
 8003668:	080036cd 	.word	0x080036cd
 800366c:	080036dd 	.word	0x080036dd
 8003670:	080036ed 	.word	0x080036ed
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8003674:	4927      	ldr	r1, [pc, #156]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003676:	4b27      	ldr	r3, [pc, #156]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003680:	43db      	mvns	r3, r3
 8003682:	4013      	ands	r3, r2
 8003684:	624b      	str	r3, [r1, #36]	; 0x24
       break;
 8003686:	e03e      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003688:	4922      	ldr	r1, [pc, #136]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800368a:	4b22      	ldr	r3, [pc, #136]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800368c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	f023 0310 	bic.w	r3, r3, #16
 8003694:	43db      	mvns	r3, r3
 8003696:	4013      	ands	r3, r2
 8003698:	62cb      	str	r3, [r1, #44]	; 0x2c
       break;
 800369a:	e034      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 800369c:	491d      	ldr	r1, [pc, #116]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800369e:	4b1d      	ldr	r3, [pc, #116]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	43db      	mvns	r3, r3
 80036a6:	4013      	ands	r3, r2
 80036a8:	634b      	str	r3, [r1, #52]	; 0x34
       break;
 80036aa:	e02c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 80036ac:	4919      	ldr	r1, [pc, #100]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ae:	4b19      	ldr	r3, [pc, #100]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	4013      	ands	r3, r2
 80036b8:	63cb      	str	r3, [r1, #60]	; 0x3c
       break;
 80036ba:	e024      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 80036bc:	4915      	ldr	r1, [pc, #84]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036be:	4b15      	ldr	r3, [pc, #84]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	4013      	ands	r3, r2
 80036c8:	644b      	str	r3, [r1, #68]	; 0x44
       break;
 80036ca:	e01c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 80036cc:	4911      	ldr	r1, [pc, #68]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	4013      	ands	r3, r2
 80036d8:	64cb      	str	r3, [r1, #76]	; 0x4c
       break;
 80036da:	e014      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 80036dc:	490d      	ldr	r1, [pc, #52]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036de:	4b0d      	ldr	r3, [pc, #52]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	4013      	ands	r3, r2
 80036e8:	654b      	str	r3, [r1, #84]	; 0x54
       break;
 80036ea:	e00c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80036ec:	4909      	ldr	r1, [pc, #36]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ee:	4b09      	ldr	r3, [pc, #36]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	4013      	ands	r3, r2
 80036fc:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       break;
 80036fe:	e002      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      break;
 8003704:	bf00      	nop
  }

  return status;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40007000 	.word	0x40007000

08003718 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 800371c:	4a04      	ldr	r2, [pc, #16]	; (8003730 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 800371e:	4b04      	ldr	r3, [pc, #16]	; (8003730 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003726:	6093      	str	r3, [r2, #8]
}
 8003728:	bf00      	nop
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	40007000 	.word	0x40007000

08003734 <HAL_PWREx_DisablePullUpPullDownConfig>:
  * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 8003738:	4a04      	ldr	r2, [pc, #16]	; (800374c <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 800373a:	4b04      	ldr	r3, [pc, #16]	; (800374c <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003742:	6093      	str	r3, [r2, #8]
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	40007000 	.word	0x40007000

08003750 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8003754:	4a09      	ldr	r2, [pc, #36]	; (800377c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 0307 	bic.w	r3, r3, #7
 800375e:	f043 0304 	orr.w	r3, r3, #4
 8003762:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003764:	4a06      	ldr	r2, [pc, #24]	; (8003780 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	f043 0304 	orr.w	r3, r3, #4
 800376e:	6113      	str	r3, [r2, #16]
 8003770:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8003772:	bf00      	nop
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000
 8003780:	e000ed00 	.word	0xe000ed00

08003784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e3d4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003796:	4ba1      	ldr	r3, [pc, #644]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
 800379e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037a0:	4b9e      	ldr	r3, [pc, #632]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0303 	and.w	r3, r3, #3
 80037a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 80e4 	beq.w	8003980 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <HAL_RCC_OscConfig+0x4a>
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	2b0c      	cmp	r3, #12
 80037c2:	f040 808b 	bne.w	80038dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	f040 8087 	bne.w	80038dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037ce:	4b93      	ldr	r3, [pc, #588]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x62>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e3ac      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1a      	ldr	r2, [r3, #32]
 80037ea:	4b8c      	ldr	r3, [pc, #560]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_RCC_OscConfig+0x7c>
 80037f6:	4b89      	ldr	r3, [pc, #548]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037fe:	e005      	b.n	800380c <HAL_RCC_OscConfig+0x88>
 8003800:	4b86      	ldr	r3, [pc, #536]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003802:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003806:	091b      	lsrs	r3, r3, #4
 8003808:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800380c:	429a      	cmp	r2, r3
 800380e:	d923      	bls.n	8003858 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fd71 	bl	80042fc <RCC_SetFlashLatencyFromMSIRange>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e38d      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003824:	4a7d      	ldr	r2, [pc, #500]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003826:	4b7d      	ldr	r3, [pc, #500]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f043 0308 	orr.w	r3, r3, #8
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	497a      	ldr	r1, [pc, #488]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003832:	4b7a      	ldr	r3, [pc, #488]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	4313      	orrs	r3, r2
 8003840:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003842:	4976      	ldr	r1, [pc, #472]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003844:	4b75      	ldr	r3, [pc, #468]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	4313      	orrs	r3, r2
 8003854:	604b      	str	r3, [r1, #4]
 8003856:	e025      	b.n	80038a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003858:	4a70      	ldr	r2, [pc, #448]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800385a:	4b70      	ldr	r3, [pc, #448]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f043 0308 	orr.w	r3, r3, #8
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	496d      	ldr	r1, [pc, #436]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003866:	4b6d      	ldr	r3, [pc, #436]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003876:	4969      	ldr	r1, [pc, #420]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003878:	4b68      	ldr	r3, [pc, #416]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	4313      	orrs	r3, r2
 8003888:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d109      	bne.n	80038a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4618      	mov	r0, r3
 8003896:	f000 fd31 	bl	80042fc <RCC_SetFlashLatencyFromMSIRange>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e34d      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038a4:	f000 fc6a 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80038a8:	4601      	mov	r1, r0
 80038aa:	4b5c      	ldr	r3, [pc, #368]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	091b      	lsrs	r3, r3, #4
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	4a5a      	ldr	r2, [pc, #360]	; (8003a20 <HAL_RCC_OscConfig+0x29c>)
 80038b6:	5cd3      	ldrb	r3, [r2, r3]
 80038b8:	f003 031f 	and.w	r3, r3, #31
 80038bc:	fa21 f303 	lsr.w	r3, r1, r3
 80038c0:	4a58      	ldr	r2, [pc, #352]	; (8003a24 <HAL_RCC_OscConfig+0x2a0>)
 80038c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80038c4:	4b58      	ldr	r3, [pc, #352]	; (8003a28 <HAL_RCC_OscConfig+0x2a4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fd fe65 	bl	8001598 <HAL_InitTick>
 80038ce:	4603      	mov	r3, r0
 80038d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d052      	beq.n	800397e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	e331      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d032      	beq.n	800394a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038e4:	4a4d      	ldr	r2, [pc, #308]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038e6:	4b4d      	ldr	r3, [pc, #308]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f043 0301 	orr.w	r3, r3, #1
 80038ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038f0:	f7fd fe9e 	bl	8001630 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038f8:	f7fd fe9a 	bl	8001630 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e31a      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800390a:	4b44      	ldr	r3, [pc, #272]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003916:	4a41      	ldr	r2, [pc, #260]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003918:	4b40      	ldr	r3, [pc, #256]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f043 0308 	orr.w	r3, r3, #8
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	493e      	ldr	r1, [pc, #248]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003924:	4b3d      	ldr	r3, [pc, #244]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	4313      	orrs	r3, r2
 8003932:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003934:	4939      	ldr	r1, [pc, #228]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003936:	4b39      	ldr	r3, [pc, #228]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	4313      	orrs	r3, r2
 8003946:	604b      	str	r3, [r1, #4]
 8003948:	e01a      	b.n	8003980 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800394a:	4a34      	ldr	r2, [pc, #208]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800394c:	4b33      	ldr	r3, [pc, #204]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003956:	f7fd fe6b 	bl	8001630 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800395e:	f7fd fe67 	bl	8001630 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e2e7      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003970:	4b2a      	ldr	r3, [pc, #168]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f0      	bne.n	800395e <HAL_RCC_OscConfig+0x1da>
 800397c:	e000      	b.n	8003980 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800397e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d074      	beq.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b08      	cmp	r3, #8
 8003990:	d005      	beq.n	800399e <HAL_RCC_OscConfig+0x21a>
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b0c      	cmp	r3, #12
 8003996:	d10e      	bne.n	80039b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2b03      	cmp	r3, #3
 800399c:	d10b      	bne.n	80039b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399e:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d064      	beq.n	8003a74 <HAL_RCC_OscConfig+0x2f0>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d160      	bne.n	8003a74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e2c4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x24a>
 80039c0:	4a16      	ldr	r2, [pc, #88]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039c2:	4b16      	ldr	r3, [pc, #88]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	e01d      	b.n	8003a0a <HAL_RCC_OscConfig+0x286>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039d6:	d10c      	bne.n	80039f2 <HAL_RCC_OscConfig+0x26e>
 80039d8:	4a10      	ldr	r2, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039da:	4b10      	ldr	r3, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039e6:	4b0d      	ldr	r3, [pc, #52]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	e00b      	b.n	8003a0a <HAL_RCC_OscConfig+0x286>
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039f4:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a08:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d01c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fd fe0d 	bl	8001630 <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a18:	e011      	b.n	8003a3e <HAL_RCC_OscConfig+0x2ba>
 8003a1a:	bf00      	nop
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	08017a38 	.word	0x08017a38
 8003a24:	20000010 	.word	0x20000010
 8003a28:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a2c:	f7fd fe00 	bl	8001630 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b64      	cmp	r3, #100	; 0x64
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e280      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a3e:	4baf      	ldr	r3, [pc, #700]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x2a8>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4c:	f7fd fdf0 	bl	8001630 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a54:	f7fd fdec 	bl	8001630 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	; 0x64
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e26c      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a66:	4ba5      	ldr	r3, [pc, #660]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x2d0>
 8003a72:	e000      	b.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d060      	beq.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b04      	cmp	r3, #4
 8003a86:	d005      	beq.n	8003a94 <HAL_RCC_OscConfig+0x310>
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	2b0c      	cmp	r3, #12
 8003a8c:	d119      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d116      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a94:	4b99      	ldr	r3, [pc, #612]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_OscConfig+0x328>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e249      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aac:	4993      	ldr	r1, [pc, #588]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003aae:	4b93      	ldr	r3, [pc, #588]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	061b      	lsls	r3, r3, #24
 8003abc:	4313      	orrs	r3, r2
 8003abe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ac0:	e040      	b.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d023      	beq.n	8003b12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aca:	4a8c      	ldr	r2, [pc, #560]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003acc:	4b8b      	ldr	r3, [pc, #556]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad6:	f7fd fdab 	bl	8001630 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ade:	f7fd fda7 	bl	8001630 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e227      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af0:	4b82      	ldr	r3, [pc, #520]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afc:	497f      	ldr	r1, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003afe:	4b7f      	ldr	r3, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	061b      	lsls	r3, r3, #24
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
 8003b10:	e018      	b.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b12:	4a7a      	ldr	r2, [pc, #488]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b14:	4b79      	ldr	r3, [pc, #484]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1e:	f7fd fd87 	bl	8001630 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b26:	f7fd fd83 	bl	8001630 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e203      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b38:	4b70      	ldr	r3, [pc, #448]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f0      	bne.n	8003b26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d03c      	beq.n	8003bca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01c      	beq.n	8003b92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b58:	4a68      	ldr	r2, [pc, #416]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b5a:	4b68      	ldr	r3, [pc, #416]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b68:	f7fd fd62 	bl	8001630 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b70:	f7fd fd5e 	bl	8001630 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e1de      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b82:	4b5e      	ldr	r3, [pc, #376]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0ef      	beq.n	8003b70 <HAL_RCC_OscConfig+0x3ec>
 8003b90:	e01b      	b.n	8003bca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b92:	4a5a      	ldr	r2, [pc, #360]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b94:	4b59      	ldr	r3, [pc, #356]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b9a:	f023 0301 	bic.w	r3, r3, #1
 8003b9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba2:	f7fd fd45 	bl	8001630 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003baa:	f7fd fd41 	bl	8001630 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e1c1      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bbc:	4b4f      	ldr	r3, [pc, #316]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1ef      	bne.n	8003baa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 80a6 	beq.w	8003d24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bdc:	4b47      	ldr	r3, [pc, #284]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10d      	bne.n	8003c04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be8:	4a44      	ldr	r2, [pc, #272]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bea:	4b44      	ldr	r3, [pc, #272]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8003bf4:	4b41      	ldr	r3, [pc, #260]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfc:	60bb      	str	r3, [r7, #8]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c00:	2301      	movs	r3, #1
 8003c02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c04:	4b3e      	ldr	r3, [pc, #248]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d118      	bne.n	8003c42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c10:	4a3b      	ldr	r2, [pc, #236]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c12:	4b3b      	ldr	r3, [pc, #236]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c1c:	f7fd fd08 	bl	8001630 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c24:	f7fd fd04 	bl	8001630 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e184      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c36:	4b32      	ldr	r3, [pc, #200]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d108      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4d8>
 8003c4a:	4a2c      	ldr	r2, [pc, #176]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c4c:	4b2b      	ldr	r3, [pc, #172]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c5a:	e024      	b.n	8003ca6 <HAL_RCC_OscConfig+0x522>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b05      	cmp	r3, #5
 8003c62:	d110      	bne.n	8003c86 <HAL_RCC_OscConfig+0x502>
 8003c64:	4a25      	ldr	r2, [pc, #148]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c66:	4b25      	ldr	r3, [pc, #148]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6c:	f043 0304 	orr.w	r3, r3, #4
 8003c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c74:	4a21      	ldr	r2, [pc, #132]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c76:	4b21      	ldr	r3, [pc, #132]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c84:	e00f      	b.n	8003ca6 <HAL_RCC_OscConfig+0x522>
 8003c86:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c88:	4b1c      	ldr	r3, [pc, #112]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8e:	f023 0301 	bic.w	r3, r3, #1
 8003c92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c96:	4a19      	ldr	r2, [pc, #100]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c98:	4b18      	ldr	r3, [pc, #96]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c9e:	f023 0304 	bic.w	r3, r3, #4
 8003ca2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d016      	beq.n	8003cdc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cae:	f7fd fcbf 	bl	8001630 <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb4:	e00a      	b.n	8003ccc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb6:	f7fd fcbb 	bl	8001630 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e139      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ed      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x532>
 8003cda:	e01a      	b.n	8003d12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fd fca8 	bl	8001630 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ce2:	e00f      	b.n	8003d04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fd fca4 	bl	8001630 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d906      	bls.n	8003d04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e122      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
 8003cfa:	bf00      	nop
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d04:	4b90      	ldr	r3, [pc, #576]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e8      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d12:	7ffb      	ldrb	r3, [r7, #31]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d105      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d18:	4a8b      	ldr	r2, [pc, #556]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d1a:	4b8b      	ldr	r3, [pc, #556]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d22:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 8108 	beq.w	8003f3e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	f040 80d0 	bne.w	8003ed8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d38:	4b83      	ldr	r3, [pc, #524]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f003 0203 	and.w	r2, r3, #3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d130      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	3b01      	subs	r3, #1
 8003d58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d127      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d11f      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d78:	2a07      	cmp	r2, #7
 8003d7a:	bf14      	ite	ne
 8003d7c:	2201      	movne	r2, #1
 8003d7e:	2200      	moveq	r2, #0
 8003d80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d113      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	085b      	lsrs	r3, r3, #1
 8003d92:	3b01      	subs	r3, #1
 8003d94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d109      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	3b01      	subs	r3, #1
 8003da8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d06e      	beq.n	8003e8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2b0c      	cmp	r3, #12
 8003db2:	d069      	beq.n	8003e88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003db4:	4b64      	ldr	r3, [pc, #400]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003dc0:	4b61      	ldr	r3, [pc, #388]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0b7      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003dd0:	4a5d      	ldr	r2, [pc, #372]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dd2:	4b5d      	ldr	r3, [pc, #372]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dda:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ddc:	f7fd fc28 	bl	8001630 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fd fc24 	bl	8001630 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e0a4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df6:	4b54      	ldr	r3, [pc, #336]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e02:	4851      	ldr	r0, [pc, #324]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e04:	4b50      	ldr	r3, [pc, #320]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	4b50      	ldr	r3, [pc, #320]	; (8003f4c <HAL_RCC_OscConfig+0x7c8>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e14:	3a01      	subs	r2, #1
 8003e16:	0112      	lsls	r2, r2, #4
 8003e18:	4311      	orrs	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e1e:	0212      	lsls	r2, r2, #8
 8003e20:	4311      	orrs	r1, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e26:	0852      	lsrs	r2, r2, #1
 8003e28:	3a01      	subs	r2, #1
 8003e2a:	0552      	lsls	r2, r2, #21
 8003e2c:	4311      	orrs	r1, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e32:	0852      	lsrs	r2, r2, #1
 8003e34:	3a01      	subs	r2, #1
 8003e36:	0652      	lsls	r2, r2, #25
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e3e:	0912      	lsrs	r2, r2, #4
 8003e40:	0452      	lsls	r2, r2, #17
 8003e42:	430a      	orrs	r2, r1
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e48:	4a3f      	ldr	r2, [pc, #252]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e4a:	4b3f      	ldr	r3, [pc, #252]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e54:	4a3c      	ldr	r2, [pc, #240]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e56:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e60:	f7fd fbe6 	bl	8001630 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e68:	f7fd fbe2 	bl	8001630 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e062      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e7a:	4b33      	ldr	r3, [pc, #204]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e86:	e05a      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e059      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d152      	bne.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e98:	4a2b      	ldr	r2, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ea2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ea4:	4a28      	ldr	r2, [pc, #160]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ea6:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003eb0:	f7fd fbbe 	bl	8001630 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eb8:	f7fd fbba 	bl	8001630 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e03a      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eca:	4b1f      	ldr	r3, [pc, #124]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0f0      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x734>
 8003ed6:	e032      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	2b0c      	cmp	r3, #12
 8003edc:	d02d      	beq.n	8003f3a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ede:	4a1a      	ldr	r2, [pc, #104]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ee0:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ee8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d105      	bne.n	8003f02 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003ef6:	4a14      	ldr	r2, [pc, #80]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ef8:	4b13      	ldr	r3, [pc, #76]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f023 0303 	bic.w	r3, r3, #3
 8003f00:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f02:	4a11      	ldr	r2, [pc, #68]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f04:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f10:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f12:	f7fd fb8d 	bl	8001630 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7fd fb89 	bl	8001630 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e009      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1f0      	bne.n	8003f1a <HAL_RCC_OscConfig+0x796>
 8003f38:	e001      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e000      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3720      	adds	r7, #32
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	f99d808c 	.word	0xf99d808c

08003f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0c8      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f64:	4b66      	ldr	r3, [pc, #408]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0207 	and.w	r2, r3, #7
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d210      	bcs.n	8003f94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f72:	4963      	ldr	r1, [pc, #396]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f74:	4b62      	ldr	r3, [pc, #392]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f023 0207 	bic.w	r2, r3, #7
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f82:	4b5f      	ldr	r3, [pc, #380]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0207 	and.w	r2, r3, #7
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0b0      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d04c      	beq.n	800403a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b03      	cmp	r3, #3
 8003fa6:	d107      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fa8:	4b56      	ldr	r3, [pc, #344]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d121      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e09e      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d107      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fc0:	4b50      	ldr	r3, [pc, #320]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d115      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e092      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d107      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fd8:	4b4a      	ldr	r3, [pc, #296]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d109      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e086      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fe8:	4b46      	ldr	r3, [pc, #280]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e07e      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ff8:	4942      	ldr	r1, [pc, #264]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003ffa:	4b42      	ldr	r3, [pc, #264]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 0203 	bic.w	r2, r3, #3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4313      	orrs	r3, r2
 8004008:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400a:	f7fd fb11 	bl	8001630 <HAL_GetTick>
 800400e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004010:	e00a      	b.n	8004028 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004012:	f7fd fb0d 	bl	8001630 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004020:	4293      	cmp	r3, r2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e066      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004028:	4b36      	ldr	r3, [pc, #216]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 020c 	and.w	r2, r3, #12
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	429a      	cmp	r2, r3
 8004038:	d1eb      	bne.n	8004012 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d008      	beq.n	8004058 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004046:	492f      	ldr	r1, [pc, #188]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004048:	4b2e      	ldr	r3, [pc, #184]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	4313      	orrs	r3, r2
 8004056:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0207 	and.w	r2, r3, #7
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d910      	bls.n	8004088 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004066:	4926      	ldr	r1, [pc, #152]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8004068:	4b25      	ldr	r3, [pc, #148]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f023 0207 	bic.w	r2, r3, #7
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004076:	4b22      	ldr	r3, [pc, #136]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0207 	and.w	r2, r3, #7
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d001      	beq.n	8004088 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e036      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d008      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004094:	491b      	ldr	r1, [pc, #108]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004096:	4b1b      	ldr	r3, [pc, #108]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d009      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040b2:	4914      	ldr	r1, [pc, #80]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040c6:	f000 f859 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80040ca:	4601      	mov	r1, r0
 80040cc:	4b0d      	ldr	r3, [pc, #52]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	4a0c      	ldr	r2, [pc, #48]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 80040d8:	5cd3      	ldrb	r3, [r2, r3]
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	fa21 f303 	lsr.w	r3, r1, r3
 80040e2:	4a0a      	ldr	r2, [pc, #40]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040e6:	4b0a      	ldr	r3, [pc, #40]	; (8004110 <HAL_RCC_ClockConfig+0x1c0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fd fa54 	bl	8001598 <HAL_InitTick>
 80040f0:	4603      	mov	r3, r0
 80040f2:	72fb      	strb	r3, [r7, #11]

  return status;
 80040f4:	7afb      	ldrb	r3, [r7, #11]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40022000 	.word	0x40022000
 8004104:	40021000 	.word	0x40021000
 8004108:	08017a38 	.word	0x08017a38
 800410c:	20000010 	.word	0x20000010
 8004110:	20000000 	.word	0x20000000

08004114 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08a      	sub	sp, #40	; 0x28
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8004120:	4a15      	ldr	r2, [pc, #84]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800412c:	4b12      	ldr	r3, [pc, #72]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 800412e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8004138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800413c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004142:	2302      	movs	r3, #2
 8004144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800414a:	2300      	movs	r3, #0
 800414c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800414e:	f107 0314 	add.w	r3, r7, #20
 8004152:	4619      	mov	r1, r3
 8004154:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004158:	f7fd ff78 	bl	800204c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 800415c:	4806      	ldr	r0, [pc, #24]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8004166:	68b9      	ldr	r1, [r7, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	430b      	orrs	r3, r1
 800416c:	4313      	orrs	r3, r2
 800416e:	6083      	str	r3, [r0, #8]
}
 8004170:	bf00      	nop
 8004172:	3728      	adds	r7, #40	; 0x28
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40021000 	.word	0x40021000

0800417c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418a:	4b3d      	ldr	r3, [pc, #244]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	4b3a      	ldr	r3, [pc, #232]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x34>
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b0c      	cmp	r3, #12
 80041a8:	d121      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d11e      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b0:	4b33      	ldr	r3, [pc, #204]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041bc:	4b30      	ldr	r3, [pc, #192]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e005      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041cc:	4b2c      	ldr	r3, [pc, #176]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041d8:	4a2a      	ldr	r2, [pc, #168]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10d      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041ec:	e00a      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d102      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f4:	4b24      	ldr	r3, [pc, #144]	; (8004288 <HAL_RCC_GetSysClockFreq+0x10c>)
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	e004      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004200:	4b22      	ldr	r3, [pc, #136]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 8004202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d133      	bne.n	8004272 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420a:	4b1d      	ldr	r3, [pc, #116]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d002      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0xa4>
 800421a:	2b03      	cmp	r3, #3
 800421c:	d003      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0xaa>
 800421e:	e005      	b.n	800422c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004220:	4b19      	ldr	r3, [pc, #100]	; (8004288 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004222:	617b      	str	r3, [r7, #20]
      break;
 8004224:	e005      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004226:	4b19      	ldr	r3, [pc, #100]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 8004228:	617b      	str	r3, [r7, #20]
      break;
 800422a:	e002      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	617b      	str	r3, [r7, #20]
      break;
 8004230:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004232:	4b13      	ldr	r3, [pc, #76]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	091b      	lsrs	r3, r3, #4
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	3301      	adds	r3, #1
 800423e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004240:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	0a1b      	lsrs	r3, r3, #8
 8004246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	fb02 f203 	mul.w	r2, r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004258:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	0e5b      	lsrs	r3, r3, #25
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	3301      	adds	r3, #1
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004270:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004272:	69bb      	ldr	r3, [r7, #24]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3724      	adds	r7, #36	; 0x24
 8004278:	46bd      	mov	sp, r7
 800427a:	bc80      	pop	{r7}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40021000 	.word	0x40021000
 8004284:	08017a50 	.word	0x08017a50
 8004288:	00f42400 	.word	0x00f42400
 800428c:	007a1200 	.word	0x007a1200

08004290 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004294:	4b02      	ldr	r3, [pc, #8]	; (80042a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004296:	681b      	ldr	r3, [r3, #0]
}
 8004298:	4618      	mov	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr
 80042a0:	20000010 	.word	0x20000010

080042a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042a8:	f7ff fff2 	bl	8004290 <HAL_RCC_GetHCLKFreq>
 80042ac:	4601      	mov	r1, r0
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	0a1b      	lsrs	r3, r3, #8
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	4a04      	ldr	r2, [pc, #16]	; (80042cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80042ba:	5cd3      	ldrb	r3, [r2, r3]
 80042bc:	f003 031f 	and.w	r3, r3, #31
 80042c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000
 80042cc:	08017a48 	.word	0x08017a48

080042d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042d4:	f7ff ffdc 	bl	8004290 <HAL_RCC_GetHCLKFreq>
 80042d8:	4601      	mov	r1, r0
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0adb      	lsrs	r3, r3, #11
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	4a04      	ldr	r2, [pc, #16]	; (80042f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042e6:	5cd3      	ldrb	r3, [r2, r3]
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000
 80042f8:	08017a48 	.word	0x08017a48

080042fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004304:	2300      	movs	r3, #0
 8004306:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004308:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800430a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800430c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004314:	f7ff f870 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 8004318:	6178      	str	r0, [r7, #20]
 800431a:	e014      	b.n	8004346 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800431c:	4a25      	ldr	r2, [pc, #148]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431e:	4b25      	ldr	r3, [pc, #148]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004326:	6593      	str	r3, [r2, #88]	; 0x58
 8004328:	4b22      	ldr	r3, [pc, #136]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800432c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004334:	f7ff f860 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 8004338:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800433a:	4a1e      	ldr	r2, [pc, #120]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433c:	4b1d      	ldr	r3, [pc, #116]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004340:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004344:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800434c:	d10b      	bne.n	8004366 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b80      	cmp	r3, #128	; 0x80
 8004352:	d919      	bls.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2ba0      	cmp	r3, #160	; 0xa0
 8004358:	d902      	bls.n	8004360 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800435a:	2302      	movs	r3, #2
 800435c:	613b      	str	r3, [r7, #16]
 800435e:	e013      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004360:	2301      	movs	r3, #1
 8004362:	613b      	str	r3, [r7, #16]
 8004364:	e010      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b80      	cmp	r3, #128	; 0x80
 800436a:	d902      	bls.n	8004372 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800436c:	2303      	movs	r3, #3
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	e00a      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b80      	cmp	r3, #128	; 0x80
 8004376:	d102      	bne.n	800437e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004378:	2302      	movs	r3, #2
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	e004      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b70      	cmp	r3, #112	; 0x70
 8004382:	d101      	bne.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004384:	2301      	movs	r3, #1
 8004386:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004388:	490b      	ldr	r1, [pc, #44]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438a:	4b0b      	ldr	r3, [pc, #44]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f023 0207 	bic.w	r2, r3, #7
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004398:	4b07      	ldr	r3, [pc, #28]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0207 	and.w	r2, r3, #7
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d001      	beq.n	80043aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40022000 	.word	0x40022000

080043bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043c4:	2300      	movs	r3, #0
 80043c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c8:	2300      	movs	r3, #0
 80043ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d03f      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043e0:	d01c      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80043e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043e6:	d802      	bhi.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00e      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80043ec:	e01f      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80043ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043f2:	d003      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80043f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043f8:	d01c      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80043fa:	e018      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043fc:	4a85      	ldr	r2, [pc, #532]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043fe:	4b85      	ldr	r3, [pc, #532]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004406:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004408:	e015      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3304      	adds	r3, #4
 800440e:	2100      	movs	r1, #0
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fac7 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004416:	4603      	mov	r3, r0
 8004418:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800441a:	e00c      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3320      	adds	r3, #32
 8004420:	2100      	movs	r1, #0
 8004422:	4618      	mov	r0, r3
 8004424:	f000 fbae 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 8004428:	4603      	mov	r3, r0
 800442a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800442c:	e003      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	74fb      	strb	r3, [r7, #19]
      break;
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004434:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004436:	7cfb      	ldrb	r3, [r7, #19]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10b      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800443c:	4975      	ldr	r1, [pc, #468]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800443e:	4b75      	ldr	r3, [pc, #468]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004452:	e001      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d03f      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004468:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800446c:	d01c      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800446e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004472:	d802      	bhi.n	800447a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00e      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004478:	e01f      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800447a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800447e:	d003      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004480:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004484:	d01c      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004486:	e018      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004488:	4a62      	ldr	r2, [pc, #392]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800448a:	4b62      	ldr	r3, [pc, #392]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004492:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004494:	e015      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	3304      	adds	r3, #4
 800449a:	2100      	movs	r1, #0
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fa81 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80044a2:	4603      	mov	r3, r0
 80044a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044a6:	e00c      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3320      	adds	r3, #32
 80044ac:	2100      	movs	r1, #0
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 fb68 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 80044b4:	4603      	mov	r3, r0
 80044b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044b8:	e003      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	74fb      	strb	r3, [r7, #19]
      break;
 80044be:	e000      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80044c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044c2:	7cfb      	ldrb	r3, [r7, #19]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044c8:	4952      	ldr	r1, [pc, #328]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044ca:	4b52      	ldr	r3, [pc, #328]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80044de:	e001      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a0 	beq.w	8004632 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f2:	2300      	movs	r3, #0
 80044f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044f6:	4b47      	ldr	r3, [pc, #284]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004506:	2300      	movs	r3, #0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450c:	4a41      	ldr	r2, [pc, #260]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800450e:	4b41      	ldr	r3, [pc, #260]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004516:	6593      	str	r3, [r2, #88]	; 0x58
 8004518:	4b3e      	ldr	r3, [pc, #248]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800451a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004524:	2301      	movs	r3, #1
 8004526:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004528:	4a3b      	ldr	r2, [pc, #236]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800452a:	4b3b      	ldr	r3, [pc, #236]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004532:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004534:	f7fd f87c 	bl	8001630 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800453a:	e009      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800453c:	f7fd f878 	bl	8001630 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d902      	bls.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	74fb      	strb	r3, [r7, #19]
        break;
 800454e:	e005      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004550:	4b31      	ldr	r3, [pc, #196]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0ef      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800455c:	7cfb      	ldrb	r3, [r7, #19]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d15c      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004562:	4b2c      	ldr	r3, [pc, #176]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01f      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	429a      	cmp	r2, r3
 800457e:	d019      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004580:	4b24      	ldr	r3, [pc, #144]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800458c:	4a21      	ldr	r2, [pc, #132]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800458e:	4b21      	ldr	r3, [pc, #132]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800459c:	4a1d      	ldr	r2, [pc, #116]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800459e:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045ac:	4a19      	ldr	r2, [pc, #100]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d016      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045be:	f7fd f837 	bl	8001630 <HAL_GetTick>
 80045c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045c4:	e00b      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fd f833 	bl	8001630 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d902      	bls.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	74fb      	strb	r3, [r7, #19]
            break;
 80045dc:	e006      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045de:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0ec      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80045ec:	7cfb      	ldrb	r3, [r7, #19]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10c      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045f2:	4908      	ldr	r1, [pc, #32]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045f4:	4b07      	ldr	r3, [pc, #28]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004604:	4313      	orrs	r3, r2
 8004606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800460a:	e009      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800460c:	7cfb      	ldrb	r3, [r7, #19]
 800460e:	74bb      	strb	r3, [r7, #18]
 8004610:	e006      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004620:	7c7b      	ldrb	r3, [r7, #17]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d105      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004626:	4a9e      	ldr	r2, [pc, #632]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004628:	4b9d      	ldr	r3, [pc, #628]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800462a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004630:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800463e:	4998      	ldr	r1, [pc, #608]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004640:	4b97      	ldr	r3, [pc, #604]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f023 0203 	bic.w	r2, r3, #3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004660:	498f      	ldr	r1, [pc, #572]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004662:	4b8f      	ldr	r3, [pc, #572]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f023 020c 	bic.w	r2, r3, #12
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004682:	4987      	ldr	r1, [pc, #540]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004684:	4b86      	ldr	r3, [pc, #536]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046a4:	497e      	ldr	r1, [pc, #504]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046a6:	4b7e      	ldr	r3, [pc, #504]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0310 	and.w	r3, r3, #16
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046c6:	4976      	ldr	r1, [pc, #472]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046c8:	4b75      	ldr	r3, [pc, #468]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046e8:	496d      	ldr	r1, [pc, #436]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ea:	4b6d      	ldr	r3, [pc, #436]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800470a:	4965      	ldr	r1, [pc, #404]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800470c:	4b64      	ldr	r3, [pc, #400]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004712:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800472c:	495c      	ldr	r1, [pc, #368]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800472e:	4b5c      	ldr	r3, [pc, #368]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004734:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800474e:	4954      	ldr	r1, [pc, #336]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004750:	4b53      	ldr	r3, [pc, #332]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004756:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004770:	494b      	ldr	r1, [pc, #300]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004772:	4b4b      	ldr	r3, [pc, #300]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004778:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004792:	4943      	ldr	r1, [pc, #268]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004794:	4b42      	ldr	r3, [pc, #264]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d028      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047b4:	493a      	ldr	r1, [pc, #232]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047b6:	4b3a      	ldr	r3, [pc, #232]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047d2:	d106      	bne.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047d4:	4a32      	ldr	r2, [pc, #200]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047d6:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047de:	60d3      	str	r3, [r2, #12]
 80047e0:	e011      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047ea:	d10c      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3304      	adds	r3, #4
 80047f0:	2101      	movs	r1, #1
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f8d6 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80047f8:	4603      	mov	r3, r0
 80047fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80047fc:	7cfb      	ldrb	r3, [r7, #19]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004802:	7cfb      	ldrb	r3, [r7, #19]
 8004804:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d028      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004812:	4923      	ldr	r1, [pc, #140]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	4313      	orrs	r3, r2
 8004824:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004830:	d106      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004832:	4a1b      	ldr	r2, [pc, #108]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004834:	4b1a      	ldr	r3, [pc, #104]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800483c:	60d3      	str	r3, [r2, #12]
 800483e:	e011      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004844:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004848:	d10c      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	3304      	adds	r3, #4
 800484e:	2101      	movs	r1, #1
 8004850:	4618      	mov	r0, r3
 8004852:	f000 f8a7 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d02b      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004870:	490b      	ldr	r1, [pc, #44]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004872:	4b0b      	ldr	r3, [pc, #44]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004878:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800488a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800488e:	d109      	bne.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004890:	4a03      	ldr	r2, [pc, #12]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004892:	4b03      	ldr	r3, [pc, #12]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800489a:	60d3      	str	r3, [r2, #12]
 800489c:	e014      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	3304      	adds	r3, #4
 80048b2:	2101      	movs	r1, #1
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 f875 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80048ba:	4603      	mov	r3, r0
 80048bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048be:	7cfb      	ldrb	r3, [r7, #19]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80048c4:	7cfb      	ldrb	r3, [r7, #19]
 80048c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d02f      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048d4:	492b      	ldr	r1, [pc, #172]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d6:	4b2b      	ldr	r3, [pc, #172]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048dc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80048f2:	d10d      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3304      	adds	r3, #4
 80048f8:	2102      	movs	r1, #2
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 f852 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004904:	7cfb      	ldrb	r3, [r7, #19]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d014      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800490a:	7cfb      	ldrb	r3, [r7, #19]
 800490c:	74bb      	strb	r3, [r7, #18]
 800490e:	e011      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004914:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004918:	d10c      	bne.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	3320      	adds	r3, #32
 800491e:	2102      	movs	r1, #2
 8004920:	4618      	mov	r0, r3
 8004922:	f000 f92f 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800492a:	7cfb      	ldrb	r3, [r7, #19]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004940:	4910      	ldr	r1, [pc, #64]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004942:	4b10      	ldr	r3, [pc, #64]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004948:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004950:	4313      	orrs	r3, r2
 8004952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00b      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004962:	4908      	ldr	r1, [pc, #32]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004964:	4b07      	ldr	r3, [pc, #28]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004974:	4313      	orrs	r3, r2
 8004976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800497a:	7cbb      	ldrb	r3, [r7, #18]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800498c:	4a04      	ldr	r2, [pc, #16]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 800498e:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f043 0304 	orr.w	r3, r3, #4
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	bc80      	pop	{r7}
 800499e:	4770      	bx	lr
 80049a0:	40021000 	.word	0x40021000

080049a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049b2:	4b73      	ldr	r3, [pc, #460]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0303 	and.w	r3, r3, #3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d018      	beq.n	80049f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049be:	4b70      	ldr	r3, [pc, #448]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f003 0203 	and.w	r2, r3, #3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d10d      	bne.n	80049ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
       ||
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d009      	beq.n	80049ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049d6:	4b6a      	ldr	r3, [pc, #424]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
       ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d044      	beq.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
 80049ee:	e041      	b.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d00c      	beq.n	8004a12 <RCCEx_PLLSAI1_Config+0x6e>
 80049f8:	2b03      	cmp	r3, #3
 80049fa:	d013      	beq.n	8004a24 <RCCEx_PLLSAI1_Config+0x80>
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d120      	bne.n	8004a42 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a00:	4b5f      	ldr	r3, [pc, #380]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d11d      	bne.n	8004a48 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a10:	e01a      	b.n	8004a48 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a12:	4b5b      	ldr	r3, [pc, #364]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d116      	bne.n	8004a4c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a22:	e013      	b.n	8004a4c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a24:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10f      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a30:	4b53      	ldr	r3, [pc, #332]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a40:	e006      	b.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
      break;
 8004a46:	e004      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a48:	bf00      	nop
 8004a4a:	e002      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a4c:	bf00      	nop
 8004a4e:	e000      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a50:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10d      	bne.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a58:	4849      	ldr	r0, [pc, #292]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a5a:	4b49      	ldr	r3, [pc, #292]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6819      	ldr	r1, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d17d      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004a7a:	4a41      	ldr	r2, [pc, #260]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a7c:	4b40      	ldr	r3, [pc, #256]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a86:	f7fc fdd3 	bl	8001630 <HAL_GetTick>
 8004a8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a8c:	e009      	b.n	8004aa2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a8e:	f7fc fdcf 	bl	8001630 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d902      	bls.n	8004aa2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa0:	e005      	b.n	8004aae <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004aa2:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1ef      	bne.n	8004a8e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004aae:	7bfb      	ldrb	r3, [r7, #15]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d160      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d111      	bne.n	8004ade <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004aba:	4831      	ldr	r0, [pc, #196]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004abc:	4b30      	ldr	r3, [pc, #192]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6892      	ldr	r2, [r2, #8]
 8004acc:	0211      	lsls	r1, r2, #8
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68d2      	ldr	r2, [r2, #12]
 8004ad2:	0912      	lsrs	r2, r2, #4
 8004ad4:	0452      	lsls	r2, r2, #17
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	6103      	str	r3, [r0, #16]
 8004adc:	e027      	b.n	8004b2e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d112      	bne.n	8004b0a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ae4:	4826      	ldr	r0, [pc, #152]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ae6:	4b26      	ldr	r3, [pc, #152]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004aee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6892      	ldr	r2, [r2, #8]
 8004af6:	0211      	lsls	r1, r2, #8
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6912      	ldr	r2, [r2, #16]
 8004afc:	0852      	lsrs	r2, r2, #1
 8004afe:	3a01      	subs	r2, #1
 8004b00:	0552      	lsls	r2, r2, #21
 8004b02:	430a      	orrs	r2, r1
 8004b04:	4313      	orrs	r3, r2
 8004b06:	6103      	str	r3, [r0, #16]
 8004b08:	e011      	b.n	8004b2e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b0a:	481d      	ldr	r0, [pc, #116]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b0c:	4b1c      	ldr	r3, [pc, #112]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6892      	ldr	r2, [r2, #8]
 8004b1c:	0211      	lsls	r1, r2, #8
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6952      	ldr	r2, [r2, #20]
 8004b22:	0852      	lsrs	r2, r2, #1
 8004b24:	3a01      	subs	r2, #1
 8004b26:	0652      	lsls	r2, r2, #25
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b2e:	4a14      	ldr	r2, [pc, #80]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b30:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b38:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3a:	f7fc fd79 	bl	8001630 <HAL_GetTick>
 8004b3e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b40:	e009      	b.n	8004b56 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b42:	f7fc fd75 	bl	8001630 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d902      	bls.n	8004b56 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	73fb      	strb	r3, [r7, #15]
          break;
 8004b54:	e005      	b.n	8004b62 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b56:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ef      	beq.n	8004b42 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b68:	4905      	ldr	r1, [pc, #20]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40021000 	.word	0x40021000

08004b84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b92:	4b68      	ldr	r3, [pc, #416]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d018      	beq.n	8004bd0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004b9e:	4b65      	ldr	r3, [pc, #404]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f003 0203 	and.w	r2, r3, #3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d10d      	bne.n	8004bca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
       ||
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d009      	beq.n	8004bca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bb6:	4b5f      	ldr	r3, [pc, #380]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	091b      	lsrs	r3, r3, #4
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
       ||
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d044      	beq.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	73fb      	strb	r3, [r7, #15]
 8004bce:	e041      	b.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d00c      	beq.n	8004bf2 <RCCEx_PLLSAI2_Config+0x6e>
 8004bd8:	2b03      	cmp	r3, #3
 8004bda:	d013      	beq.n	8004c04 <RCCEx_PLLSAI2_Config+0x80>
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d120      	bne.n	8004c22 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004be0:	4b54      	ldr	r3, [pc, #336]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d11d      	bne.n	8004c28 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf0:	e01a      	b.n	8004c28 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bf2:	4b50      	ldr	r3, [pc, #320]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d116      	bne.n	8004c2c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c02:	e013      	b.n	8004c2c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c04:	4b4b      	ldr	r3, [pc, #300]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10f      	bne.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c10:	4b48      	ldr	r3, [pc, #288]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d109      	bne.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c20:	e006      	b.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]
      break;
 8004c26:	e004      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c28:	bf00      	nop
 8004c2a:	e002      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c2c:	bf00      	nop
 8004c2e:	e000      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c30:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10d      	bne.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c38:	483e      	ldr	r0, [pc, #248]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c3a:	4b3e      	ldr	r3, [pc, #248]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c54:	7bfb      	ldrb	r3, [r7, #15]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d167      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004c5a:	4a36      	ldr	r2, [pc, #216]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c5c:	4b35      	ldr	r3, [pc, #212]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c66:	f7fc fce3 	bl	8001630 <HAL_GetTick>
 8004c6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c6c:	e009      	b.n	8004c82 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c6e:	f7fc fcdf 	bl	8001630 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d902      	bls.n	8004c82 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	73fb      	strb	r3, [r7, #15]
        break;
 8004c80:	e005      	b.n	8004c8e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c82:	4b2c      	ldr	r3, [pc, #176]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1ef      	bne.n	8004c6e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d14a      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d111      	bne.n	8004cbe <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c9a:	4826      	ldr	r0, [pc, #152]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c9c:	4b25      	ldr	r3, [pc, #148]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6892      	ldr	r2, [r2, #8]
 8004cac:	0211      	lsls	r1, r2, #8
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68d2      	ldr	r2, [r2, #12]
 8004cb2:	0912      	lsrs	r2, r2, #4
 8004cb4:	0452      	lsls	r2, r2, #17
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	6143      	str	r3, [r0, #20]
 8004cbc:	e011      	b.n	8004ce2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cbe:	481d      	ldr	r0, [pc, #116]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004cc0:	4b1c      	ldr	r3, [pc, #112]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004cc8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6892      	ldr	r2, [r2, #8]
 8004cd0:	0211      	lsls	r1, r2, #8
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6912      	ldr	r2, [r2, #16]
 8004cd6:	0852      	lsrs	r2, r2, #1
 8004cd8:	3a01      	subs	r2, #1
 8004cda:	0652      	lsls	r2, r2, #25
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ce2:	4a14      	ldr	r2, [pc, #80]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ce4:	4b13      	ldr	r3, [pc, #76]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cee:	f7fc fc9f 	bl	8001630 <HAL_GetTick>
 8004cf2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004cf4:	e009      	b.n	8004d0a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cf6:	f7fc fc9b 	bl	8001630 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d902      	bls.n	8004d0a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	73fb      	strb	r3, [r7, #15]
          break;
 8004d08:	e005      	b.n	8004d16 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d0a:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0ef      	beq.n	8004cf6 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004d16:	7bfb      	ldrb	r3, [r7, #15]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d106      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d1c:	4905      	ldr	r1, [pc, #20]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40021000 	.word	0x40021000

08004d38 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d06c      	beq.n	8004e24 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d106      	bne.n	8004d64 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f009 fd66 	bl	800e830 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2202      	movs	r2, #2
 8004d68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	22ca      	movs	r2, #202	; 0xca
 8004d72:	625a      	str	r2, [r3, #36]	; 0x24
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2253      	movs	r2, #83	; 0x53
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f9a0 	bl	80050c2 <RTC_EnterInitMode>
 8004d82:	4603      	mov	r3, r0
 8004d84:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d14b      	bne.n	8004e24 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d9e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6812      	ldr	r2, [r2, #0]
 8004da8:	6891      	ldr	r1, [r2, #8]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6850      	ldr	r0, [r2, #4]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6912      	ldr	r2, [r2, #16]
 8004db2:	4310      	orrs	r0, r2
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6992      	ldr	r2, [r2, #24]
 8004db8:	4302      	orrs	r2, r0
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	68d2      	ldr	r2, [r2, #12]
 8004dc6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	6911      	ldr	r1, [r2, #16]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6892      	ldr	r2, [r2, #8]
 8004dd6:	0412      	lsls	r2, r2, #16
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f9a3 	bl	8005128 <RTC_ExitInitMode>
 8004de2:	4603      	mov	r3, r0
 8004de4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d11b      	bne.n	8004e24 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6812      	ldr	r2, [r2, #0]
 8004df4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004df6:	f022 0203 	bic.w	r2, r2, #3
 8004dfa:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6812      	ldr	r2, [r2, #0]
 8004e04:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	69d0      	ldr	r0, [r2, #28]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	6952      	ldr	r2, [r2, #20]
 8004e0e:	4302      	orrs	r2, r0
 8004e10:	430a      	orrs	r2, r1
 8004e12:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	22ff      	movs	r2, #255	; 0xff
 8004e1a:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e2e:	b590      	push	{r4, r7, lr}
 8004e30:	b087      	sub	sp, #28
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d101      	bne.n	8004e48 <HAL_RTC_SetTime+0x1a>
 8004e44:	2302      	movs	r3, #2
 8004e46:	e08b      	b.n	8004f60 <HAL_RTC_SetTime+0x132>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	22ca      	movs	r2, #202	; 0xca
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2253      	movs	r2, #83	; 0x53
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 f92a 	bl	80050c2 <RTC_EnterInitMode>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d163      	bne.n	8004f40 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d126      	bne.n	8004ecc <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f984 	bl	80051a4 <RTC_ByteToBcd2>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	785b      	ldrb	r3, [r3, #1]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 f97d 	bl	80051a4 <RTC_ByteToBcd2>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004eae:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	789b      	ldrb	r3, [r3, #2]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 f975 	bl	80051a4 <RTC_ByteToBcd2>
 8004eba:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ebc:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	78db      	ldrb	r3, [r3, #3]
 8004ec4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	e018      	b.n	8004efe <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d102      	bne.n	8004ee0 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	2200      	movs	r2, #0
 8004ede:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	785b      	ldrb	r3, [r3, #1]
 8004eea:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004eec:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ef2:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	78db      	ldrb	r3, [r3, #3]
 8004ef8:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004efa:	4313      	orrs	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004f08:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004f0c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	6892      	ldr	r2, [r2, #8]
 8004f18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f1c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	6891      	ldr	r1, [r2, #8]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	68d0      	ldr	r0, [r2, #12]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	6912      	ldr	r2, [r2, #16]
 8004f30:	4302      	orrs	r2, r0
 8004f32:	430a      	orrs	r2, r1
 8004f34:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 f8f6 	bl	8005128 <RTC_ExitInitMode>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	22ff      	movs	r2, #255	; 0xff
 8004f46:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004f48:	7cfb      	ldrb	r3, [r7, #19]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004f5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	371c      	adds	r7, #28
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd90      	pop	{r4, r7, pc}

08004f68 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d101      	bne.n	8004f82 <HAL_RTC_SetDate+0x1a>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e075      	b.n	800506e <HAL_RTC_SetDate+0x106>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10e      	bne.n	8004fb6 <HAL_RTC_SetDate+0x4e>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	785b      	ldrb	r3, [r3, #1]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	785b      	ldrb	r3, [r3, #1]
 8004fa8:	f023 0310 	bic.w	r3, r3, #16
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	330a      	adds	r3, #10
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d11c      	bne.n	8004ff6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	78db      	ldrb	r3, [r3, #3]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f8ef 	bl	80051a4 <RTC_ByteToBcd2>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	785b      	ldrb	r3, [r3, #1]
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f8e8 	bl	80051a4 <RTC_ByteToBcd2>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fd8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	789b      	ldrb	r3, [r3, #2]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 f8e0 	bl	80051a4 <RTC_ByteToBcd2>
 8004fe4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fe6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	e00e      	b.n	8005014 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	78db      	ldrb	r3, [r3, #3]
 8004ffa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	785b      	ldrb	r3, [r3, #1]
 8005000:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005002:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005008:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005010:	4313      	orrs	r3, r2
 8005012:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	22ca      	movs	r2, #202	; 0xca
 800501a:	625a      	str	r2, [r3, #36]	; 0x24
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2253      	movs	r2, #83	; 0x53
 8005022:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 f84c 	bl	80050c2 <RTC_EnterInitMode>
 800502a:	4603      	mov	r3, r0
 800502c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800502e:	7cfb      	ldrb	r3, [r7, #19]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10c      	bne.n	800504e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800503e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005042:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 f86f 	bl	8005128 <RTC_ExitInitMode>
 800504a:	4603      	mov	r3, r0
 800504c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	22ff      	movs	r2, #255	; 0xff
 8005054:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005056:	7cfb      	ldrb	r3, [r7, #19]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800506c:	7cfb      	ldrb	r3, [r7, #19]
}
 800506e:	4618      	mov	r0, r3
 8005070:	371c      	adds	r7, #28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd90      	pop	{r4, r7, pc}

08005076 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	68d2      	ldr	r2, [r2, #12]
 8005088:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800508c:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800508e:	f7fc facf 	bl	8001630 <HAL_GetTick>
 8005092:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005094:	e009      	b.n	80050aa <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005096:	f7fc facb 	bl	8001630 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050a4:	d901      	bls.n	80050aa <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e007      	b.n	80050ba <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ee      	beq.n	8005096 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b084      	sub	sp, #16
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d120      	bne.n	800511e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80050e6:	f7fc faa3 	bl	8001630 <HAL_GetTick>
 80050ea:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80050ec:	e00d      	b.n	800510a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80050ee:	f7fc fa9f 	bl	8001630 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050fc:	d905      	bls.n	800510a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2203      	movs	r2, #3
 8005106:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <RTC_EnterInitMode+0x5c>
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2b03      	cmp	r3, #3
 800511c:	d1e7      	bne.n	80050ee <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800511e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005120:	4618      	mov	r0, r3
 8005122:	3710      	adds	r7, #16
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005134:	4a1a      	ldr	r2, [pc, #104]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005136:	4b1a      	ldr	r3, [pc, #104]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800513e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005140:	4b17      	ldr	r3, [pc, #92]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 0320 	and.w	r3, r3, #32
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10c      	bne.n	8005166 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7ff ff92 	bl	8005076 <HAL_RTC_WaitForSynchro>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d01e      	beq.n	8005196 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2203      	movs	r2, #3
 800515c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	73fb      	strb	r3, [r7, #15]
 8005164:	e017      	b.n	8005196 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005166:	4a0e      	ldr	r2, [pc, #56]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005168:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f023 0320 	bic.w	r3, r3, #32
 8005170:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7ff ff7f 	bl	8005076 <HAL_RTC_WaitForSynchro>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d005      	beq.n	800518a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2203      	movs	r2, #3
 8005182:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800518a:	4a05      	ldr	r2, [pc, #20]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800518c:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f043 0320 	orr.w	r3, r3, #32
 8005194:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005196:	7bfb      	ldrb	r3, [r7, #15]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40002800 	.word	0x40002800

080051a4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051ae:	2300      	movs	r3, #0
 80051b0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80051b2:	79fb      	ldrb	r3, [r7, #7]
 80051b4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80051b6:	e005      	b.n	80051c4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3301      	adds	r3, #1
 80051bc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80051be:	7afb      	ldrb	r3, [r7, #11]
 80051c0:	3b0a      	subs	r3, #10
 80051c2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80051c4:	7afb      	ldrb	r3, [r7, #11]
 80051c6:	2b09      	cmp	r3, #9
 80051c8:	d8f6      	bhi.n	80051b8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	b2da      	uxtb	r2, r3
 80051d2:	7afb      	ldrb	r3, [r7, #11]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	b2db      	uxtb	r3, r3
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e07f      	b.n	80052fe <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2202      	movs	r2, #2
 800520a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	22ca      	movs	r2, #202	; 0xca
 8005214:	625a      	str	r2, [r3, #36]	; 0x24
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2253      	movs	r2, #83	; 0x53
 800521c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	6812      	ldr	r2, [r2, #0]
 8005226:	6892      	ldr	r2, [r2, #8]
 8005228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800522c:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	68d2      	ldr	r2, [r2, #12]
 8005238:	b2d2      	uxtb	r2, r2
 800523a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800523e:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d120      	bne.n	8005290 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 800524e:	f7fc f9ef 	bl	8001630 <HAL_GetTick>
 8005252:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005254:	e015      	b.n	8005282 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005256:	f7fc f9eb 	bl	8001630 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005264:	d90d      	bls.n	8005282 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	22ff      	movs	r2, #255	; 0xff
 800526c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2203      	movs	r2, #3
 8005272:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e03d      	b.n	80052fe <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0e2      	beq.n	8005256 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	6812      	ldr	r2, [r2, #0]
 80052a0:	6892      	ldr	r2, [r2, #8]
 80052a2:	f022 0107 	bic.w	r1, r2, #7
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80052ac:	4a16      	ldr	r2, [pc, #88]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052ae:	4b16      	ldr	r3, [pc, #88]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052b6:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80052b8:	4a13      	ldr	r2, [pc, #76]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052ba:	4b13      	ldr	r3, [pc, #76]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052c2:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	6812      	ldr	r2, [r2, #0]
 80052cc:	6892      	ldr	r2, [r2, #8]
 80052ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052d2:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	6892      	ldr	r2, [r2, #8]
 80052de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052e2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	22ff      	movs	r2, #255	; 0xff
 80052ea:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40010400 	.word	0x40010400

0800530c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005314:	4b0f      	ldr	r3, [pc, #60]	; (8005354 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8005316:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800531a:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00b      	beq.n	8005342 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	68d2      	ldr	r2, [r2, #12]
 8005334:	b2d2      	uxtb	r2, r2
 8005336:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800533a:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f80b 	bl	8005358 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40010400 	.word	0x40010400

08005358 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	bc80      	pop	{r7}
 8005368:	4770      	bx	lr

0800536a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b084      	sub	sp, #16
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e07a      	b.n	8005472 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d106      	bne.n	800539c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f009 fcc8 	bl	800ed2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6812      	ldr	r2, [r2, #0]
 80053ac:	6812      	ldr	r2, [r2, #0]
 80053ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053bc:	d902      	bls.n	80053c4 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053be:	2300      	movs	r3, #0
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	e002      	b.n	80053ca <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053d2:	d007      	beq.n	80053e4 <HAL_SPI_Init+0x7a>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053dc:	d002      	beq.n	80053e4 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10b      	bne.n	8005404 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053f4:	d903      	bls.n	80053fe <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
 80053fc:	e002      	b.n	8005404 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6851      	ldr	r1, [r2, #4]
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6892      	ldr	r2, [r2, #8]
 8005410:	4311      	orrs	r1, r2
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	6912      	ldr	r2, [r2, #16]
 8005416:	4311      	orrs	r1, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6952      	ldr	r2, [r2, #20]
 800541c:	4311      	orrs	r1, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6992      	ldr	r2, [r2, #24]
 8005422:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005426:	4311      	orrs	r1, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	69d2      	ldr	r2, [r2, #28]
 800542c:	4311      	orrs	r1, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6a12      	ldr	r2, [r2, #32]
 8005432:	4311      	orrs	r1, r2
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005438:	430a      	orrs	r2, r1
 800543a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6992      	ldr	r2, [r2, #24]
 8005444:	0c12      	lsrs	r2, r2, #16
 8005446:	f002 0104 	and.w	r1, r2, #4
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800544e:	4311      	orrs	r1, r2
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005454:	4311      	orrs	r1, r2
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	68d2      	ldr	r2, [r2, #12]
 800545a:	4311      	orrs	r1, r2
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	430a      	orrs	r2, r1
 8005460:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b088      	sub	sp, #32
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
 8005482:	60b9      	str	r1, [r7, #8]
 8005484:	603b      	str	r3, [r7, #0]
 8005486:	4613      	mov	r3, r2
 8005488:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_SPI_Transmit+0x22>
 8005498:	2302      	movs	r3, #2
 800549a:	e14e      	b.n	800573a <HAL_SPI_Transmit+0x2c0>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054a4:	f7fc f8c4 	bl	8001630 <HAL_GetTick>
 80054a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d002      	beq.n	80054c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
 80054bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054be:	e133      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_SPI_Transmit+0x52>
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d102      	bne.n	80054d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054d0:	e12a      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2203      	movs	r2, #3
 80054d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	88fa      	ldrh	r2, [r7, #6]
 80054ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	88fa      	ldrh	r2, [r7, #6]
 80054f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800551c:	d107      	bne.n	800552e <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	6812      	ldr	r2, [r2, #0]
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800552c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005538:	2b40      	cmp	r3, #64	; 0x40
 800553a:	d007      	beq.n	800554c <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	6812      	ldr	r2, [r2, #0]
 8005544:	6812      	ldr	r2, [r2, #0]
 8005546:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800554a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005554:	d94b      	bls.n	80055ee <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_SPI_Transmit+0xea>
 800555e:	8afb      	ldrh	r3, [r7, #22]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d13e      	bne.n	80055e2 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800556c:	8812      	ldrh	r2, [r2, #0]
 800556e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005574:	1c9a      	adds	r2, r3, #2
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b01      	subs	r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005588:	e02b      	b.n	80055e2 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d112      	bne.n	80055be <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80055a0:	8812      	ldrh	r2, [r2, #0]
 80055a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	1c9a      	adds	r2, r3, #2
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	3b01      	subs	r3, #1
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055bc:	e011      	b.n	80055e2 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055be:	f7fc f837 	bl	8001630 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	1ad2      	subs	r2, r2, r3
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d303      	bcc.n	80055d6 <HAL_SPI_Transmit+0x15c>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d4:	d102      	bne.n	80055dc <HAL_SPI_Transmit+0x162>
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055e0:	e0a2      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1ce      	bne.n	800558a <HAL_SPI_Transmit+0x110>
 80055ec:	e07c      	b.n	80056e8 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <HAL_SPI_Transmit+0x182>
 80055f6:	8afb      	ldrh	r3, [r7, #22]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d170      	bne.n	80056de <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d912      	bls.n	800562c <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800560e:	8812      	ldrh	r2, [r2, #0]
 8005610:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	1c9a      	adds	r2, r3, #2
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b02      	subs	r3, #2
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	87da      	strh	r2, [r3, #62]	; 0x3e
 800562a:	e058      	b.n	80056de <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	330c      	adds	r3, #12
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005636:	7812      	ldrb	r2, [r2, #0]
 8005638:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005652:	e044      	b.n	80056de <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b02      	cmp	r3, #2
 8005660:	d12b      	bne.n	80056ba <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	d912      	bls.n	8005692 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005674:	8812      	ldrh	r2, [r2, #0]
 8005676:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567c:	1c9a      	adds	r2, r3, #2
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b02      	subs	r3, #2
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005690:	e025      	b.n	80056de <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	330c      	adds	r3, #12
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800569c:	7812      	ldrb	r2, [r2, #0]
 800569e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056b8:	e011      	b.n	80056de <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ba:	f7fb ffb9 	bl	8001630 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	1ad2      	subs	r2, r2, r3
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d303      	bcc.n	80056d2 <HAL_SPI_Transmit+0x258>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d0:	d102      	bne.n	80056d8 <HAL_SPI_Transmit+0x25e>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d102      	bne.n	80056de <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056dc:	e024      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1b5      	bne.n	8005654 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	6839      	ldr	r1, [r7, #0]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 fc8c 	bl	800600a <SPI_EndRxTxTransaction>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10a      	bne.n	800571c <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	613b      	str	r3, [r7, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	613b      	str	r3, [r7, #16]
 800571a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005738:	7ffb      	ldrb	r3, [r7, #31]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3720      	adds	r7, #32
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b088      	sub	sp, #32
 8005746:	af02      	add	r7, sp, #8
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800575e:	d112      	bne.n	8005786 <HAL_SPI_Receive+0x44>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10e      	bne.n	8005786 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2204      	movs	r2, #4
 800576c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005770:	88fa      	ldrh	r2, [r7, #6]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	4613      	mov	r3, r2
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f905 	bl	800598c <HAL_SPI_TransmitReceive>
 8005782:	4603      	mov	r3, r0
 8005784:	e0fe      	b.n	8005984 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_SPI_Receive+0x52>
 8005790:	2302      	movs	r3, #2
 8005792:	e0f7      	b.n	8005984 <HAL_SPI_Receive+0x242>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800579c:	f7fb ff48 	bl	8001630 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d002      	beq.n	80057b4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80057ae:	2302      	movs	r3, #2
 80057b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057b2:	e0de      	b.n	8005972 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d002      	beq.n	80057c0 <HAL_SPI_Receive+0x7e>
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057c4:	e0d5      	b.n	8005972 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2204      	movs	r2, #4
 80057ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	88fa      	ldrh	r2, [r7, #6]
 80057de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	88fa      	ldrh	r2, [r7, #6]
 80057e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005810:	d908      	bls.n	8005824 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	6852      	ldr	r2, [r2, #4]
 800581c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005820:	605a      	str	r2, [r3, #4]
 8005822:	e007      	b.n	8005834 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	6852      	ldr	r2, [r2, #4]
 800582e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005832:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800583c:	d107      	bne.n	800584e <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	6812      	ldr	r2, [r2, #0]
 8005846:	6812      	ldr	r2, [r2, #0]
 8005848:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800584c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005858:	2b40      	cmp	r3, #64	; 0x40
 800585a:	d007      	beq.n	800586c <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	6812      	ldr	r2, [r2, #0]
 8005866:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800586a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005874:	d866      	bhi.n	8005944 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005876:	e02f      	b.n	80058d8 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b01      	cmp	r3, #1
 8005884:	d116      	bne.n	80058b4 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	320c      	adds	r2, #12
 8005890:	7812      	ldrb	r2, [r2, #0]
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058b2:	e011      	b.n	80058d8 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058b4:	f7fb febc 	bl	8001630 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad2      	subs	r2, r2, r3
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d303      	bcc.n	80058cc <HAL_SPI_Receive+0x18a>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d102      	bne.n	80058d2 <HAL_SPI_Receive+0x190>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d102      	bne.n	80058d8 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058d6:	e04c      	b.n	8005972 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1c9      	bne.n	8005878 <HAL_SPI_Receive+0x136>
 80058e4:	e034      	b.n	8005950 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d115      	bne.n	8005920 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	6812      	ldr	r2, [r2, #0]
 80058fc:	68d2      	ldr	r2, [r2, #12]
 80058fe:	b292      	uxth	r2, r2
 8005900:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	1c9a      	adds	r2, r3, #2
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005912:	b29b      	uxth	r3, r3
 8005914:	3b01      	subs	r3, #1
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800591e:	e011      	b.n	8005944 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005920:	f7fb fe86 	bl	8001630 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad2      	subs	r2, r2, r3
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d303      	bcc.n	8005938 <HAL_SPI_Receive+0x1f6>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005936:	d102      	bne.n	800593e <HAL_SPI_Receive+0x1fc>
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005942:	e016      	b.n	8005972 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1ca      	bne.n	80058e6 <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	6839      	ldr	r1, [r7, #0]
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 fb00 	bl	8005f5a <SPI_EndRxTransaction>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005982:	7dfb      	ldrb	r3, [r7, #23]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08a      	sub	sp, #40	; 0x28
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
 8005998:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800599a:	2301      	movs	r3, #1
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_SPI_TransmitReceive+0x26>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e1f8      	b.n	8005da4 <HAL_SPI_TransmitReceive+0x418>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059ba:	f7fb fe39 	bl	8001630 <HAL_GetTick>
 80059be:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059c6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80059ce:	887b      	ldrh	r3, [r7, #2]
 80059d0:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80059d2:	887b      	ldrh	r3, [r7, #2]
 80059d4:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059d6:	7efb      	ldrb	r3, [r7, #27]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d00e      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x6e>
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059e2:	d106      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d102      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x66>
 80059ec:	7efb      	ldrb	r3, [r7, #27]
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d003      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80059f2:	2302      	movs	r3, #2
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80059f8:	e1ca      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_SPI_TransmitReceive+0x80>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <HAL_SPI_TransmitReceive+0x80>
 8005a06:	887b      	ldrh	r3, [r7, #2]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d103      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005a12:	e1bd      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d003      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2205      	movs	r2, #5
 8005a24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	887a      	ldrh	r2, [r7, #2]
 8005a40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	887a      	ldrh	r2, [r7, #2]
 8005a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	887a      	ldrh	r2, [r7, #2]
 8005a54:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a6a:	d802      	bhi.n	8005a72 <HAL_SPI_TransmitReceive+0xe6>
 8005a6c:	8a3b      	ldrh	r3, [r7, #16]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d908      	bls.n	8005a84 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	6812      	ldr	r2, [r2, #0]
 8005a7a:	6852      	ldr	r2, [r2, #4]
 8005a7c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a80:	605a      	str	r2, [r3, #4]
 8005a82:	e007      	b.n	8005a94 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	6812      	ldr	r2, [r2, #0]
 8005a8c:	6852      	ldr	r2, [r2, #4]
 8005a8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b40      	cmp	r3, #64	; 0x40
 8005aa0:	d007      	beq.n	8005ab2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	6812      	ldr	r2, [r2, #0]
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005aba:	d97c      	bls.n	8005bb6 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x13e>
 8005ac4:	8a7b      	ldrh	r3, [r7, #18]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d169      	bne.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ad2:	8812      	ldrh	r2, [r2, #0]
 8005ad4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	1c9a      	adds	r2, r3, #2
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aee:	e056      	b.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d11b      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d016      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
 8005b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d113      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b16:	8812      	ldrh	r2, [r2, #0]
 8005b18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d11c      	bne.n	8005b7e <HAL_SPI_TransmitReceive+0x1f2>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d016      	beq.n	8005b7e <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	68d2      	ldr	r2, [r2, #12]
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	1c9a      	adds	r2, r3, #2
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	3b01      	subs	r3, #1
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b7e:	f7fb fd57 	bl	8001630 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	1ad2      	subs	r2, r2, r3
 8005b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d307      	bcc.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d003      	beq.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005b9c:	e0f8      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1a3      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x164>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d19d      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x164>
 8005bb4:	e0de      	b.n	8005d74 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_SPI_TransmitReceive+0x23a>
 8005bbe:	8a7b      	ldrh	r3, [r7, #18]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	f040 80ca 	bne.w	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d912      	bls.n	8005bf6 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bd8:	8812      	ldrh	r2, [r2, #0]
 8005bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b02      	subs	r3, #2
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bf4:	e0b1      	b.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c00:	7812      	ldrb	r2, [r2, #0]
 8005c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1c:	e09d      	b.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d134      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d02f      	beq.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d12c      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d912      	bls.n	8005c6c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c4e:	8812      	ldrh	r2, [r2, #0]
 8005c50:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	1c9a      	adds	r2, r3, #2
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	3b02      	subs	r3, #2
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c6a:	e012      	b.n	8005c92 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	330c      	adds	r3, #12
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c76:	7812      	ldrb	r2, [r2, #0]
 8005c78:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d147      	bne.n	8005d34 <HAL_SPI_TransmitReceive+0x3a8>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d041      	beq.n	8005d34 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d923      	bls.n	8005d04 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	68d2      	ldr	r2, [r2, #12]
 8005cc6:	b292      	uxth	r2, r2
 8005cc8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	1c9a      	adds	r2, r3, #2
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b02      	subs	r3, #2
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d81e      	bhi.n	8005d30 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	6812      	ldr	r2, [r2, #0]
 8005cfa:	6852      	ldr	r2, [r2, #4]
 8005cfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d00:	605a      	str	r2, [r3, #4]
 8005d02:	e015      	b.n	8005d30 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	320c      	adds	r2, #12
 8005d0e:	7812      	ldrb	r2, [r2, #0]
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	3b01      	subs	r3, #1
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d30:	2301      	movs	r3, #1
 8005d32:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d34:	f7fb fc7c 	bl	8001630 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	1ad2      	subs	r2, r2, r3
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d303      	bcc.n	8005d4c <HAL_SPI_TransmitReceive+0x3c0>
 8005d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4a:	d102      	bne.n	8005d52 <HAL_SPI_TransmitReceive+0x3c6>
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d103      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005d58:	e01a      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f47f af5c 	bne.w	8005c1e <HAL_SPI_TransmitReceive+0x292>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f47f af55 	bne.w	8005c1e <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 f946 	bl	800600a <SPI_EndRxTxTransaction>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005da0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3728      	adds	r7, #40	; 0x28
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	603b      	str	r3, [r7, #0]
 8005db8:	4613      	mov	r3, r2
 8005dba:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dbc:	e04c      	b.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc4:	d048      	beq.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005dc6:	f7fb fc33 	bl	8001630 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	1ad2      	subs	r2, r2, r3
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d202      	bcs.n	8005ddc <SPI_WaitFlagStateUntilTimeout+0x30>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d13d      	bne.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	6852      	ldr	r2, [r2, #4]
 8005de6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005dea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005df4:	d111      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dfe:	d004      	beq.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e08:	d107      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	6812      	ldr	r2, [r2, #0]
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e22:	d10f      	bne.n	8005e44 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	6812      	ldr	r2, [r2, #0]
 8005e2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	6812      	ldr	r2, [r2, #0]
 8005e3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e00f      	b.n	8005e78 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689a      	ldr	r2, [r3, #8]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	401a      	ands	r2, r3
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	bf0c      	ite	eq
 8005e68:	2301      	moveq	r3, #1
 8005e6a:	2300      	movne	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	461a      	mov	r2, r3
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d1a3      	bne.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e8e:	e057      	b.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e96:	d106      	bne.n	8005ea6 <SPI_WaitFifoStateUntilTimeout+0x26>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d103      	bne.n	8005ea6 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eac:	d048      	beq.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005eae:	f7fb fbbf 	bl	8001630 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d202      	bcs.n	8005ec4 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d13d      	bne.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	6852      	ldr	r2, [r2, #4]
 8005ece:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ed2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005edc:	d111      	bne.n	8005f02 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee6:	d004      	beq.n	8005ef2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef0:	d107      	bne.n	8005f02 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f0a:	d10f      	bne.n	8005f2c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	6812      	ldr	r2, [r2, #0]
 8005f14:	6812      	ldr	r2, [r2, #0]
 8005f16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e008      	b.n	8005f52 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	401a      	ands	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d19f      	bne.n	8005e90 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b086      	sub	sp, #24
 8005f5e:	af02      	add	r7, sp, #8
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f6e:	d111      	bne.n	8005f94 <SPI_EndRxTransaction+0x3a>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f78:	d004      	beq.n	8005f84 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f82:	d107      	bne.n	8005f94 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	6812      	ldr	r2, [r2, #0]
 8005f8c:	6812      	ldr	r2, [r2, #0]
 8005f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f92:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	9300      	str	r3, [sp, #0]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2180      	movs	r1, #128	; 0x80
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f7ff ff04 	bl	8005dac <SPI_WaitFlagStateUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fae:	f043 0220 	orr.w	r2, r3, #32
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e023      	b.n	8006002 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fc2:	d11d      	bne.n	8006000 <SPI_EndRxTransaction+0xa6>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fcc:	d004      	beq.n	8005fd8 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd6:	d113      	bne.n	8006000 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	9300      	str	r3, [sp, #0]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f7ff ff4b 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d007      	beq.n	8006000 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ff4:	f043 0220 	orr.w	r2, r3, #32
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e000      	b.n	8006002 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b086      	sub	sp, #24
 800600e:	af02      	add	r7, sp, #8
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2200      	movs	r2, #0
 800601e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f7ff ff2c 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006032:	f043 0220 	orr.w	r2, r3, #32
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e027      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2200      	movs	r2, #0
 8006046:	2180      	movs	r1, #128	; 0x80
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff feaf 	bl	8005dac <SPI_WaitFlagStateUntilTimeout>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e014      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2200      	movs	r2, #0
 800606c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f7ff ff05 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006080:	f043 0220 	orr.w	r2, r3, #32
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e000      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b082      	sub	sp, #8
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e01d      	b.n	80060e4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d106      	bne.n	80060c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f008 fda1 	bl	800ec04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2202      	movs	r2, #2
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3304      	adds	r3, #4
 80060d2:	4619      	mov	r1, r3
 80060d4:	4610      	mov	r0, r2
 80060d6:	f000 fe3f 	bl	8006d58 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2202      	movs	r2, #2
 80060f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6a1a      	ldr	r2, [r3, #32]
 8006102:	f241 1311 	movw	r3, #4369	; 0x1111
 8006106:	4013      	ands	r3, r2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10f      	bne.n	800612c <HAL_TIM_Base_DeInit+0x40>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6a1a      	ldr	r2, [r3, #32]
 8006112:	f240 4344 	movw	r3, #1092	; 0x444
 8006116:	4013      	ands	r3, r2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d107      	bne.n	800612c <HAL_TIM_Base_DeInit+0x40>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	6812      	ldr	r2, [r2, #0]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	f022 0201 	bic.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f008 fdcd 	bl	800eccc <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6a1a      	ldr	r2, [r3, #32]
 8006162:	f241 1311 	movw	r3, #4369	; 0x1111
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10f      	bne.n	800618c <HAL_TIM_Base_Stop+0x40>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	f240 4344 	movw	r3, #1092	; 0x444
 8006176:	4013      	ands	r3, r2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d107      	bne.n	800618c <HAL_TIM_Base_Stop+0x40>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr

080061a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	6812      	ldr	r2, [r2, #0]
 80061b0:	68d2      	ldr	r2, [r2, #12]
 80061b2:	f042 0201 	orr.w	r2, r2, #1
 80061b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <HAL_TIM_Base_Start_IT+0x50>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b06      	cmp	r3, #6
 80061c8:	d00b      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x42>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d0:	d007      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	6812      	ldr	r2, [r2, #0]
 80061da:	6812      	ldr	r2, [r2, #0]
 80061dc:	f042 0201 	orr.w	r2, r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bc80      	pop	{r7}
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	00010007 	.word	0x00010007

080061f4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	68d2      	ldr	r2, [r2, #12]
 8006206:	f022 0201 	bic.w	r2, r2, #1
 800620a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	6a1a      	ldr	r2, [r3, #32]
 8006212:	f241 1311 	movw	r3, #4369	; 0x1111
 8006216:	4013      	ands	r3, r2
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10f      	bne.n	800623c <HAL_TIM_Base_Stop_IT+0x48>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6a1a      	ldr	r2, [r3, #32]
 8006222:	f240 4344 	movw	r3, #1092	; 0x444
 8006226:	4013      	ands	r3, r2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d107      	bne.n	800623c <HAL_TIM_Base_Stop_IT+0x48>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	f022 0201 	bic.w	r2, r2, #1
 800623a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	bc80      	pop	{r7}
 8006246:	4770      	bx	lr

08006248 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e01d      	b.n	8006296 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f815 	bl	800629e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	3304      	adds	r3, #4
 8006284:	4619      	mov	r1, r3
 8006286:	4610      	mov	r0, r2
 8006288:	f000 fd66 	bl	8006d58 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bc80      	pop	{r7}
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b0c      	cmp	r3, #12
 80062be:	d841      	bhi.n	8006344 <HAL_TIM_OC_Start_IT+0x94>
 80062c0:	a201      	add	r2, pc, #4	; (adr r2, 80062c8 <HAL_TIM_OC_Start_IT+0x18>)
 80062c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c6:	bf00      	nop
 80062c8:	080062fd 	.word	0x080062fd
 80062cc:	08006345 	.word	0x08006345
 80062d0:	08006345 	.word	0x08006345
 80062d4:	08006345 	.word	0x08006345
 80062d8:	0800630f 	.word	0x0800630f
 80062dc:	08006345 	.word	0x08006345
 80062e0:	08006345 	.word	0x08006345
 80062e4:	08006345 	.word	0x08006345
 80062e8:	08006321 	.word	0x08006321
 80062ec:	08006345 	.word	0x08006345
 80062f0:	08006345 	.word	0x08006345
 80062f4:	08006345 	.word	0x08006345
 80062f8:	08006333 	.word	0x08006333
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	f042 0202 	orr.w	r2, r2, #2
 800630a:	60da      	str	r2, [r3, #12]
      break;
 800630c:	e01b      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	68d2      	ldr	r2, [r2, #12]
 8006318:	f042 0204 	orr.w	r2, r2, #4
 800631c:	60da      	str	r2, [r3, #12]
      break;
 800631e:	e012      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6812      	ldr	r2, [r2, #0]
 8006328:	68d2      	ldr	r2, [r2, #12]
 800632a:	f042 0208 	orr.w	r2, r2, #8
 800632e:	60da      	str	r2, [r3, #12]
      break;
 8006330:	e009      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	68d2      	ldr	r2, [r2, #12]
 800633c:	f042 0210 	orr.w	r2, r2, #16
 8006340:	60da      	str	r2, [r3, #12]
      break;
 8006342:	e000      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8006344:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2201      	movs	r2, #1
 800634c:	6839      	ldr	r1, [r7, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f001 faa7 	bl	80078a2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1e      	ldr	r2, [pc, #120]	; (80063d4 <HAL_TIM_OC_Start_IT+0x124>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d013      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1d      	ldr	r2, [pc, #116]	; (80063d8 <HAL_TIM_OC_Start_IT+0x128>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00e      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a1b      	ldr	r2, [pc, #108]	; (80063dc <HAL_TIM_OC_Start_IT+0x12c>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d009      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a1a      	ldr	r2, [pc, #104]	; (80063e0 <HAL_TIM_OC_Start_IT+0x130>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d004      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a18      	ldr	r2, [pc, #96]	; (80063e4 <HAL_TIM_OC_Start_IT+0x134>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d101      	bne.n	800638a <HAL_TIM_OC_Start_IT+0xda>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <HAL_TIM_OC_Start_IT+0xdc>
 800638a:	2300      	movs	r3, #0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d007      	beq.n	80063a0 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6812      	ldr	r2, [r2, #0]
 8006398:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800639a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800639e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <HAL_TIM_OC_Start_IT+0x138>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2b06      	cmp	r3, #6
 80063b0:	d00b      	beq.n	80063ca <HAL_TIM_OC_Start_IT+0x11a>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063b8:	d007      	beq.n	80063ca <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	6812      	ldr	r2, [r2, #0]
 80063c2:	6812      	ldr	r2, [r2, #0]
 80063c4:	f042 0201 	orr.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	40012c00 	.word	0x40012c00
 80063d8:	40013400 	.word	0x40013400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40014400 	.word	0x40014400
 80063e4:	40014800 	.word	0x40014800
 80063e8:	00010007 	.word	0x00010007

080063ec <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b0c      	cmp	r3, #12
 80063fa:	d841      	bhi.n	8006480 <HAL_TIM_OC_Stop_IT+0x94>
 80063fc:	a201      	add	r2, pc, #4	; (adr r2, 8006404 <HAL_TIM_OC_Stop_IT+0x18>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006439 	.word	0x08006439
 8006408:	08006481 	.word	0x08006481
 800640c:	08006481 	.word	0x08006481
 8006410:	08006481 	.word	0x08006481
 8006414:	0800644b 	.word	0x0800644b
 8006418:	08006481 	.word	0x08006481
 800641c:	08006481 	.word	0x08006481
 8006420:	08006481 	.word	0x08006481
 8006424:	0800645d 	.word	0x0800645d
 8006428:	08006481 	.word	0x08006481
 800642c:	08006481 	.word	0x08006481
 8006430:	08006481 	.word	0x08006481
 8006434:	0800646f 	.word	0x0800646f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6812      	ldr	r2, [r2, #0]
 8006440:	68d2      	ldr	r2, [r2, #12]
 8006442:	f022 0202 	bic.w	r2, r2, #2
 8006446:	60da      	str	r2, [r3, #12]
      break;
 8006448:	e01b      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	6812      	ldr	r2, [r2, #0]
 8006452:	68d2      	ldr	r2, [r2, #12]
 8006454:	f022 0204 	bic.w	r2, r2, #4
 8006458:	60da      	str	r2, [r3, #12]
      break;
 800645a:	e012      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6812      	ldr	r2, [r2, #0]
 8006464:	68d2      	ldr	r2, [r2, #12]
 8006466:	f022 0208 	bic.w	r2, r2, #8
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e009      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	68d2      	ldr	r2, [r2, #12]
 8006478:	f022 0210 	bic.w	r2, r2, #16
 800647c:	60da      	str	r2, [r3, #12]
      break;
 800647e:	e000      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8006480:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2200      	movs	r2, #0
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	4618      	mov	r0, r3
 800648c:	f001 fa09 	bl	80078a2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a28      	ldr	r2, [pc, #160]	; (8006538 <HAL_TIM_OC_Stop_IT+0x14c>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a27      	ldr	r2, [pc, #156]	; (800653c <HAL_TIM_OC_Stop_IT+0x150>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a25      	ldr	r2, [pc, #148]	; (8006540 <HAL_TIM_OC_Stop_IT+0x154>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a24      	ldr	r2, [pc, #144]	; (8006544 <HAL_TIM_OC_Stop_IT+0x158>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a22      	ldr	r2, [pc, #136]	; (8006548 <HAL_TIM_OC_Stop_IT+0x15c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d101      	bne.n	80064c6 <HAL_TIM_OC_Stop_IT+0xda>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e000      	b.n	80064c8 <HAL_TIM_OC_Stop_IT+0xdc>
 80064c6:	2300      	movs	r3, #0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d017      	beq.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6a1a      	ldr	r2, [r3, #32]
 80064d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80064d6:	4013      	ands	r3, r2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d10f      	bne.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	6a1a      	ldr	r2, [r3, #32]
 80064e2:	f240 4344 	movw	r3, #1092	; 0x444
 80064e6:	4013      	ands	r3, r2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d107      	bne.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6a1a      	ldr	r2, [r3, #32]
 8006502:	f241 1311 	movw	r3, #4369	; 0x1111
 8006506:	4013      	ands	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10f      	bne.n	800652c <HAL_TIM_OC_Stop_IT+0x140>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6a1a      	ldr	r2, [r3, #32]
 8006512:	f240 4344 	movw	r3, #1092	; 0x444
 8006516:	4013      	ands	r3, r2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d107      	bne.n	800652c <HAL_TIM_OC_Stop_IT+0x140>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	6812      	ldr	r2, [r2, #0]
 8006526:	f022 0201 	bic.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40012c00 	.word	0x40012c00
 800653c:	40013400 	.word	0x40013400
 8006540:	40014000 	.word	0x40014000
 8006544:	40014400 	.word	0x40014400
 8006548:	40014800 	.word	0x40014800

0800654c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e01d      	b.n	800659a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f815 	bl	80065a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3304      	adds	r3, #4
 8006588:	4619      	mov	r1, r3
 800658a:	4610      	mov	r0, r2
 800658c:	f000 fbe4 	bl	8006d58 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bc80      	pop	{r7}
 80065b2:	4770      	bx	lr

080065b4 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b0c      	cmp	r3, #12
 80065c2:	d841      	bhi.n	8006648 <HAL_TIM_IC_Stop_IT+0x94>
 80065c4:	a201      	add	r2, pc, #4	; (adr r2, 80065cc <HAL_TIM_IC_Stop_IT+0x18>)
 80065c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ca:	bf00      	nop
 80065cc:	08006601 	.word	0x08006601
 80065d0:	08006649 	.word	0x08006649
 80065d4:	08006649 	.word	0x08006649
 80065d8:	08006649 	.word	0x08006649
 80065dc:	08006613 	.word	0x08006613
 80065e0:	08006649 	.word	0x08006649
 80065e4:	08006649 	.word	0x08006649
 80065e8:	08006649 	.word	0x08006649
 80065ec:	08006625 	.word	0x08006625
 80065f0:	08006649 	.word	0x08006649
 80065f4:	08006649 	.word	0x08006649
 80065f8:	08006649 	.word	0x08006649
 80065fc:	08006637 	.word	0x08006637
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	68d2      	ldr	r2, [r2, #12]
 800660a:	f022 0202 	bic.w	r2, r2, #2
 800660e:	60da      	str	r2, [r3, #12]
      break;
 8006610:	e01b      	b.n	800664a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6812      	ldr	r2, [r2, #0]
 800661a:	68d2      	ldr	r2, [r2, #12]
 800661c:	f022 0204 	bic.w	r2, r2, #4
 8006620:	60da      	str	r2, [r3, #12]
      break;
 8006622:	e012      	b.n	800664a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6812      	ldr	r2, [r2, #0]
 800662c:	68d2      	ldr	r2, [r2, #12]
 800662e:	f022 0208 	bic.w	r2, r2, #8
 8006632:	60da      	str	r2, [r3, #12]
      break;
 8006634:	e009      	b.n	800664a <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6812      	ldr	r2, [r2, #0]
 800663e:	68d2      	ldr	r2, [r2, #12]
 8006640:	f022 0210 	bic.w	r2, r2, #16
 8006644:	60da      	str	r2, [r3, #12]
      break;
 8006646:	e000      	b.n	800664a <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8006648:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2200      	movs	r2, #0
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	f001 f925 	bl	80078a2 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6a1a      	ldr	r2, [r3, #32]
 800665e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006662:	4013      	ands	r3, r2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10f      	bne.n	8006688 <HAL_TIM_IC_Stop_IT+0xd4>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6a1a      	ldr	r2, [r3, #32]
 800666e:	f240 4344 	movw	r3, #1092	; 0x444
 8006672:	4013      	ands	r3, r2
 8006674:	2b00      	cmp	r3, #0
 8006676:	d107      	bne.n	8006688 <HAL_TIM_IC_Stop_IT+0xd4>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	6812      	ldr	r2, [r2, #0]
 8006680:	6812      	ldr	r2, [r2, #0]
 8006682:	f022 0201 	bic.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop

08006694 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d122      	bne.n	80066f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f003 0302 	and.w	r3, r3, #2
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d11b      	bne.n	80066f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f06f 0202 	mvn.w	r2, #2
 80066c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fb23 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 80066dc:	e005      	b.n	80066ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 fb16 	bl	8006d10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 fb25 	bl	8006d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	f003 0304 	and.w	r3, r3, #4
 80066fa:	2b04      	cmp	r3, #4
 80066fc:	d122      	bne.n	8006744 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b04      	cmp	r3, #4
 800670a:	d11b      	bne.n	8006744 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f06f 0204 	mvn.w	r2, #4
 8006714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2202      	movs	r2, #2
 800671a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 faf9 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 8006730:	e005      	b.n	800673e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 faec 	bl	8006d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 fafb 	bl	8006d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b08      	cmp	r3, #8
 8006750:	d122      	bne.n	8006798 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f003 0308 	and.w	r3, r3, #8
 800675c:	2b08      	cmp	r3, #8
 800675e:	d11b      	bne.n	8006798 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f06f 0208 	mvn.w	r2, #8
 8006768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2204      	movs	r2, #4
 800676e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	f003 0303 	and.w	r3, r3, #3
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 facf 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 8006784:	e005      	b.n	8006792 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fac2 	bl	8006d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 fad1 	bl	8006d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	f003 0310 	and.w	r3, r3, #16
 80067a2:	2b10      	cmp	r3, #16
 80067a4:	d122      	bne.n	80067ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f003 0310 	and.w	r3, r3, #16
 80067b0:	2b10      	cmp	r3, #16
 80067b2:	d11b      	bne.n	80067ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f06f 0210 	mvn.w	r2, #16
 80067bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2208      	movs	r2, #8
 80067c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 faa5 	bl	8006d22 <HAL_TIM_IC_CaptureCallback>
 80067d8:	e005      	b.n	80067e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fa98 	bl	8006d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 faa7 	bl	8006d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d10e      	bne.n	8006818 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b01      	cmp	r3, #1
 8006806:	d107      	bne.n	8006818 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f06f 0201 	mvn.w	r2, #1
 8006810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fa73 	bl	8006cfe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006822:	2b80      	cmp	r3, #128	; 0x80
 8006824:	d10e      	bne.n	8006844 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006830:	2b80      	cmp	r3, #128	; 0x80
 8006832:	d107      	bne.n	8006844 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800683c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f001 f937 	bl	8007ab2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800684e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006852:	d10e      	bne.n	8006872 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800685e:	2b80      	cmp	r3, #128	; 0x80
 8006860:	d107      	bne.n	8006872 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800686a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f001 f929 	bl	8007ac4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800687c:	2b40      	cmp	r3, #64	; 0x40
 800687e:	d10e      	bne.n	800689e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688a:	2b40      	cmp	r3, #64	; 0x40
 800688c:	d107      	bne.n	800689e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 fa54 	bl	8006d46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	f003 0320 	and.w	r3, r3, #32
 80068a8:	2b20      	cmp	r3, #32
 80068aa:	d10e      	bne.n	80068ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b20      	cmp	r3, #32
 80068b8:	d107      	bne.n	80068ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f06f 0220 	mvn.w	r2, #32
 80068c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 f8eb 	bl	8007aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068ca:	bf00      	nop
 80068cc:	3708      	adds	r7, #8
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
	...

080068d4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d101      	bne.n	80068ee <HAL_TIM_OC_ConfigChannel+0x1a>
 80068ea:	2302      	movs	r3, #2
 80068ec:	e06c      	b.n	80069c8 <HAL_TIM_OC_ConfigChannel+0xf4>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2202      	movs	r2, #2
 80068fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b14      	cmp	r3, #20
 8006902:	d857      	bhi.n	80069b4 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006904:	a201      	add	r2, pc, #4	; (adr r2, 800690c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690a:	bf00      	nop
 800690c:	08006961 	.word	0x08006961
 8006910:	080069b5 	.word	0x080069b5
 8006914:	080069b5 	.word	0x080069b5
 8006918:	080069b5 	.word	0x080069b5
 800691c:	0800696f 	.word	0x0800696f
 8006920:	080069b5 	.word	0x080069b5
 8006924:	080069b5 	.word	0x080069b5
 8006928:	080069b5 	.word	0x080069b5
 800692c:	0800697d 	.word	0x0800697d
 8006930:	080069b5 	.word	0x080069b5
 8006934:	080069b5 	.word	0x080069b5
 8006938:	080069b5 	.word	0x080069b5
 800693c:	0800698b 	.word	0x0800698b
 8006940:	080069b5 	.word	0x080069b5
 8006944:	080069b5 	.word	0x080069b5
 8006948:	080069b5 	.word	0x080069b5
 800694c:	08006999 	.word	0x08006999
 8006950:	080069b5 	.word	0x080069b5
 8006954:	080069b5 	.word	0x080069b5
 8006958:	080069b5 	.word	0x080069b5
 800695c:	080069a7 	.word	0x080069a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fa8e 	bl	8006e88 <TIM_OC1_SetConfig>
      break;
 800696c:	e023      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68b9      	ldr	r1, [r7, #8]
 8006974:	4618      	mov	r0, r3
 8006976:	f000 fb17 	bl	8006fa8 <TIM_OC2_SetConfig>
      break;
 800697a:	e01c      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fb98 	bl	80070b8 <TIM_OC3_SetConfig>
      break;
 8006988:	e015      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68b9      	ldr	r1, [r7, #8]
 8006990:	4618      	mov	r0, r3
 8006992:	f000 fc19 	bl	80071c8 <TIM_OC4_SetConfig>
      break;
 8006996:	e00e      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 fc7a 	bl	8007298 <TIM_OC5_SetConfig>
      break;
 80069a4:	e007      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68b9      	ldr	r1, [r7, #8]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 fcd7 	bl	8007360 <TIM_OC6_SetConfig>
      break;
 80069b2:	e000      	b.n	80069b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80069b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d101      	bne.n	80069ea <HAL_TIM_IC_ConfigChannel+0x1a>
 80069e6:	2302      	movs	r3, #2
 80069e8:	e08a      	b.n	8006b00 <HAL_TIM_IC_ConfigChannel+0x130>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2202      	movs	r2, #2
 80069f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d11b      	bne.n	8006a38 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6818      	ldr	r0, [r3, #0]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	6819      	ldr	r1, [r3, #0]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f000 fd92 	bl	8007538 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	6812      	ldr	r2, [r2, #0]
 8006a1c:	6992      	ldr	r2, [r2, #24]
 8006a1e:	f022 020c 	bic.w	r2, r2, #12
 8006a22:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	6812      	ldr	r2, [r2, #0]
 8006a2c:	6991      	ldr	r1, [r2, #24]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	6892      	ldr	r2, [r2, #8]
 8006a32:	430a      	orrs	r2, r1
 8006a34:	619a      	str	r2, [r3, #24]
 8006a36:	e05a      	b.n	8006aee <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b04      	cmp	r3, #4
 8006a3c:	d11c      	bne.n	8006a78 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6818      	ldr	r0, [r3, #0]
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	6819      	ldr	r1, [r3, #0]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	f000 fe0d 	bl	800766c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	6812      	ldr	r2, [r2, #0]
 8006a5a:	6992      	ldr	r2, [r2, #24]
 8006a5c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006a60:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	6812      	ldr	r2, [r2, #0]
 8006a6a:	6991      	ldr	r1, [r2, #24]
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	6892      	ldr	r2, [r2, #8]
 8006a70:	0212      	lsls	r2, r2, #8
 8006a72:	430a      	orrs	r2, r1
 8006a74:	619a      	str	r2, [r3, #24]
 8006a76:	e03a      	b.n	8006aee <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b08      	cmp	r3, #8
 8006a7c:	d11b      	bne.n	8006ab6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6818      	ldr	r0, [r3, #0]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6819      	ldr	r1, [r3, #0]
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f000 fe58 	bl	8007742 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	6812      	ldr	r2, [r2, #0]
 8006a9a:	69d2      	ldr	r2, [r2, #28]
 8006a9c:	f022 020c 	bic.w	r2, r2, #12
 8006aa0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	69d1      	ldr	r1, [r2, #28]
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	6892      	ldr	r2, [r2, #8]
 8006ab0:	430a      	orrs	r2, r1
 8006ab2:	61da      	str	r2, [r3, #28]
 8006ab4:	e01b      	b.n	8006aee <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6818      	ldr	r0, [r3, #0]
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	6819      	ldr	r1, [r3, #0]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	f000 fe77 	bl	80077b8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	6812      	ldr	r2, [r2, #0]
 8006ad2:	69d2      	ldr	r2, [r2, #28]
 8006ad4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ad8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	69d1      	ldr	r1, [r2, #28]
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	6892      	ldr	r2, [r2, #8]
 8006ae8:	0212      	lsls	r2, r2, #8
 8006aea:	430a      	orrs	r2, r1
 8006aec:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_TIM_ConfigClockSource+0x18>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e0a8      	b.n	8006c72 <HAL_TIM_ConfigClockSource+0x16a>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b4a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2b40      	cmp	r3, #64	; 0x40
 8006b5a:	d067      	beq.n	8006c2c <HAL_TIM_ConfigClockSource+0x124>
 8006b5c:	2b40      	cmp	r3, #64	; 0x40
 8006b5e:	d80b      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x70>
 8006b60:	2b10      	cmp	r3, #16
 8006b62:	d073      	beq.n	8006c4c <HAL_TIM_ConfigClockSource+0x144>
 8006b64:	2b10      	cmp	r3, #16
 8006b66:	d802      	bhi.n	8006b6e <HAL_TIM_ConfigClockSource+0x66>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d06f      	beq.n	8006c4c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006b6c:	e078      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006b6e:	2b20      	cmp	r3, #32
 8006b70:	d06c      	beq.n	8006c4c <HAL_TIM_ConfigClockSource+0x144>
 8006b72:	2b30      	cmp	r3, #48	; 0x30
 8006b74:	d06a      	beq.n	8006c4c <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006b76:	e073      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006b78:	2b70      	cmp	r3, #112	; 0x70
 8006b7a:	d00d      	beq.n	8006b98 <HAL_TIM_ConfigClockSource+0x90>
 8006b7c:	2b70      	cmp	r3, #112	; 0x70
 8006b7e:	d804      	bhi.n	8006b8a <HAL_TIM_ConfigClockSource+0x82>
 8006b80:	2b50      	cmp	r3, #80	; 0x50
 8006b82:	d033      	beq.n	8006bec <HAL_TIM_ConfigClockSource+0xe4>
 8006b84:	2b60      	cmp	r3, #96	; 0x60
 8006b86:	d041      	beq.n	8006c0c <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006b88:	e06a      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b8e:	d066      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x156>
 8006b90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b94:	d017      	beq.n	8006bc6 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006b96:	e063      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6818      	ldr	r0, [r3, #0]
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	6899      	ldr	r1, [r3, #8]
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f000 fe5c 	bl	8007864 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bba:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	609a      	str	r2, [r3, #8]
      break;
 8006bc4:	e04c      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6818      	ldr	r0, [r3, #0]
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	6899      	ldr	r1, [r3, #8]
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685a      	ldr	r2, [r3, #4]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f000 fe45 	bl	8007864 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	6812      	ldr	r2, [r2, #0]
 8006be2:	6892      	ldr	r2, [r2, #8]
 8006be4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006be8:	609a      	str	r2, [r3, #8]
      break;
 8006bea:	e039      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6818      	ldr	r0, [r3, #0]
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	6859      	ldr	r1, [r3, #4]
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	f000 fd09 	bl	8007610 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2150      	movs	r1, #80	; 0x50
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 fe13 	bl	8007830 <TIM_ITRx_SetConfig>
      break;
 8006c0a:	e029      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6818      	ldr	r0, [r3, #0]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	6859      	ldr	r1, [r3, #4]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	f000 fd63 	bl	80076e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2160      	movs	r1, #96	; 0x60
 8006c24:	4618      	mov	r0, r3
 8006c26:	f000 fe03 	bl	8007830 <TIM_ITRx_SetConfig>
      break;
 8006c2a:	e019      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	6859      	ldr	r1, [r3, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	461a      	mov	r2, r3
 8006c3a:	f000 fce9 	bl	8007610 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2140      	movs	r1, #64	; 0x40
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fdf3 	bl	8007830 <TIM_ITRx_SetConfig>
      break;
 8006c4a:	e009      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4619      	mov	r1, r3
 8006c56:	4610      	mov	r0, r2
 8006c58:	f000 fdea 	bl	8007830 <TIM_ITRx_SetConfig>
      break;
 8006c5c:	e000      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006c5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b082      	sub	sp, #8
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d101      	bne.n	8006c92 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006c8e:	2302      	movs	r3, #2
 8006c90:	e031      	b.n	8006cf6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006ca2:	6839      	ldr	r1, [r7, #0]
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fbbf 	bl	8007428 <TIM_SlaveTimer_SetConfig>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d009      	beq.n	8006cc4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e018      	b.n	8006cf6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6812      	ldr	r2, [r2, #0]
 8006ccc:	68d2      	ldr	r2, [r2, #12]
 8006cce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cd2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6812      	ldr	r2, [r2, #0]
 8006cdc:	68d2      	ldr	r2, [r2, #12]
 8006cde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ce2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b083      	sub	sp, #12
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bc80      	pop	{r7}
 8006d0e:	4770      	bx	lr

08006d10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d18:	bf00      	nop
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr

08006d22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bc80      	pop	{r7}
 8006d32:	4770      	bx	lr

08006d34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bc80      	pop	{r7}
 8006d44:	4770      	bx	lr

08006d46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d4e:	bf00      	nop
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a3f      	ldr	r2, [pc, #252]	; (8006e68 <TIM_Base_SetConfig+0x110>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d013      	beq.n	8006d98 <TIM_Base_SetConfig+0x40>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d76:	d00f      	beq.n	8006d98 <TIM_Base_SetConfig+0x40>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a3c      	ldr	r2, [pc, #240]	; (8006e6c <TIM_Base_SetConfig+0x114>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00b      	beq.n	8006d98 <TIM_Base_SetConfig+0x40>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a3b      	ldr	r2, [pc, #236]	; (8006e70 <TIM_Base_SetConfig+0x118>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d007      	beq.n	8006d98 <TIM_Base_SetConfig+0x40>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a3a      	ldr	r2, [pc, #232]	; (8006e74 <TIM_Base_SetConfig+0x11c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d003      	beq.n	8006d98 <TIM_Base_SetConfig+0x40>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a39      	ldr	r2, [pc, #228]	; (8006e78 <TIM_Base_SetConfig+0x120>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d108      	bne.n	8006daa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a2e      	ldr	r2, [pc, #184]	; (8006e68 <TIM_Base_SetConfig+0x110>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d01f      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006db8:	d01b      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a2b      	ldr	r2, [pc, #172]	; (8006e6c <TIM_Base_SetConfig+0x114>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d017      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a2a      	ldr	r2, [pc, #168]	; (8006e70 <TIM_Base_SetConfig+0x118>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d013      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a29      	ldr	r2, [pc, #164]	; (8006e74 <TIM_Base_SetConfig+0x11c>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00f      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a28      	ldr	r2, [pc, #160]	; (8006e78 <TIM_Base_SetConfig+0x120>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d00b      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a27      	ldr	r2, [pc, #156]	; (8006e7c <TIM_Base_SetConfig+0x124>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d007      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a26      	ldr	r2, [pc, #152]	; (8006e80 <TIM_Base_SetConfig+0x128>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d003      	beq.n	8006df2 <TIM_Base_SetConfig+0x9a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a25      	ldr	r2, [pc, #148]	; (8006e84 <TIM_Base_SetConfig+0x12c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d108      	bne.n	8006e04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a0f      	ldr	r2, [pc, #60]	; (8006e68 <TIM_Base_SetConfig+0x110>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00f      	beq.n	8006e50 <TIM_Base_SetConfig+0xf8>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a11      	ldr	r2, [pc, #68]	; (8006e78 <TIM_Base_SetConfig+0x120>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d00b      	beq.n	8006e50 <TIM_Base_SetConfig+0xf8>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a10      	ldr	r2, [pc, #64]	; (8006e7c <TIM_Base_SetConfig+0x124>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d007      	beq.n	8006e50 <TIM_Base_SetConfig+0xf8>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a0f      	ldr	r2, [pc, #60]	; (8006e80 <TIM_Base_SetConfig+0x128>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d003      	beq.n	8006e50 <TIM_Base_SetConfig+0xf8>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a0e      	ldr	r2, [pc, #56]	; (8006e84 <TIM_Base_SetConfig+0x12c>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d103      	bne.n	8006e58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	691a      	ldr	r2, [r3, #16]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	615a      	str	r2, [r3, #20]
}
 8006e5e:	bf00      	nop
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bc80      	pop	{r7}
 8006e66:	4770      	bx	lr
 8006e68:	40012c00 	.word	0x40012c00
 8006e6c:	40000400 	.word	0x40000400
 8006e70:	40000800 	.word	0x40000800
 8006e74:	40000c00 	.word	0x40000c00
 8006e78:	40013400 	.word	0x40013400
 8006e7c:	40014000 	.word	0x40014000
 8006e80:	40014400 	.word	0x40014400
 8006e84:	40014800 	.word	0x40014800

08006e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 0303 	bic.w	r3, r3, #3
 8006ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f023 0302 	bic.w	r3, r3, #2
 8006ed4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a2c      	ldr	r2, [pc, #176]	; (8006f94 <TIM_OC1_SetConfig+0x10c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d00f      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a2b      	ldr	r2, [pc, #172]	; (8006f98 <TIM_OC1_SetConfig+0x110>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00b      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a2a      	ldr	r2, [pc, #168]	; (8006f9c <TIM_OC1_SetConfig+0x114>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d007      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a29      	ldr	r2, [pc, #164]	; (8006fa0 <TIM_OC1_SetConfig+0x118>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d003      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a28      	ldr	r2, [pc, #160]	; (8006fa4 <TIM_OC1_SetConfig+0x11c>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d10c      	bne.n	8006f22 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f023 0308 	bic.w	r3, r3, #8
 8006f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	697a      	ldr	r2, [r7, #20]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f023 0304 	bic.w	r3, r3, #4
 8006f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a1b      	ldr	r2, [pc, #108]	; (8006f94 <TIM_OC1_SetConfig+0x10c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d00f      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a1a      	ldr	r2, [pc, #104]	; (8006f98 <TIM_OC1_SetConfig+0x110>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d00b      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a19      	ldr	r2, [pc, #100]	; (8006f9c <TIM_OC1_SetConfig+0x114>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d007      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a18      	ldr	r2, [pc, #96]	; (8006fa0 <TIM_OC1_SetConfig+0x118>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d003      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a17      	ldr	r2, [pc, #92]	; (8006fa4 <TIM_OC1_SetConfig+0x11c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d111      	bne.n	8006f6e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	621a      	str	r2, [r3, #32]
}
 8006f88:	bf00      	nop
 8006f8a:	371c      	adds	r7, #28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	40012c00 	.word	0x40012c00
 8006f98:	40013400 	.word	0x40013400
 8006f9c:	40014000 	.word	0x40014000
 8006fa0:	40014400 	.word	0x40014400
 8006fa4:	40014800 	.word	0x40014800

08006fa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b087      	sub	sp, #28
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	f023 0210 	bic.w	r2, r3, #16
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	021b      	lsls	r3, r3, #8
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f023 0320 	bic.w	r3, r3, #32
 8006ff6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	4313      	orrs	r3, r2
 8007002:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a27      	ldr	r2, [pc, #156]	; (80070a4 <TIM_OC2_SetConfig+0xfc>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d003      	beq.n	8007014 <TIM_OC2_SetConfig+0x6c>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a26      	ldr	r2, [pc, #152]	; (80070a8 <TIM_OC2_SetConfig+0x100>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d10d      	bne.n	8007030 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800701a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	011b      	lsls	r3, r3, #4
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	4313      	orrs	r3, r2
 8007026:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800702e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a1c      	ldr	r2, [pc, #112]	; (80070a4 <TIM_OC2_SetConfig+0xfc>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00f      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a1b      	ldr	r2, [pc, #108]	; (80070a8 <TIM_OC2_SetConfig+0x100>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d00b      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a1a      	ldr	r2, [pc, #104]	; (80070ac <TIM_OC2_SetConfig+0x104>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d007      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a19      	ldr	r2, [pc, #100]	; (80070b0 <TIM_OC2_SetConfig+0x108>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d003      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a18      	ldr	r2, [pc, #96]	; (80070b4 <TIM_OC2_SetConfig+0x10c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d113      	bne.n	8007080 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	699b      	ldr	r3, [r3, #24]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4313      	orrs	r3, r2
 800707e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	621a      	str	r2, [r3, #32]
}
 800709a:	bf00      	nop
 800709c:	371c      	adds	r7, #28
 800709e:	46bd      	mov	sp, r7
 80070a0:	bc80      	pop	{r7}
 80070a2:	4770      	bx	lr
 80070a4:	40012c00 	.word	0x40012c00
 80070a8:	40013400 	.word	0x40013400
 80070ac:	40014000 	.word	0x40014000
 80070b0:	40014400 	.word	0x40014400
 80070b4:	40014800 	.word	0x40014800

080070b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b087      	sub	sp, #28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a1b      	ldr	r3, [r3, #32]
 80070d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f023 0303 	bic.w	r3, r3, #3
 80070f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	021b      	lsls	r3, r3, #8
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a27      	ldr	r2, [pc, #156]	; (80071b4 <TIM_OC3_SetConfig+0xfc>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d003      	beq.n	8007122 <TIM_OC3_SetConfig+0x6a>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a26      	ldr	r2, [pc, #152]	; (80071b8 <TIM_OC3_SetConfig+0x100>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d10d      	bne.n	800713e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800713c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a1c      	ldr	r2, [pc, #112]	; (80071b4 <TIM_OC3_SetConfig+0xfc>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d00f      	beq.n	8007166 <TIM_OC3_SetConfig+0xae>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a1b      	ldr	r2, [pc, #108]	; (80071b8 <TIM_OC3_SetConfig+0x100>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d00b      	beq.n	8007166 <TIM_OC3_SetConfig+0xae>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a1a      	ldr	r2, [pc, #104]	; (80071bc <TIM_OC3_SetConfig+0x104>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d007      	beq.n	8007166 <TIM_OC3_SetConfig+0xae>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a19      	ldr	r2, [pc, #100]	; (80071c0 <TIM_OC3_SetConfig+0x108>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d003      	beq.n	8007166 <TIM_OC3_SetConfig+0xae>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a18      	ldr	r2, [pc, #96]	; (80071c4 <TIM_OC3_SetConfig+0x10c>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d113      	bne.n	800718e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800716c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007174:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	4313      	orrs	r3, r2
 8007180:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	011b      	lsls	r3, r3, #4
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4313      	orrs	r3, r2
 800718c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	621a      	str	r2, [r3, #32]
}
 80071a8:	bf00      	nop
 80071aa:	371c      	adds	r7, #28
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bc80      	pop	{r7}
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	40012c00 	.word	0x40012c00
 80071b8:	40013400 	.word	0x40013400
 80071bc:	40014000 	.word	0x40014000
 80071c0:	40014400 	.word	0x40014400
 80071c4:	40014800 	.word	0x40014800

080071c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	021b      	lsls	r3, r3, #8
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	4313      	orrs	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	031b      	lsls	r3, r3, #12
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	4313      	orrs	r3, r2
 8007222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	4a17      	ldr	r2, [pc, #92]	; (8007284 <TIM_OC4_SetConfig+0xbc>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00f      	beq.n	800724c <TIM_OC4_SetConfig+0x84>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a16      	ldr	r2, [pc, #88]	; (8007288 <TIM_OC4_SetConfig+0xc0>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d00b      	beq.n	800724c <TIM_OC4_SetConfig+0x84>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a15      	ldr	r2, [pc, #84]	; (800728c <TIM_OC4_SetConfig+0xc4>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d007      	beq.n	800724c <TIM_OC4_SetConfig+0x84>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a14      	ldr	r2, [pc, #80]	; (8007290 <TIM_OC4_SetConfig+0xc8>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d003      	beq.n	800724c <TIM_OC4_SetConfig+0x84>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a13      	ldr	r2, [pc, #76]	; (8007294 <TIM_OC4_SetConfig+0xcc>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d109      	bne.n	8007260 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007252:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	019b      	lsls	r3, r3, #6
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	4313      	orrs	r3, r2
 800725e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	693a      	ldr	r2, [r7, #16]
 8007278:	621a      	str	r2, [r3, #32]
}
 800727a:	bf00      	nop
 800727c:	371c      	adds	r7, #28
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr
 8007284:	40012c00 	.word	0x40012c00
 8007288:	40013400 	.word	0x40013400
 800728c:	40014000 	.word	0x40014000
 8007290:	40014400 	.word	0x40014400
 8007294:	40014800 	.word	0x40014800

08007298 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a1b      	ldr	r3, [r3, #32]
 80072a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80072dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	041b      	lsls	r3, r3, #16
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a17      	ldr	r2, [pc, #92]	; (800734c <TIM_OC5_SetConfig+0xb4>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d00f      	beq.n	8007312 <TIM_OC5_SetConfig+0x7a>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a16      	ldr	r2, [pc, #88]	; (8007350 <TIM_OC5_SetConfig+0xb8>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d00b      	beq.n	8007312 <TIM_OC5_SetConfig+0x7a>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a15      	ldr	r2, [pc, #84]	; (8007354 <TIM_OC5_SetConfig+0xbc>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d007      	beq.n	8007312 <TIM_OC5_SetConfig+0x7a>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a14      	ldr	r2, [pc, #80]	; (8007358 <TIM_OC5_SetConfig+0xc0>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d003      	beq.n	8007312 <TIM_OC5_SetConfig+0x7a>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a13      	ldr	r2, [pc, #76]	; (800735c <TIM_OC5_SetConfig+0xc4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d109      	bne.n	8007326 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007318:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	021b      	lsls	r3, r3, #8
 8007320:	697a      	ldr	r2, [r7, #20]
 8007322:	4313      	orrs	r3, r2
 8007324:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	697a      	ldr	r2, [r7, #20]
 800732a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	68fa      	ldr	r2, [r7, #12]
 8007330:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	621a      	str	r2, [r3, #32]
}
 8007340:	bf00      	nop
 8007342:	371c      	adds	r7, #28
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40012c00 	.word	0x40012c00
 8007350:	40013400 	.word	0x40013400
 8007354:	40014000 	.word	0x40014000
 8007358:	40014400 	.word	0x40014400
 800735c:	40014800 	.word	0x40014800

08007360 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007360:	b480      	push	{r7}
 8007362:	b087      	sub	sp, #28
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a1b      	ldr	r3, [r3, #32]
 800736e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800738e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	021b      	lsls	r3, r3, #8
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	4313      	orrs	r3, r2
 800739e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	051b      	lsls	r3, r3, #20
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a17      	ldr	r2, [pc, #92]	; (8007414 <TIM_OC6_SetConfig+0xb4>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00f      	beq.n	80073dc <TIM_OC6_SetConfig+0x7c>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a16      	ldr	r2, [pc, #88]	; (8007418 <TIM_OC6_SetConfig+0xb8>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d00b      	beq.n	80073dc <TIM_OC6_SetConfig+0x7c>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a15      	ldr	r2, [pc, #84]	; (800741c <TIM_OC6_SetConfig+0xbc>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d007      	beq.n	80073dc <TIM_OC6_SetConfig+0x7c>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a14      	ldr	r2, [pc, #80]	; (8007420 <TIM_OC6_SetConfig+0xc0>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d003      	beq.n	80073dc <TIM_OC6_SetConfig+0x7c>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a13      	ldr	r2, [pc, #76]	; (8007424 <TIM_OC6_SetConfig+0xc4>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d109      	bne.n	80073f0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	695b      	ldr	r3, [r3, #20]
 80073e8:	029b      	lsls	r3, r3, #10
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	621a      	str	r2, [r3, #32]
}
 800740a:	bf00      	nop
 800740c:	371c      	adds	r7, #28
 800740e:	46bd      	mov	sp, r7
 8007410:	bc80      	pop	{r7}
 8007412:	4770      	bx	lr
 8007414:	40012c00 	.word	0x40012c00
 8007418:	40013400 	.word	0x40013400
 800741c:	40014000 	.word	0x40014000
 8007420:	40014400 	.word	0x40014400
 8007424:	40014800 	.word	0x40014800

08007428 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007440:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	4313      	orrs	r3, r2
 800744a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007452:	f023 0307 	bic.w	r3, r3, #7
 8007456:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	697a      	ldr	r2, [r7, #20]
 800745e:	4313      	orrs	r3, r2
 8007460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	697a      	ldr	r2, [r7, #20]
 8007468:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2b30      	cmp	r3, #48	; 0x30
 8007470:	d05c      	beq.n	800752c <TIM_SlaveTimer_SetConfig+0x104>
 8007472:	2b30      	cmp	r3, #48	; 0x30
 8007474:	d806      	bhi.n	8007484 <TIM_SlaveTimer_SetConfig+0x5c>
 8007476:	2b10      	cmp	r3, #16
 8007478:	d058      	beq.n	800752c <TIM_SlaveTimer_SetConfig+0x104>
 800747a:	2b20      	cmp	r3, #32
 800747c:	d056      	beq.n	800752c <TIM_SlaveTimer_SetConfig+0x104>
 800747e:	2b00      	cmp	r3, #0
 8007480:	d054      	beq.n	800752c <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007482:	e054      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8007484:	2b50      	cmp	r3, #80	; 0x50
 8007486:	d03d      	beq.n	8007504 <TIM_SlaveTimer_SetConfig+0xdc>
 8007488:	2b50      	cmp	r3, #80	; 0x50
 800748a:	d802      	bhi.n	8007492 <TIM_SlaveTimer_SetConfig+0x6a>
 800748c:	2b40      	cmp	r3, #64	; 0x40
 800748e:	d010      	beq.n	80074b2 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 8007490:	e04d      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8007492:	2b60      	cmp	r3, #96	; 0x60
 8007494:	d040      	beq.n	8007518 <TIM_SlaveTimer_SetConfig+0xf0>
 8007496:	2b70      	cmp	r3, #112	; 0x70
 8007498:	d000      	beq.n	800749c <TIM_SlaveTimer_SetConfig+0x74>
      break;
 800749a:	e048      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6818      	ldr	r0, [r3, #0]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68d9      	ldr	r1, [r3, #12]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	f000 f9da 	bl	8007864 <TIM_ETR_SetConfig>
      break;
 80074b0:	e03d      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2b05      	cmp	r3, #5
 80074b8:	d101      	bne.n	80074be <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e038      	b.n	8007530 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	6812      	ldr	r2, [r2, #0]
 80074ce:	6a12      	ldr	r2, [r2, #32]
 80074d0:	f022 0201 	bic.w	r2, r2, #1
 80074d4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	011b      	lsls	r3, r3, #4
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	693a      	ldr	r2, [r7, #16]
 8007500:	621a      	str	r2, [r3, #32]
      break;
 8007502:	e014      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6818      	ldr	r0, [r3, #0]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	6899      	ldr	r1, [r3, #8]
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	691b      	ldr	r3, [r3, #16]
 8007510:	461a      	mov	r2, r3
 8007512:	f000 f87d 	bl	8007610 <TIM_TI1_ConfigInputStage>
      break;
 8007516:	e00a      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6818      	ldr	r0, [r3, #0]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	6899      	ldr	r1, [r3, #8]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	461a      	mov	r2, r3
 8007526:	f000 f8dd 	bl	80076e4 <TIM_TI2_ConfigInputStage>
      break;
 800752a:	e000      	b.n	800752e <TIM_SlaveTimer_SetConfig+0x106>
      break;
 800752c:	bf00      	nop
  }
  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3718      	adds	r7, #24
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007538:	b480      	push	{r7}
 800753a:	b087      	sub	sp, #28
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	607a      	str	r2, [r7, #4]
 8007544:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6a1b      	ldr	r3, [r3, #32]
 800754a:	f023 0201 	bic.w	r2, r3, #1
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a1b      	ldr	r3, [r3, #32]
 800755c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	4a25      	ldr	r2, [pc, #148]	; (80075f8 <TIM_TI1_SetConfig+0xc0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d017      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800756c:	d013      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	4a22      	ldr	r2, [pc, #136]	; (80075fc <TIM_TI1_SetConfig+0xc4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d00f      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4a21      	ldr	r2, [pc, #132]	; (8007600 <TIM_TI1_SetConfig+0xc8>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d00b      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	4a20      	ldr	r2, [pc, #128]	; (8007604 <TIM_TI1_SetConfig+0xcc>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d007      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4a1f      	ldr	r2, [pc, #124]	; (8007608 <TIM_TI1_SetConfig+0xd0>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d003      	beq.n	8007596 <TIM_TI1_SetConfig+0x5e>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4a1e      	ldr	r2, [pc, #120]	; (800760c <TIM_TI1_SetConfig+0xd4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d101      	bne.n	800759a <TIM_TI1_SetConfig+0x62>
 8007596:	2301      	movs	r3, #1
 8007598:	e000      	b.n	800759c <TIM_TI1_SetConfig+0x64>
 800759a:	2300      	movs	r3, #0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d008      	beq.n	80075b2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f023 0303 	bic.w	r3, r3, #3
 80075a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	e003      	b.n	80075ba <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	011b      	lsls	r3, r3, #4
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f023 030a 	bic.w	r3, r3, #10
 80075d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f003 030a 	and.w	r3, r3, #10
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	4313      	orrs	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	621a      	str	r2, [r3, #32]
}
 80075ee:	bf00      	nop
 80075f0:	371c      	adds	r7, #28
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bc80      	pop	{r7}
 80075f6:	4770      	bx	lr
 80075f8:	40012c00 	.word	0x40012c00
 80075fc:	40000400 	.word	0x40000400
 8007600:	40000800 	.word	0x40000800
 8007604:	40000c00 	.word	0x40000c00
 8007608:	40013400 	.word	0x40013400
 800760c:	40014000 	.word	0x40014000

08007610 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	f023 0201 	bic.w	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800763a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	f023 030a 	bic.w	r3, r3, #10
 800764c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	621a      	str	r2, [r3, #32]
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr

0800766c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800766c:	b480      	push	{r7}
 800766e:	b087      	sub	sp, #28
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
 8007678:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a1b      	ldr	r3, [r3, #32]
 800767e:	f023 0210 	bic.w	r2, r3, #16
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007698:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	021b      	lsls	r3, r3, #8
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	031b      	lsls	r3, r3, #12
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076be:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	011b      	lsls	r3, r3, #4
 80076c4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80076c8:	693a      	ldr	r2, [r7, #16]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	693a      	ldr	r2, [r7, #16]
 80076d8:	621a      	str	r2, [r3, #32]
}
 80076da:	bf00      	nop
 80076dc:	371c      	adds	r7, #28
 80076de:	46bd      	mov	sp, r7
 80076e0:	bc80      	pop	{r7}
 80076e2:	4770      	bx	lr

080076e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b087      	sub	sp, #28
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6a1b      	ldr	r3, [r3, #32]
 80076f4:	f023 0210 	bic.w	r2, r3, #16
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800770e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	031b      	lsls	r3, r3, #12
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007720:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	4313      	orrs	r3, r2
 800772a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	621a      	str	r2, [r3, #32]
}
 8007738:	bf00      	nop
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	bc80      	pop	{r7}
 8007740:	4770      	bx	lr

08007742 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007742:	b480      	push	{r7}
 8007744:	b087      	sub	sp, #28
 8007746:	af00      	add	r7, sp, #0
 8007748:	60f8      	str	r0, [r7, #12]
 800774a:	60b9      	str	r1, [r7, #8]
 800774c:	607a      	str	r2, [r7, #4]
 800774e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	69db      	ldr	r3, [r3, #28]
 8007760:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	f023 0303 	bic.w	r3, r3, #3
 800776e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007770:	697a      	ldr	r2, [r7, #20]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4313      	orrs	r3, r2
 8007776:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800777e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	b2db      	uxtb	r3, r3
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	4313      	orrs	r3, r2
 800778a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007792:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	021b      	lsls	r3, r3, #8
 8007798:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800779c:	693a      	ldr	r2, [r7, #16]
 800779e:	4313      	orrs	r3, r2
 80077a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	621a      	str	r2, [r3, #32]
}
 80077ae:	bf00      	nop
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr

080077b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	69db      	ldr	r3, [r3, #28]
 80077d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a1b      	ldr	r3, [r3, #32]
 80077dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	021b      	lsls	r3, r3, #8
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	031b      	lsls	r3, r3, #12
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	4313      	orrs	r3, r2
 8007802:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800780a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	031b      	lsls	r3, r3, #12
 8007810:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	621a      	str	r2, [r3, #32]
}
 8007826:	bf00      	nop
 8007828:	371c      	adds	r7, #28
 800782a:	46bd      	mov	sp, r7
 800782c:	bc80      	pop	{r7}
 800782e:	4770      	bx	lr

08007830 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007846:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	4313      	orrs	r3, r2
 800784e:	f043 0307 	orr.w	r3, r3, #7
 8007852:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	609a      	str	r2, [r3, #8]
}
 800785a:	bf00      	nop
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	60b9      	str	r1, [r7, #8]
 800786e:	607a      	str	r2, [r7, #4]
 8007870:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800787e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	021a      	lsls	r2, r3, #8
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	431a      	orrs	r2, r3
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	4313      	orrs	r3, r2
 800788c:	697a      	ldr	r2, [r7, #20]
 800788e:	4313      	orrs	r3, r2
 8007890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	609a      	str	r2, [r3, #8]
}
 8007898:	bf00      	nop
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	bc80      	pop	{r7}
 80078a0:	4770      	bx	lr

080078a2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b087      	sub	sp, #28
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	60f8      	str	r0, [r7, #12]
 80078aa:	60b9      	str	r1, [r7, #8]
 80078ac:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f003 031f 	and.w	r3, r3, #31
 80078b4:	2201      	movs	r2, #1
 80078b6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ba:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a1a      	ldr	r2, [r3, #32]
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	43db      	mvns	r3, r3
 80078c4:	401a      	ands	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a1a      	ldr	r2, [r3, #32]
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f003 031f 	and.w	r3, r3, #31
 80078d4:	6879      	ldr	r1, [r7, #4]
 80078d6:	fa01 f303 	lsl.w	r3, r1, r3
 80078da:	431a      	orrs	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	621a      	str	r2, [r3, #32]
}
 80078e0:	bf00      	nop
 80078e2:	371c      	adds	r7, #28
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bc80      	pop	{r7}
 80078e8:	4770      	bx	lr
	...

080078ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d101      	bne.n	8007904 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007900:	2302      	movs	r3, #2
 8007902:	e068      	b.n	80079d6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2202      	movs	r2, #2
 8007910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a2d      	ldr	r2, [pc, #180]	; (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d004      	beq.n	8007938 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a2c      	ldr	r2, [pc, #176]	; (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d108      	bne.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800793e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007950:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	4313      	orrs	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a1d      	ldr	r2, [pc, #116]	; (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d01d      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007976:	d018      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a1a      	ldr	r2, [pc, #104]	; (80079e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d013      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a19      	ldr	r2, [pc, #100]	; (80079ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d00e      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a17      	ldr	r2, [pc, #92]	; (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d009      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a12      	ldr	r2, [pc, #72]	; (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d004      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a13      	ldr	r2, [pc, #76]	; (80079f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d10c      	bne.n	80079c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3714      	adds	r7, #20
 80079da:	46bd      	mov	sp, r7
 80079dc:	bc80      	pop	{r7}
 80079de:	4770      	bx	lr
 80079e0:	40012c00 	.word	0x40012c00
 80079e4:	40013400 	.word	0x40013400
 80079e8:	40000400 	.word	0x40000400
 80079ec:	40000800 	.word	0x40000800
 80079f0:	40000c00 	.word	0x40000c00
 80079f4:	40014000 	.word	0x40014000

080079f8 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpor1 = 0U;
 8007a02:	2300      	movs	r3, #0
 8007a04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpor2 = 0U;
 8007a06:	2300      	movs	r3, #0
 8007a08:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(htim);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_TIMEx_RemapConfig+0x20>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e038      	b.n	8007a8a <HAL_TIMEx_RemapConfig+0x92>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Check parameters */
  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
  assert_param(IS_TIM_REMAP(Remap));

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a1b      	ldr	r2, [pc, #108]	; (8007a94 <HAL_TIMEx_RemapConfig+0x9c>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d00e      	beq.n	8007a48 <HAL_TIMEx_RemapConfig+0x50>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a32:	d009      	beq.n	8007a48 <HAL_TIMEx_RemapConfig+0x50>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <HAL_TIMEx_RemapConfig+0xa0>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d004      	beq.n	8007a48 <HAL_TIMEx_RemapConfig+0x50>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a16      	ldr	r2, [pc, #88]	; (8007a9c <HAL_TIMEx_RemapConfig+0xa4>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d111      	bne.n	8007a6c <HAL_TIMEx_RemapConfig+0x74>
  {
    tmpor2 = htim->Instance->OR2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a4e:	60bb      	str	r3, [r7, #8]
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007a56:	60bb      	str	r3, [r7, #8]
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	60bb      	str	r3, [r7, #8]

    /* Set TIMx_OR2 */
    htim->Instance->OR2 = tmpor2;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  tmpor1 = Remap;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	60fb      	str	r3, [r7, #12]
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_OR1 */
  htim->Instance->OR1 = tmpor1;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc80      	pop	{r7}
 8007a92:	4770      	bx	lr
 8007a94:	40012c00 	.word	0x40012c00
 8007a98:	40000400 	.word	0x40000400
 8007a9c:	40013400 	.word	0x40013400

08007aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bc80      	pop	{r7}
 8007ab0:	4770      	bx	lr

08007ab2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007aba:	bf00      	nop
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bc80      	pop	{r7}
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bc80      	pop	{r7}
 8007ad4:	4770      	bx	lr

08007ad6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b082      	sub	sp, #8
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d101      	bne.n	8007ae8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e040      	b.n	8007b6a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d106      	bne.n	8007afe <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f006 febb 	bl	800e874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2224      	movs	r2, #36	; 0x24
 8007b02:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	6812      	ldr	r2, [r2, #0]
 8007b0c:	6812      	ldr	r2, [r2, #0]
 8007b0e:	f022 0201 	bic.w	r2, r2, #1
 8007b12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f000 fd97 	bl	8008648 <UART_SetConfig>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d101      	bne.n	8007b24 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	e022      	b.n	8007b6a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d002      	beq.n	8007b32 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f001 f8ef 	bl	8008d10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6812      	ldr	r2, [r2, #0]
 8007b3a:	6852      	ldr	r2, [r2, #4]
 8007b3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b40:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	6812      	ldr	r2, [r2, #0]
 8007b4a:	6892      	ldr	r2, [r2, #8]
 8007b4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b50:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6812      	ldr	r2, [r2, #0]
 8007b5a:	6812      	ldr	r2, [r2, #0]
 8007b5c:	f042 0201 	orr.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f001 f975 	bl	8008e52 <UART_CheckIdleState>
 8007b68:	4603      	mov	r3, r0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b082      	sub	sp, #8
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e027      	b.n	8007bd4 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2224      	movs	r2, #36	; 0x24
 8007b88:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	6812      	ldr	r2, [r2, #0]
 8007b92:	6812      	ldr	r2, [r2, #0]
 8007b94:	f022 0201 	bic.w	r2, r2, #1
 8007b98:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f006 ffc6 	bl	800eb44 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08a      	sub	sp, #40	; 0x28
 8007be0:	af02      	add	r7, sp, #8
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4613      	mov	r3, r2
 8007bea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bf0:	2b20      	cmp	r3, #32
 8007bf2:	f040 8081 	bne.w	8007cf8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d002      	beq.n	8007c02 <HAL_UART_Transmit+0x26>
 8007bfc:	88fb      	ldrh	r3, [r7, #6]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d101      	bne.n	8007c06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	e079      	b.n	8007cfa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d101      	bne.n	8007c14 <HAL_UART_Transmit+0x38>
 8007c10:	2302      	movs	r3, #2
 8007c12:	e072      	b.n	8007cfa <HAL_UART_Transmit+0x11e>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2221      	movs	r2, #33	; 0x21
 8007c26:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007c28:	f7f9 fd02 	bl	8001630 <HAL_GetTick>
 8007c2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	88fa      	ldrh	r2, [r7, #6]
 8007c32:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	88fa      	ldrh	r2, [r7, #6]
 8007c3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c46:	d108      	bne.n	8007c5a <HAL_UART_Transmit+0x7e>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d104      	bne.n	8007c5a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007c50:	2300      	movs	r3, #0
 8007c52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	61bb      	str	r3, [r7, #24]
 8007c58:	e003      	b.n	8007c62 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007c6a:	e02d      	b.n	8007cc8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	2200      	movs	r2, #0
 8007c74:	2180      	movs	r1, #128	; 0x80
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f001 f930 	bl	8008edc <UART_WaitOnFlagUntilTimeout>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e039      	b.n	8007cfa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d10b      	bne.n	8007ca4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	8812      	ldrh	r2, [r2, #0]
 8007c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c98:	b292      	uxth	r2, r2
 8007c9a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	3302      	adds	r3, #2
 8007ca0:	61bb      	str	r3, [r7, #24]
 8007ca2:	e008      	b.n	8007cb6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	69fa      	ldr	r2, [r7, #28]
 8007caa:	7812      	ldrb	r2, [r2, #0]
 8007cac:	b292      	uxth	r2, r2
 8007cae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1cb      	bne.n	8007c6c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	9300      	str	r3, [sp, #0]
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	2140      	movs	r1, #64	; 0x40
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f001 f8fc 	bl	8008edc <UART_WaitOnFlagUntilTimeout>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007cea:	2303      	movs	r3, #3
 8007cec:	e005      	b.n	8007cfa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	e000      	b.n	8007cfa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007cf8:	2302      	movs	r3, #2
  }
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3720      	adds	r7, #32
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b08a      	sub	sp, #40	; 0x28
 8007d06:	af02      	add	r7, sp, #8
 8007d08:	60f8      	str	r0, [r7, #12]
 8007d0a:	60b9      	str	r1, [r7, #8]
 8007d0c:	603b      	str	r3, [r7, #0]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d16:	2b20      	cmp	r3, #32
 8007d18:	f040 80bb 	bne.w	8007e92 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d002      	beq.n	8007d28 <HAL_UART_Receive+0x26>
 8007d22:	88fb      	ldrh	r3, [r7, #6]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d101      	bne.n	8007d2c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e0b3      	b.n	8007e94 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d101      	bne.n	8007d3a <HAL_UART_Receive+0x38>
 8007d36:	2302      	movs	r3, #2
 8007d38:	e0ac      	b.n	8007e94 <HAL_UART_Receive+0x192>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2222      	movs	r2, #34	; 0x22
 8007d4c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d4e:	f7f9 fc6f 	bl	8001630 <HAL_GetTick>
 8007d52:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	88fa      	ldrh	r2, [r7, #6]
 8007d58:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	88fa      	ldrh	r2, [r7, #6]
 8007d60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d6c:	d10e      	bne.n	8007d8c <HAL_UART_Receive+0x8a>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d105      	bne.n	8007d82 <HAL_UART_Receive+0x80>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d80:	e02d      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	22ff      	movs	r2, #255	; 0xff
 8007d86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d8a:	e028      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d10d      	bne.n	8007db0 <HAL_UART_Receive+0xae>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d104      	bne.n	8007da6 <HAL_UART_Receive+0xa4>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	22ff      	movs	r2, #255	; 0xff
 8007da0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007da4:	e01b      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	227f      	movs	r2, #127	; 0x7f
 8007daa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dae:	e016      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007db8:	d10d      	bne.n	8007dd6 <HAL_UART_Receive+0xd4>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d104      	bne.n	8007dcc <HAL_UART_Receive+0xca>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	227f      	movs	r2, #127	; 0x7f
 8007dc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dca:	e008      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	223f      	movs	r2, #63	; 0x3f
 8007dd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dd4:	e003      	b.n	8007dde <HAL_UART_Receive+0xdc>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007de4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dee:	d108      	bne.n	8007e02 <HAL_UART_Receive+0x100>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d104      	bne.n	8007e02 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	61bb      	str	r3, [r7, #24]
 8007e00:	e003      	b.n	8007e0a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e06:	2300      	movs	r3, #0
 8007e08:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007e12:	e033      	b.n	8007e7c <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	9300      	str	r3, [sp, #0]
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	2120      	movs	r1, #32
 8007e1e:	68f8      	ldr	r0, [r7, #12]
 8007e20:	f001 f85c 	bl	8008edc <UART_WaitOnFlagUntilTimeout>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d001      	beq.n	8007e2e <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e032      	b.n	8007e94 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d10c      	bne.n	8007e4e <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	8a7b      	ldrh	r3, [r7, #18]
 8007e3e:	4013      	ands	r3, r2
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	3302      	adds	r3, #2
 8007e4a:	61bb      	str	r3, [r7, #24]
 8007e4c:	e00d      	b.n	8007e6a <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	8a7b      	ldrh	r3, [r7, #18]
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	3301      	adds	r3, #1
 8007e68:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	3b01      	subs	r3, #1
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1c5      	bne.n	8007e14 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e000      	b.n	8007e94 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007e92:	2302      	movs	r3, #2
  }
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3720      	adds	r7, #32
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007eae:	2b20      	cmp	r3, #32
 8007eb0:	d164      	bne.n	8007f7c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d002      	beq.n	8007ebe <HAL_UART_Transmit_DMA+0x22>
 8007eb8:	88fb      	ldrh	r3, [r7, #6]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e05d      	b.n	8007f7e <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d101      	bne.n	8007ed0 <HAL_UART_Transmit_DMA+0x34>
 8007ecc:	2302      	movs	r3, #2
 8007ece:	e056      	b.n	8007f7e <HAL_UART_Transmit_DMA+0xe2>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	88fa      	ldrh	r2, [r7, #6]
 8007ee2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	88fa      	ldrh	r2, [r7, #6]
 8007eea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2221      	movs	r2, #33	; 0x21
 8007ef8:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d02a      	beq.n	8007f58 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f06:	4a20      	ldr	r2, [pc, #128]	; (8007f88 <HAL_UART_Transmit_DMA+0xec>)
 8007f08:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f0e:	4a1f      	ldr	r2, [pc, #124]	; (8007f8c <HAL_UART_Transmit_DMA+0xf0>)
 8007f10:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f16:	4a1e      	ldr	r2, [pc, #120]	; (8007f90 <HAL_UART_Transmit_DMA+0xf4>)
 8007f18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f1e:	2200      	movs	r2, #0
 8007f20:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	3328      	adds	r3, #40	; 0x28
 8007f32:	461a      	mov	r2, r3
 8007f34:	88fb      	ldrh	r3, [r7, #6]
 8007f36:	f7f9 fec2 	bl	8001cbe <HAL_DMA_Start_IT>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00b      	beq.n	8007f58 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2210      	movs	r2, #16
 8007f44:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2220      	movs	r2, #32
 8007f52:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	e012      	b.n	8007f7e <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2240      	movs	r2, #64	; 0x40
 8007f5e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	6812      	ldr	r2, [r2, #0]
 8007f70:	6892      	ldr	r2, [r2, #8]
 8007f72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f76:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	e000      	b.n	8007f7e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007f7c:	2302      	movs	r3, #2
  }
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3710      	adds	r7, #16
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	08009039 	.word	0x08009039
 8007f8c:	0800908d 	.word	0x0800908d
 8007f90:	0800912d 	.word	0x0800912d

08007f94 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fa6:	2b20      	cmp	r3, #32
 8007fa8:	d16c      	bne.n	8008084 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d002      	beq.n	8007fb6 <HAL_UART_Receive_DMA+0x22>
 8007fb0:	88fb      	ldrh	r3, [r7, #6]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d101      	bne.n	8007fba <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e065      	b.n	8008086 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d101      	bne.n	8007fc8 <HAL_UART_Receive_DMA+0x34>
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	e05e      	b.n	8008086 <HAL_UART_Receive_DMA+0xf2>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	68ba      	ldr	r2, [r7, #8]
 8007fd4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	88fa      	ldrh	r2, [r7, #6]
 8007fda:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2222      	movs	r2, #34	; 0x22
 8007fe8:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d02a      	beq.n	8008048 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ff6:	4a26      	ldr	r2, [pc, #152]	; (8008090 <HAL_UART_Receive_DMA+0xfc>)
 8007ff8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ffe:	4a25      	ldr	r2, [pc, #148]	; (8008094 <HAL_UART_Receive_DMA+0x100>)
 8008000:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008006:	4a24      	ldr	r2, [pc, #144]	; (8008098 <HAL_UART_Receive_DMA+0x104>)
 8008008:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800800e:	2200      	movs	r2, #0
 8008010:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3324      	adds	r3, #36	; 0x24
 800801c:	4619      	mov	r1, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008022:	461a      	mov	r2, r3
 8008024:	88fb      	ldrh	r3, [r7, #6]
 8008026:	f7f9 fe4a 	bl	8001cbe <HAL_DMA_Start_IT>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2210      	movs	r2, #16
 8008034:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2220      	movs	r2, #32
 8008042:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e01e      	b.n	8008086 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	6812      	ldr	r2, [r2, #0]
 8008058:	6812      	ldr	r2, [r2, #0]
 800805a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800805e:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	6812      	ldr	r2, [r2, #0]
 8008068:	6892      	ldr	r2, [r2, #8]
 800806a:	f042 0201 	orr.w	r2, r2, #1
 800806e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	6812      	ldr	r2, [r2, #0]
 8008078:	6892      	ldr	r2, [r2, #8]
 800807a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800807e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	e000      	b.n	8008086 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8008084:	2302      	movs	r3, #2
  }
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	080090a9 	.word	0x080090a9
 8008094:	08009111 	.word	0x08009111
 8008098:	0800912d 	.word	0x0800912d

0800809c <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080a8:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080ae:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d101      	bne.n	80080be <HAL_UART_DMAPause+0x22>
 80080ba:	2302      	movs	r3, #2
 80080bc:	e03c      	b.n	8008138 <HAL_UART_DMAPause+0x9c>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d0:	2b80      	cmp	r3, #128	; 0x80
 80080d2:	d10a      	bne.n	80080ea <HAL_UART_DMAPause+0x4e>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2b21      	cmp	r3, #33	; 0x21
 80080d8:	d107      	bne.n	80080ea <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6812      	ldr	r2, [r2, #0]
 80080e2:	6892      	ldr	r2, [r2, #8]
 80080e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080e8:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f4:	2b40      	cmp	r3, #64	; 0x40
 80080f6:	d11a      	bne.n	800812e <HAL_UART_DMAPause+0x92>
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	2b22      	cmp	r3, #34	; 0x22
 80080fc:	d117      	bne.n	800812e <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	6812      	ldr	r2, [r2, #0]
 8008106:	6812      	ldr	r2, [r2, #0]
 8008108:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800810c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	6812      	ldr	r2, [r2, #0]
 8008116:	6892      	ldr	r2, [r2, #8]
 8008118:	f022 0201 	bic.w	r2, r2, #1
 800811c:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	6892      	ldr	r2, [r2, #8]
 8008128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800812c:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	bc80      	pop	{r7}
 8008140:	4770      	bx	lr

08008142 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_UART_DMAResume+0x16>
 8008154:	2302      	movs	r3, #2
 8008156:	e034      	b.n	80081c2 <HAL_UART_DMAResume+0x80>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008164:	2b21      	cmp	r3, #33	; 0x21
 8008166:	d107      	bne.n	8008178 <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	6812      	ldr	r2, [r2, #0]
 8008170:	6892      	ldr	r2, [r2, #8]
 8008172:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008176:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800817c:	2b22      	cmp	r3, #34	; 0x22
 800817e:	d11b      	bne.n	80081b8 <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2208      	movs	r2, #8
 8008186:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	6812      	ldr	r2, [r2, #0]
 8008190:	6812      	ldr	r2, [r2, #0]
 8008192:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008196:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	6812      	ldr	r2, [r2, #0]
 80081a0:	6892      	ldr	r2, [r2, #8]
 80081a2:	f042 0201 	orr.w	r2, r2, #1
 80081a6:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	6812      	ldr	r2, [r2, #0]
 80081b0:	6892      	ldr	r2, [r2, #8]
 80081b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081b6:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	370c      	adds	r7, #12
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bc80      	pop	{r7}
 80081ca:	4770      	bx	lr

080081cc <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081d8:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081de:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ea:	2b80      	cmp	r3, #128	; 0x80
 80081ec:	d126      	bne.n	800823c <HAL_UART_DMAStop+0x70>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2b21      	cmp	r3, #33	; 0x21
 80081f2:	d123      	bne.n	800823c <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	6812      	ldr	r2, [r2, #0]
 80081fc:	6892      	ldr	r2, [r2, #8]
 80081fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008202:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008208:	2b00      	cmp	r3, #0
 800820a:	d014      	beq.n	8008236 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008210:	4618      	mov	r0, r3
 8008212:	f7f9 fdb4 	bl	8001d7e <HAL_DMA_Abort>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00c      	beq.n	8008236 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008220:	4618      	mov	r0, r3
 8008222:	f7f9 fed9 	bl	8001fd8 <HAL_DMA_GetError>
 8008226:	4603      	mov	r3, r0
 8008228:	2b20      	cmp	r3, #32
 800822a:	d104      	bne.n	8008236 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2210      	movs	r2, #16
 8008230:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008232:	2303      	movs	r3, #3
 8008234:	e031      	b.n	800829a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fecb 	bl	8008fd2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008246:	2b40      	cmp	r3, #64	; 0x40
 8008248:	d126      	bne.n	8008298 <HAL_UART_DMAStop+0xcc>
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	2b22      	cmp	r3, #34	; 0x22
 800824e:	d123      	bne.n	8008298 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	6812      	ldr	r2, [r2, #0]
 8008258:	6892      	ldr	r2, [r2, #8]
 800825a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800825e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008264:	2b00      	cmp	r3, #0
 8008266:	d014      	beq.n	8008292 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800826c:	4618      	mov	r0, r3
 800826e:	f7f9 fd86 	bl	8001d7e <HAL_DMA_Abort>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00c      	beq.n	8008292 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800827c:	4618      	mov	r0, r3
 800827e:	f7f9 feab 	bl	8001fd8 <HAL_DMA_GetError>
 8008282:	4603      	mov	r3, r0
 8008284:	2b20      	cmp	r3, #32
 8008286:	d104      	bne.n	8008292 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2210      	movs	r2, #16
 800828c:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e003      	b.n	800829a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 feb1 	bl	8008ffa <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	6812      	ldr	r2, [r2, #0]
 80082b4:	6812      	ldr	r2, [r2, #0]
 80082b6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80082ba:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082c6:	2b80      	cmp	r3, #128	; 0x80
 80082c8:	d12d      	bne.n	8008326 <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6812      	ldr	r2, [r2, #0]
 80082d2:	6892      	ldr	r2, [r2, #8]
 80082d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082d8:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d013      	beq.n	800830a <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082e6:	4a19      	ldr	r2, [pc, #100]	; (800834c <HAL_UART_AbortTransmit_IT+0xa8>)
 80082e8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7f9 fd82 	bl	8001df8 <HAL_DMA_Abort_IT>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d022      	beq.n	8008340 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008304:	4610      	mov	r0, r2
 8008306:	4798      	blx	r3
 8008308:	e01a      	b.n	8008340 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2220      	movs	r2, #32
 800831c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f989 	bl	8008636 <HAL_UART_AbortTransmitCpltCallback>
 8008324:	e00c      	b.n	8008340 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2220      	movs	r2, #32
 8008338:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f97b 	bl	8008636 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008340:	2300      	movs	r3, #0
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	080091d1 	.word	0x080091d1

08008350 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b088      	sub	sp, #32
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008370:	69fa      	ldr	r2, [r7, #28]
 8008372:	f640 030f 	movw	r3, #2063	; 0x80f
 8008376:	4013      	ands	r3, r2
 8008378:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d113      	bne.n	80083a8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	f003 0320 	and.w	r3, r3, #32
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00e      	beq.n	80083a8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	f003 0320 	and.w	r3, r3, #32
 8008390:	2b00      	cmp	r3, #0
 8008392:	d009      	beq.n	80083a8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 8114 	beq.w	80085c6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	4798      	blx	r3
      }
      return;
 80083a6:	e10e      	b.n	80085c6 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 80d6 	beq.w	800855c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d105      	bne.n	80083c6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f000 80cb 	beq.w	800855c <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	f003 0301 	and.w	r3, r3, #1
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00e      	beq.n	80083ee <HAL_UART_IRQHandler+0x9e>
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d009      	beq.n	80083ee <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2201      	movs	r2, #1
 80083e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083e6:	f043 0201 	orr.w	r2, r3, #1
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	f003 0302 	and.w	r3, r3, #2
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00e      	beq.n	8008416 <HAL_UART_IRQHandler+0xc6>
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	f003 0301 	and.w	r3, r3, #1
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d009      	beq.n	8008416 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2202      	movs	r2, #2
 8008408:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800840e:	f043 0204 	orr.w	r2, r3, #4
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	f003 0304 	and.w	r3, r3, #4
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00e      	beq.n	800843e <HAL_UART_IRQHandler+0xee>
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b00      	cmp	r3, #0
 8008428:	d009      	beq.n	800843e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2204      	movs	r2, #4
 8008430:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008436:	f043 0202 	orr.w	r2, r3, #2
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	f003 0308 	and.w	r3, r3, #8
 8008444:	2b00      	cmp	r3, #0
 8008446:	d013      	beq.n	8008470 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	f003 0320 	and.w	r3, r3, #32
 800844e:	2b00      	cmp	r3, #0
 8008450:	d104      	bne.n	800845c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008458:	2b00      	cmp	r3, #0
 800845a:	d009      	beq.n	8008470 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2208      	movs	r2, #8
 8008462:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008468:	f043 0208 	orr.w	r2, r3, #8
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008470:	69fb      	ldr	r3, [r7, #28]
 8008472:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00f      	beq.n	800849a <HAL_UART_IRQHandler+0x14a>
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00a      	beq.n	800849a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800848c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008492:	f043 0220 	orr.w	r2, r3, #32
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 8093 	beq.w	80085ca <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	f003 0320 	and.w	r3, r3, #32
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00c      	beq.n	80084c8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	f003 0320 	and.w	r3, r3, #32
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d007      	beq.n	80084c8 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084cc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d8:	2b40      	cmp	r3, #64	; 0x40
 80084da:	d004      	beq.n	80084e6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d031      	beq.n	800854a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fd87 	bl	8008ffa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	689b      	ldr	r3, [r3, #8]
 80084f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084f6:	2b40      	cmp	r3, #64	; 0x40
 80084f8:	d123      	bne.n	8008542 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	6812      	ldr	r2, [r2, #0]
 8008502:	6892      	ldr	r2, [r2, #8]
 8008504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008508:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800850e:	2b00      	cmp	r3, #0
 8008510:	d013      	beq.n	800853a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008516:	4a30      	ldr	r2, [pc, #192]	; (80085d8 <HAL_UART_IRQHandler+0x288>)
 8008518:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800851e:	4618      	mov	r0, r3
 8008520:	f7f9 fc6a 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d016      	beq.n	8008558 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800852e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008534:	4610      	mov	r0, r2
 8008536:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008538:	e00e      	b.n	8008558 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 f872 	bl	8008624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008540:	e00a      	b.n	8008558 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f86e 	bl	8008624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008548:	e006      	b.n	8008558 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f86a 	bl	8008624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008556:	e038      	b.n	80085ca <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008558:	bf00      	nop
    return;
 800855a:	e036      	b.n	80085ca <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00d      	beq.n	8008582 <HAL_UART_IRQHandler+0x232>
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d008      	beq.n	8008582 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008578:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fe56 	bl	800922c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008580:	e026      	b.n	80085d0 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00d      	beq.n	80085a8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008592:	2b00      	cmp	r3, #0
 8008594:	d008      	beq.n	80085a8 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800859a:	2b00      	cmp	r3, #0
 800859c:	d017      	beq.n	80085ce <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	4798      	blx	r3
    }
    return;
 80085a6:	e012      	b.n	80085ce <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00e      	beq.n	80085d0 <HAL_UART_IRQHandler+0x280>
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d009      	beq.n	80085d0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fe1c 	bl	80091fa <UART_EndTransmit_IT>
    return;
 80085c2:	bf00      	nop
 80085c4:	e004      	b.n	80085d0 <HAL_UART_IRQHandler+0x280>
      return;
 80085c6:	bf00      	nop
 80085c8:	e002      	b.n	80085d0 <HAL_UART_IRQHandler+0x280>
    return;
 80085ca:	bf00      	nop
 80085cc:	e000      	b.n	80085d0 <HAL_UART_IRQHandler+0x280>
    return;
 80085ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80085d0:	3720      	adds	r7, #32
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	080091a5 	.word	0x080091a5

080085dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085dc:	b480      	push	{r7}
 80085de:	b083      	sub	sp, #12
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80085e4:	bf00      	nop
 80085e6:	370c      	adds	r7, #12
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bc80      	pop	{r7}
 80085ec:	4770      	bx	lr

080085ee <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80085f6:	bf00      	nop
 80085f8:	370c      	adds	r7, #12
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bc80      	pop	{r7}
 80085fe:	4770      	bx	lr

08008600 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008608:	bf00      	nop
 800860a:	370c      	adds	r7, #12
 800860c:	46bd      	mov	sp, r7
 800860e:	bc80      	pop	{r7}
 8008610:	4770      	bx	lr

08008612 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008612:	b480      	push	{r7}
 8008614:	b083      	sub	sp, #12
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	bc80      	pop	{r7}
 8008622:	4770      	bx	lr

08008624 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	bc80      	pop	{r7}
 8008634:	4770      	bx	lr

08008636 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008636:	b480      	push	{r7}
 8008638:	b083      	sub	sp, #12
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800863e:	bf00      	nop
 8008640:	370c      	adds	r7, #12
 8008642:	46bd      	mov	sp, r7
 8008644:	bc80      	pop	{r7}
 8008646:	4770      	bx	lr

08008648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008648:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800864c:	b08a      	sub	sp, #40	; 0x28
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008652:	2300      	movs	r3, #0
 8008654:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800865a:	2300      	movs	r3, #0
 800865c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	431a      	orrs	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	431a      	orrs	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	4313      	orrs	r3, r2
 8008674:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	6819      	ldr	r1, [r3, #0]
 8008680:	4bb7      	ldr	r3, [pc, #732]	; (8008960 <UART_SetConfig+0x318>)
 8008682:	400b      	ands	r3, r1
 8008684:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008686:	430b      	orrs	r3, r1
 8008688:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	6812      	ldr	r2, [r2, #0]
 8008692:	6852      	ldr	r2, [r2, #4]
 8008694:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	68d2      	ldr	r2, [r2, #12]
 800869c:	430a      	orrs	r2, r1
 800869e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4aae      	ldr	r2, [pc, #696]	; (8008964 <UART_SetConfig+0x31c>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d004      	beq.n	80086ba <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6a1b      	ldr	r3, [r3, #32]
 80086b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086b6:	4313      	orrs	r3, r2
 80086b8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6812      	ldr	r2, [r2, #0]
 80086c2:	6892      	ldr	r2, [r2, #8]
 80086c4:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80086c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086ca:	430a      	orrs	r2, r1
 80086cc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4aa5      	ldr	r2, [pc, #660]	; (8008968 <UART_SetConfig+0x320>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d126      	bne.n	8008726 <UART_SetConfig+0xde>
 80086d8:	4ba4      	ldr	r3, [pc, #656]	; (800896c <UART_SetConfig+0x324>)
 80086da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086de:	f003 0303 	and.w	r3, r3, #3
 80086e2:	2b03      	cmp	r3, #3
 80086e4:	d81a      	bhi.n	800871c <UART_SetConfig+0xd4>
 80086e6:	a201      	add	r2, pc, #4	; (adr r2, 80086ec <UART_SetConfig+0xa4>)
 80086e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ec:	080086fd 	.word	0x080086fd
 80086f0:	0800870d 	.word	0x0800870d
 80086f4:	08008705 	.word	0x08008705
 80086f8:	08008715 	.word	0x08008715
 80086fc:	2301      	movs	r3, #1
 80086fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008702:	e105      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008704:	2302      	movs	r3, #2
 8008706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800870a:	e101      	b.n	8008910 <UART_SetConfig+0x2c8>
 800870c:	2304      	movs	r3, #4
 800870e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008712:	e0fd      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008714:	2308      	movs	r3, #8
 8008716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800871a:	e0f9      	b.n	8008910 <UART_SetConfig+0x2c8>
 800871c:	2310      	movs	r3, #16
 800871e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008722:	bf00      	nop
 8008724:	e0f4      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a91      	ldr	r2, [pc, #580]	; (8008970 <UART_SetConfig+0x328>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d138      	bne.n	80087a2 <UART_SetConfig+0x15a>
 8008730:	4b8e      	ldr	r3, [pc, #568]	; (800896c <UART_SetConfig+0x324>)
 8008732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008736:	f003 030c 	and.w	r3, r3, #12
 800873a:	2b0c      	cmp	r3, #12
 800873c:	d82c      	bhi.n	8008798 <UART_SetConfig+0x150>
 800873e:	a201      	add	r2, pc, #4	; (adr r2, 8008744 <UART_SetConfig+0xfc>)
 8008740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008744:	08008779 	.word	0x08008779
 8008748:	08008799 	.word	0x08008799
 800874c:	08008799 	.word	0x08008799
 8008750:	08008799 	.word	0x08008799
 8008754:	08008789 	.word	0x08008789
 8008758:	08008799 	.word	0x08008799
 800875c:	08008799 	.word	0x08008799
 8008760:	08008799 	.word	0x08008799
 8008764:	08008781 	.word	0x08008781
 8008768:	08008799 	.word	0x08008799
 800876c:	08008799 	.word	0x08008799
 8008770:	08008799 	.word	0x08008799
 8008774:	08008791 	.word	0x08008791
 8008778:	2300      	movs	r3, #0
 800877a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800877e:	e0c7      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008780:	2302      	movs	r3, #2
 8008782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008786:	e0c3      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008788:	2304      	movs	r3, #4
 800878a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800878e:	e0bf      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008790:	2308      	movs	r3, #8
 8008792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008796:	e0bb      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008798:	2310      	movs	r3, #16
 800879a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800879e:	bf00      	nop
 80087a0:	e0b6      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a73      	ldr	r2, [pc, #460]	; (8008974 <UART_SetConfig+0x32c>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d125      	bne.n	80087f8 <UART_SetConfig+0x1b0>
 80087ac:	4b6f      	ldr	r3, [pc, #444]	; (800896c <UART_SetConfig+0x324>)
 80087ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80087b6:	2b10      	cmp	r3, #16
 80087b8:	d011      	beq.n	80087de <UART_SetConfig+0x196>
 80087ba:	2b10      	cmp	r3, #16
 80087bc:	d802      	bhi.n	80087c4 <UART_SetConfig+0x17c>
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d005      	beq.n	80087ce <UART_SetConfig+0x186>
 80087c2:	e014      	b.n	80087ee <UART_SetConfig+0x1a6>
 80087c4:	2b20      	cmp	r3, #32
 80087c6:	d006      	beq.n	80087d6 <UART_SetConfig+0x18e>
 80087c8:	2b30      	cmp	r3, #48	; 0x30
 80087ca:	d00c      	beq.n	80087e6 <UART_SetConfig+0x19e>
 80087cc:	e00f      	b.n	80087ee <UART_SetConfig+0x1a6>
 80087ce:	2300      	movs	r3, #0
 80087d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087d4:	e09c      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087d6:	2302      	movs	r3, #2
 80087d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087dc:	e098      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087de:	2304      	movs	r3, #4
 80087e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087e4:	e094      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087e6:	2308      	movs	r3, #8
 80087e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087ec:	e090      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087ee:	2310      	movs	r3, #16
 80087f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087f4:	bf00      	nop
 80087f6:	e08b      	b.n	8008910 <UART_SetConfig+0x2c8>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a5e      	ldr	r2, [pc, #376]	; (8008978 <UART_SetConfig+0x330>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d125      	bne.n	800884e <UART_SetConfig+0x206>
 8008802:	4b5a      	ldr	r3, [pc, #360]	; (800896c <UART_SetConfig+0x324>)
 8008804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008808:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800880c:	2b40      	cmp	r3, #64	; 0x40
 800880e:	d011      	beq.n	8008834 <UART_SetConfig+0x1ec>
 8008810:	2b40      	cmp	r3, #64	; 0x40
 8008812:	d802      	bhi.n	800881a <UART_SetConfig+0x1d2>
 8008814:	2b00      	cmp	r3, #0
 8008816:	d005      	beq.n	8008824 <UART_SetConfig+0x1dc>
 8008818:	e014      	b.n	8008844 <UART_SetConfig+0x1fc>
 800881a:	2b80      	cmp	r3, #128	; 0x80
 800881c:	d006      	beq.n	800882c <UART_SetConfig+0x1e4>
 800881e:	2bc0      	cmp	r3, #192	; 0xc0
 8008820:	d00c      	beq.n	800883c <UART_SetConfig+0x1f4>
 8008822:	e00f      	b.n	8008844 <UART_SetConfig+0x1fc>
 8008824:	2300      	movs	r3, #0
 8008826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800882a:	e071      	b.n	8008910 <UART_SetConfig+0x2c8>
 800882c:	2302      	movs	r3, #2
 800882e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008832:	e06d      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008834:	2304      	movs	r3, #4
 8008836:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800883a:	e069      	b.n	8008910 <UART_SetConfig+0x2c8>
 800883c:	2308      	movs	r3, #8
 800883e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008842:	e065      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008844:	2310      	movs	r3, #16
 8008846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800884a:	bf00      	nop
 800884c:	e060      	b.n	8008910 <UART_SetConfig+0x2c8>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a4a      	ldr	r2, [pc, #296]	; (800897c <UART_SetConfig+0x334>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d129      	bne.n	80088ac <UART_SetConfig+0x264>
 8008858:	4b44      	ldr	r3, [pc, #272]	; (800896c <UART_SetConfig+0x324>)
 800885a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800885e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008862:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008866:	d014      	beq.n	8008892 <UART_SetConfig+0x24a>
 8008868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800886c:	d802      	bhi.n	8008874 <UART_SetConfig+0x22c>
 800886e:	2b00      	cmp	r3, #0
 8008870:	d007      	beq.n	8008882 <UART_SetConfig+0x23a>
 8008872:	e016      	b.n	80088a2 <UART_SetConfig+0x25a>
 8008874:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008878:	d007      	beq.n	800888a <UART_SetConfig+0x242>
 800887a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800887e:	d00c      	beq.n	800889a <UART_SetConfig+0x252>
 8008880:	e00f      	b.n	80088a2 <UART_SetConfig+0x25a>
 8008882:	2300      	movs	r3, #0
 8008884:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008888:	e042      	b.n	8008910 <UART_SetConfig+0x2c8>
 800888a:	2302      	movs	r3, #2
 800888c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008890:	e03e      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008892:	2304      	movs	r3, #4
 8008894:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008898:	e03a      	b.n	8008910 <UART_SetConfig+0x2c8>
 800889a:	2308      	movs	r3, #8
 800889c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088a0:	e036      	b.n	8008910 <UART_SetConfig+0x2c8>
 80088a2:	2310      	movs	r3, #16
 80088a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088a8:	bf00      	nop
 80088aa:	e031      	b.n	8008910 <UART_SetConfig+0x2c8>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a2c      	ldr	r2, [pc, #176]	; (8008964 <UART_SetConfig+0x31c>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d129      	bne.n	800890a <UART_SetConfig+0x2c2>
 80088b6:	4b2d      	ldr	r3, [pc, #180]	; (800896c <UART_SetConfig+0x324>)
 80088b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80088c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088c4:	d014      	beq.n	80088f0 <UART_SetConfig+0x2a8>
 80088c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088ca:	d802      	bhi.n	80088d2 <UART_SetConfig+0x28a>
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d007      	beq.n	80088e0 <UART_SetConfig+0x298>
 80088d0:	e016      	b.n	8008900 <UART_SetConfig+0x2b8>
 80088d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088d6:	d007      	beq.n	80088e8 <UART_SetConfig+0x2a0>
 80088d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80088dc:	d00c      	beq.n	80088f8 <UART_SetConfig+0x2b0>
 80088de:	e00f      	b.n	8008900 <UART_SetConfig+0x2b8>
 80088e0:	2300      	movs	r3, #0
 80088e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088e6:	e013      	b.n	8008910 <UART_SetConfig+0x2c8>
 80088e8:	2302      	movs	r3, #2
 80088ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088ee:	e00f      	b.n	8008910 <UART_SetConfig+0x2c8>
 80088f0:	2304      	movs	r3, #4
 80088f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088f6:	e00b      	b.n	8008910 <UART_SetConfig+0x2c8>
 80088f8:	2308      	movs	r3, #8
 80088fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088fe:	e007      	b.n	8008910 <UART_SetConfig+0x2c8>
 8008900:	2310      	movs	r3, #16
 8008902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008906:	bf00      	nop
 8008908:	e002      	b.n	8008910 <UART_SetConfig+0x2c8>
 800890a:	2310      	movs	r3, #16
 800890c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a13      	ldr	r2, [pc, #76]	; (8008964 <UART_SetConfig+0x31c>)
 8008916:	4293      	cmp	r3, r2
 8008918:	f040 80f1 	bne.w	8008afe <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800891c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008920:	2b08      	cmp	r3, #8
 8008922:	d837      	bhi.n	8008994 <UART_SetConfig+0x34c>
 8008924:	a201      	add	r2, pc, #4	; (adr r2, 800892c <UART_SetConfig+0x2e4>)
 8008926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800892a:	bf00      	nop
 800892c:	08008951 	.word	0x08008951
 8008930:	08008995 	.word	0x08008995
 8008934:	08008959 	.word	0x08008959
 8008938:	08008995 	.word	0x08008995
 800893c:	08008985 	.word	0x08008985
 8008940:	08008995 	.word	0x08008995
 8008944:	08008995 	.word	0x08008995
 8008948:	08008995 	.word	0x08008995
 800894c:	0800898d 	.word	0x0800898d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008950:	f7fb fca8 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008954:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008956:	e020      	b.n	800899a <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8008958:	4b09      	ldr	r3, [pc, #36]	; (8008980 <UART_SetConfig+0x338>)
 800895a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800895c:	e01d      	b.n	800899a <UART_SetConfig+0x352>
 800895e:	bf00      	nop
 8008960:	efff69f3 	.word	0xefff69f3
 8008964:	40008000 	.word	0x40008000
 8008968:	40013800 	.word	0x40013800
 800896c:	40021000 	.word	0x40021000
 8008970:	40004400 	.word	0x40004400
 8008974:	40004800 	.word	0x40004800
 8008978:	40004c00 	.word	0x40004c00
 800897c:	40005000 	.word	0x40005000
 8008980:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8008984:	f7fb fbfa 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008988:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800898a:	e006      	b.n	800899a <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800898c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008990:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008992:	e002      	b.n	800899a <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	76fb      	strb	r3, [r7, #27]
        break;
 8008998:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 81ab 	beq.w	8008cf8 <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	4613      	mov	r3, r2
 80089a8:	005b      	lsls	r3, r3, #1
 80089aa:	441a      	add	r2, r3
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d805      	bhi.n	80089be <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d202      	bcs.n	80089c4 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	76fb      	strb	r3, [r7, #27]
 80089c2:	e199      	b.n	8008cf8 <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 80089c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80089c8:	2b08      	cmp	r3, #8
 80089ca:	f200 8085 	bhi.w	8008ad8 <UART_SetConfig+0x490>
 80089ce:	a201      	add	r2, pc, #4	; (adr r2, 80089d4 <UART_SetConfig+0x38c>)
 80089d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d4:	080089f9 	.word	0x080089f9
 80089d8:	08008ad9 	.word	0x08008ad9
 80089dc:	08008a3b 	.word	0x08008a3b
 80089e0:	08008ad9 	.word	0x08008ad9
 80089e4:	08008a6f 	.word	0x08008a6f
 80089e8:	08008ad9 	.word	0x08008ad9
 80089ec:	08008ad9 	.word	0x08008ad9
 80089f0:	08008ad9 	.word	0x08008ad9
 80089f4:	08008aaf 	.word	0x08008aaf
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80089f8:	f7fb fc54 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 80089fc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	f04f 0400 	mov.w	r4, #0
 8008a04:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8008a08:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8008a0c:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	085b      	lsrs	r3, r3, #1
 8008a16:	f04f 0400 	mov.w	r4, #0
 8008a1a:	eb18 0003 	adds.w	r0, r8, r3
 8008a1e:	eb49 0104 	adc.w	r1, r9, r4
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	f04f 0400 	mov.w	r4, #0
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	f7f8 fc0b 	bl	8001248 <__aeabi_uldivmod>
 8008a32:	4603      	mov	r3, r0
 8008a34:	460c      	mov	r4, r1
 8008a36:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008a38:	e051      	b.n	8008ade <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	085b      	lsrs	r3, r3, #1
 8008a40:	f04f 0400 	mov.w	r4, #0
 8008a44:	49aa      	ldr	r1, [pc, #680]	; (8008cf0 <UART_SetConfig+0x6a8>)
 8008a46:	f04f 0200 	mov.w	r2, #0
 8008a4a:	eb13 0801 	adds.w	r8, r3, r1
 8008a4e:	eb44 0902 	adc.w	r9, r4, r2
 8008a52:	4640      	mov	r0, r8
 8008a54:	4649      	mov	r1, r9
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	f04f 0400 	mov.w	r4, #0
 8008a5e:	461a      	mov	r2, r3
 8008a60:	4623      	mov	r3, r4
 8008a62:	f7f8 fbf1 	bl	8001248 <__aeabi_uldivmod>
 8008a66:	4603      	mov	r3, r0
 8008a68:	460c      	mov	r4, r1
 8008a6a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008a6c:	e037      	b.n	8008ade <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8008a6e:	f7fb fb85 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008a72:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	461a      	mov	r2, r3
 8008a78:	f04f 0300 	mov.w	r3, #0
 8008a7c:	021d      	lsls	r5, r3, #8
 8008a7e:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8008a82:	0214      	lsls	r4, r2, #8
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	085b      	lsrs	r3, r3, #1
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	f04f 0300 	mov.w	r3, #0
 8008a90:	18a0      	adds	r0, r4, r2
 8008a92:	eb45 0103 	adc.w	r1, r5, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	f04f 0400 	mov.w	r4, #0
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	4623      	mov	r3, r4
 8008aa2:	f7f8 fbd1 	bl	8001248 <__aeabi_uldivmod>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008aac:	e017      	b.n	8008ade <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	085b      	lsrs	r3, r3, #1
 8008ab4:	f04f 0400 	mov.w	r4, #0
 8008ab8:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8008abc:	f144 0100 	adc.w	r1, r4, #0
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	f04f 0400 	mov.w	r4, #0
 8008ac8:	461a      	mov	r2, r3
 8008aca:	4623      	mov	r3, r4
 8008acc:	f7f8 fbbc 	bl	8001248 <__aeabi_uldivmod>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	460c      	mov	r4, r1
 8008ad4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008ad6:	e002      	b.n	8008ade <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	76fb      	strb	r3, [r7, #27]
            break;
 8008adc:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ae4:	d308      	bcc.n	8008af8 <UART_SetConfig+0x4b0>
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008aec:	d204      	bcs.n	8008af8 <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	69fa      	ldr	r2, [r7, #28]
 8008af4:	60da      	str	r2, [r3, #12]
 8008af6:	e0ff      	b.n	8008cf8 <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	76fb      	strb	r3, [r7, #27]
 8008afc:	e0fc      	b.n	8008cf8 <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	69db      	ldr	r3, [r3, #28]
 8008b02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b06:	f040 8083 	bne.w	8008c10 <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 8008b0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b0e:	2b08      	cmp	r3, #8
 8008b10:	d85e      	bhi.n	8008bd0 <UART_SetConfig+0x588>
 8008b12:	a201      	add	r2, pc, #4	; (adr r2, 8008b18 <UART_SetConfig+0x4d0>)
 8008b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b18:	08008b3d 	.word	0x08008b3d
 8008b1c:	08008b5d 	.word	0x08008b5d
 8008b20:	08008b7d 	.word	0x08008b7d
 8008b24:	08008bd1 	.word	0x08008bd1
 8008b28:	08008b99 	.word	0x08008b99
 8008b2c:	08008bd1 	.word	0x08008bd1
 8008b30:	08008bd1 	.word	0x08008bd1
 8008b34:	08008bd1 	.word	0x08008bd1
 8008b38:	08008bb9 	.word	0x08008bb9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b3c:	f7fb fbb2 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008b40:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	005a      	lsls	r2, r3, #1
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	085b      	lsrs	r3, r3, #1
 8008b4c:	441a      	add	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008b5a:	e03c      	b.n	8008bd6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b5c:	f7fb fbb8 	bl	80042d0 <HAL_RCC_GetPCLK2Freq>
 8008b60:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	005a      	lsls	r2, r3, #1
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	085b      	lsrs	r3, r3, #1
 8008b6c:	441a      	add	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008b7a:	e02c      	b.n	8008bd6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	085b      	lsrs	r3, r3, #1
 8008b82:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8008b86:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	6852      	ldr	r2, [r2, #4]
 8008b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008b96:	e01e      	b.n	8008bd6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b98:	f7fb faf0 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008b9c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	005a      	lsls	r2, r3, #1
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	085b      	lsrs	r3, r3, #1
 8008ba8:	441a      	add	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008bb6:	e00e      	b.n	8008bd6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	085b      	lsrs	r3, r3, #1
 8008bbe:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008bce:	e002      	b.n	8008bd6 <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	76fb      	strb	r3, [r7, #27]
        break;
 8008bd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bd6:	69fb      	ldr	r3, [r7, #28]
 8008bd8:	2b0f      	cmp	r3, #15
 8008bda:	d916      	bls.n	8008c0a <UART_SetConfig+0x5c2>
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008be2:	d212      	bcs.n	8008c0a <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	f023 030f 	bic.w	r3, r3, #15
 8008bec:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	085b      	lsrs	r3, r3, #1
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	f003 0307 	and.w	r3, r3, #7
 8008bf8:	b29a      	uxth	r2, r3
 8008bfa:	89fb      	ldrh	r3, [r7, #14]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	89fa      	ldrh	r2, [r7, #14]
 8008c06:	60da      	str	r2, [r3, #12]
 8008c08:	e076      	b.n	8008cf8 <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	76fb      	strb	r3, [r7, #27]
 8008c0e:	e073      	b.n	8008cf8 <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 8008c10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c14:	2b08      	cmp	r3, #8
 8008c16:	d85c      	bhi.n	8008cd2 <UART_SetConfig+0x68a>
 8008c18:	a201      	add	r2, pc, #4	; (adr r2, 8008c20 <UART_SetConfig+0x5d8>)
 8008c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1e:	bf00      	nop
 8008c20:	08008c45 	.word	0x08008c45
 8008c24:	08008c63 	.word	0x08008c63
 8008c28:	08008c81 	.word	0x08008c81
 8008c2c:	08008cd3 	.word	0x08008cd3
 8008c30:	08008c9d 	.word	0x08008c9d
 8008c34:	08008cd3 	.word	0x08008cd3
 8008c38:	08008cd3 	.word	0x08008cd3
 8008c3c:	08008cd3 	.word	0x08008cd3
 8008c40:	08008cbb 	.word	0x08008cbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c44:	f7fb fb2e 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008c48:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	085a      	lsrs	r2, r3, #1
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	441a      	add	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008c60:	e03a      	b.n	8008cd8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c62:	f7fb fb35 	bl	80042d0 <HAL_RCC_GetPCLK2Freq>
 8008c66:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	085a      	lsrs	r2, r3, #1
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	441a      	add	r2, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008c7e:	e02b      	b.n	8008cd8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	085b      	lsrs	r3, r3, #1
 8008c86:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008c8a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	6852      	ldr	r2, [r2, #4]
 8008c92:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008c9a:	e01d      	b.n	8008cd8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c9c:	f7fb fa6e 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008ca0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	085a      	lsrs	r2, r3, #1
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	441a      	add	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008cb8:	e00e      	b.n	8008cd8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	085b      	lsrs	r3, r3, #1
 8008cc0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008cd0:	e002      	b.n	8008cd8 <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	76fb      	strb	r3, [r7, #27]
        break;
 8008cd6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	2b0f      	cmp	r3, #15
 8008cdc:	d90a      	bls.n	8008cf4 <UART_SetConfig+0x6ac>
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ce4:	d206      	bcs.n	8008cf4 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	69fa      	ldr	r2, [r7, #28]
 8008cec:	60da      	str	r2, [r3, #12]
 8008cee:	e003      	b.n	8008cf8 <UART_SetConfig+0x6b0>
 8008cf0:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008d04:	7efb      	ldrb	r3, [r7, #27]
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3728      	adds	r7, #40	; 0x28
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08008d10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1c:	f003 0301 	and.w	r3, r3, #1
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00a      	beq.n	8008d3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	6812      	ldr	r2, [r2, #0]
 8008d2c:	6852      	ldr	r2, [r2, #4]
 8008d2e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008d36:	430a      	orrs	r2, r1
 8008d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d3e:	f003 0302 	and.w	r3, r3, #2
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00a      	beq.n	8008d5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	6812      	ldr	r2, [r2, #0]
 8008d4e:	6852      	ldr	r2, [r2, #4]
 8008d50:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008d58:	430a      	orrs	r2, r1
 8008d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d60:	f003 0304 	and.w	r3, r3, #4
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00a      	beq.n	8008d7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	6812      	ldr	r2, [r2, #0]
 8008d70:	6852      	ldr	r2, [r2, #4]
 8008d72:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d7a:	430a      	orrs	r2, r1
 8008d7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d82:	f003 0308 	and.w	r3, r3, #8
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00a      	beq.n	8008da0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6812      	ldr	r2, [r2, #0]
 8008d92:	6852      	ldr	r2, [r2, #4]
 8008d94:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008d9c:	430a      	orrs	r2, r1
 8008d9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da4:	f003 0310 	and.w	r3, r3, #16
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00a      	beq.n	8008dc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	6812      	ldr	r2, [r2, #0]
 8008db4:	6892      	ldr	r2, [r2, #8]
 8008db6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008dbe:	430a      	orrs	r2, r1
 8008dc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc6:	f003 0320 	and.w	r3, r3, #32
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00a      	beq.n	8008de4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6812      	ldr	r2, [r2, #0]
 8008dd6:	6892      	ldr	r2, [r2, #8]
 8008dd8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008de0:	430a      	orrs	r2, r1
 8008de2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d01a      	beq.n	8008e26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	6812      	ldr	r2, [r2, #0]
 8008df8:	6852      	ldr	r2, [r2, #4]
 8008dfa:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008e02:	430a      	orrs	r2, r1
 8008e04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e0e:	d10a      	bne.n	8008e26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	6812      	ldr	r2, [r2, #0]
 8008e18:	6852      	ldr	r2, [r2, #4]
 8008e1a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008e22:	430a      	orrs	r2, r1
 8008e24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d00a      	beq.n	8008e48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	6812      	ldr	r2, [r2, #0]
 8008e3a:	6852      	ldr	r2, [r2, #4]
 8008e3c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008e44:	430a      	orrs	r2, r1
 8008e46:	605a      	str	r2, [r3, #4]
  }
}
 8008e48:	bf00      	nop
 8008e4a:	370c      	adds	r7, #12
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bc80      	pop	{r7}
 8008e50:	4770      	bx	lr

08008e52 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b086      	sub	sp, #24
 8008e56:	af02      	add	r7, sp, #8
 8008e58:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008e60:	f7f8 fbe6 	bl	8001630 <HAL_GetTick>
 8008e64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f003 0308 	and.w	r3, r3, #8
 8008e70:	2b08      	cmp	r3, #8
 8008e72:	d10e      	bne.n	8008e92 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 f82a 	bl	8008edc <UART_WaitOnFlagUntilTimeout>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d001      	beq.n	8008e92 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	e020      	b.n	8008ed4 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0304 	and.w	r3, r3, #4
 8008e9c:	2b04      	cmp	r3, #4
 8008e9e:	d10e      	bne.n	8008ebe <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ea0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ea4:	9300      	str	r3, [sp, #0]
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f814 	bl	8008edc <UART_WaitOnFlagUntilTimeout>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d001      	beq.n	8008ebe <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008eba:	2303      	movs	r3, #3
 8008ebc:	e00a      	b.n	8008ed4 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	603b      	str	r3, [r7, #0]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eec:	e05d      	b.n	8008faa <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef4:	d059      	beq.n	8008faa <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ef6:	f7f8 fb9b 	bl	8001630 <HAL_GetTick>
 8008efa:	4602      	mov	r2, r0
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d802      	bhi.n	8008f0c <UART_WaitOnFlagUntilTimeout+0x30>
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d11b      	bne.n	8008f44 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	6812      	ldr	r2, [r2, #0]
 8008f14:	6812      	ldr	r2, [r2, #0]
 8008f16:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008f1a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	6812      	ldr	r2, [r2, #0]
 8008f24:	6892      	ldr	r2, [r2, #8]
 8008f26:	f022 0201 	bic.w	r2, r2, #1
 8008f2a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2220      	movs	r2, #32
 8008f36:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008f40:	2303      	movs	r3, #3
 8008f42:	e042      	b.n	8008fca <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f003 0304 	and.w	r3, r3, #4
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d02b      	beq.n	8008faa <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	69db      	ldr	r3, [r3, #28]
 8008f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f60:	d123      	bne.n	8008faa <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f6a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68fa      	ldr	r2, [r7, #12]
 8008f72:	6812      	ldr	r2, [r2, #0]
 8008f74:	6812      	ldr	r2, [r2, #0]
 8008f76:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008f7a:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	6812      	ldr	r2, [r2, #0]
 8008f84:	6892      	ldr	r2, [r2, #8]
 8008f86:	f022 0201 	bic.w	r2, r2, #1
 8008f8a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2220      	movs	r2, #32
 8008f90:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2220      	movs	r2, #32
 8008f96:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2220      	movs	r2, #32
 8008f9c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e00f      	b.n	8008fca <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69da      	ldr	r2, [r3, #28]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	401a      	ands	r2, r3
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	bf0c      	ite	eq
 8008fba:	2301      	moveq	r3, #1
 8008fbc:	2300      	movne	r3, #0
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	79fb      	ldrb	r3, [r7, #7]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d092      	beq.n	8008eee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}

08008fd2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008fd2:	b480      	push	{r7}
 8008fd4:	b083      	sub	sp, #12
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	6812      	ldr	r2, [r2, #0]
 8008fe2:	6812      	ldr	r2, [r2, #0]
 8008fe4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008fe8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bc80      	pop	{r7}
 8008ff8:	4770      	bx	lr

08008ffa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b083      	sub	sp, #12
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	6812      	ldr	r2, [r2, #0]
 800900a:	6812      	ldr	r2, [r2, #0]
 800900c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009010:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	6812      	ldr	r2, [r2, #0]
 800901a:	6892      	ldr	r2, [r2, #8]
 800901c:	f022 0201 	bic.w	r2, r2, #1
 8009020:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2220      	movs	r2, #32
 8009026:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800902e:	bf00      	nop
 8009030:	370c      	adds	r7, #12
 8009032:	46bd      	mov	sp, r7
 8009034:	bc80      	pop	{r7}
 8009036:	4770      	bx	lr

08009038 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009044:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f003 0320 	and.w	r3, r3, #32
 8009050:	2b00      	cmp	r3, #0
 8009052:	d114      	bne.n	800907e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	6812      	ldr	r2, [r2, #0]
 8009064:	6892      	ldr	r2, [r2, #8]
 8009066:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800906a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	6812      	ldr	r2, [r2, #0]
 8009074:	6812      	ldr	r2, [r2, #0]
 8009076:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800907a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800907c:	e002      	b.n	8009084 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f7ff faac 	bl	80085dc <HAL_UART_TxCpltCallback>
}
 8009084:	bf00      	nop
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009098:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f7ff faa7 	bl	80085ee <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090a0:	bf00      	nop
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090b4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f003 0320 	and.w	r3, r3, #32
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d11e      	bne.n	8009102 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	6812      	ldr	r2, [r2, #0]
 80090d4:	6812      	ldr	r2, [r2, #0]
 80090d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80090da:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68fa      	ldr	r2, [r7, #12]
 80090e2:	6812      	ldr	r2, [r2, #0]
 80090e4:	6892      	ldr	r2, [r2, #8]
 80090e6:	f022 0201 	bic.w	r2, r2, #1
 80090ea:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	6892      	ldr	r2, [r2, #8]
 80090f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090fa:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2220      	movs	r2, #32
 8009100:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f7ff fa7c 	bl	8008600 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009108:	bf00      	nop
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800911c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800911e:	68f8      	ldr	r0, [r7, #12]
 8009120:	f7ff fa77 	bl	8008612 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009124:	bf00      	nop
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b086      	sub	sp, #24
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009138:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800913e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009144:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009150:	2b80      	cmp	r3, #128	; 0x80
 8009152:	d109      	bne.n	8009168 <UART_DMAError+0x3c>
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	2b21      	cmp	r3, #33	; 0x21
 8009158:	d106      	bne.n	8009168 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	2200      	movs	r2, #0
 800915e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009162:	6978      	ldr	r0, [r7, #20]
 8009164:	f7ff ff35 	bl	8008fd2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009172:	2b40      	cmp	r3, #64	; 0x40
 8009174:	d109      	bne.n	800918a <UART_DMAError+0x5e>
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2b22      	cmp	r3, #34	; 0x22
 800917a:	d106      	bne.n	800918a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	2200      	movs	r2, #0
 8009180:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009184:	6978      	ldr	r0, [r7, #20]
 8009186:	f7ff ff38 	bl	8008ffa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800918e:	f043 0210 	orr.w	r2, r3, #16
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009196:	6978      	ldr	r0, [r7, #20]
 8009198:	f7ff fa44 	bl	8008624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800919c:	bf00      	nop
 800919e:	3718      	adds	r7, #24
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	2200      	movs	r2, #0
 80091be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff fa2e 	bl	8008624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091c8:	bf00      	nop
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091dc:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2200      	movs	r2, #0
 80091e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2220      	movs	r2, #32
 80091ea:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80091ec:	68f8      	ldr	r0, [r7, #12]
 80091ee:	f7ff fa22 	bl	8008636 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091f2:	bf00      	nop
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b082      	sub	sp, #8
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	6812      	ldr	r2, [r2, #0]
 800920a:	6812      	ldr	r2, [r2, #0]
 800920c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009210:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2220      	movs	r2, #32
 8009216:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f7ff f9dc 	bl	80085dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009224:	bf00      	nop
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009234:	bf00      	nop
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	bc80      	pop	{r7}
 800923c:	4770      	bx	lr
	...

08009240 <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 8009248:	f000 fb28 	bl	800989c <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 800924c:	4915      	ldr	r1, [pc, #84]	; (80092a4 <Init_Flash_Chips+0x64>)
 800924e:	4816      	ldr	r0, [pc, #88]	; (80092a8 <Init_Flash_Chips+0x68>)
 8009250:	f000 fae4 	bl	800981c <MX_SPI_Init>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <Init_Flash_Chips+0x1e>
 800925a:	2301      	movs	r3, #1
 800925c:	e01d      	b.n	800929a <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 800925e:	2301      	movs	r3, #1
 8009260:	60fb      	str	r3, [r7, #12]
 8009262:	e016      	b.n	8009292 <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f000 f843 	bl	80092f0 <FLASH_Is_Online>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00d      	beq.n	800928c <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	b25a      	sxtb	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	3b01      	subs	r3, #1
 800927a:	2101      	movs	r1, #1
 800927c:	fa01 f303 	lsl.w	r3, r1, r3
 8009280:	b25b      	sxtb	r3, r3
 8009282:	4313      	orrs	r3, r2
 8009284:	b25b      	sxtb	r3, r3
 8009286:	b2da      	uxtb	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	3301      	adds	r3, #1
 8009290:	60fb      	str	r3, [r7, #12]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2b04      	cmp	r3, #4
 8009296:	dde5      	ble.n	8009264 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}
 80092a2:	bf00      	nop
 80092a4:	20000988 	.word	0x20000988
 80092a8:	40003800 	.word	0x40003800

080092ac <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 80092b6:	239f      	movs	r3, #159	; 0x9f
 80092b8:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80092ba:	2100      	movs	r1, #0
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 f83d 	bl	800933c <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 80092c2:	f107 010f 	add.w	r1, r7, #15
 80092c6:	2364      	movs	r3, #100	; 0x64
 80092c8:	2201      	movs	r2, #1
 80092ca:	4808      	ldr	r0, [pc, #32]	; (80092ec <FLASH_Get_ID+0x40>)
 80092cc:	f7fc f8d5 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 80092d0:	2364      	movs	r3, #100	; 0x64
 80092d2:	2205      	movs	r2, #5
 80092d4:	6839      	ldr	r1, [r7, #0]
 80092d6:	4805      	ldr	r0, [pc, #20]	; (80092ec <FLASH_Get_ID+0x40>)
 80092d8:	f7fc fa33 	bl	8005742 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80092dc:	2101      	movs	r1, #1
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f82c 	bl	800933c <FLASH_ChipSelect_setState>
}
 80092e4:	bf00      	nop
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	20000988 	.word	0x20000988

080092f0 <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 80092f8:	f107 0308 	add.w	r3, r7, #8
 80092fc:	2200      	movs	r2, #0
 80092fe:	601a      	str	r2, [r3, #0]
 8009300:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 8009302:	f107 0308 	add.w	r3, r7, #8
 8009306:	4619      	mov	r1, r3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7ff ffcf 	bl	80092ac <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 800930e:	7a3b      	ldrb	r3, [r7, #8]
 8009310:	2b1f      	cmp	r3, #31
 8009312:	d10d      	bne.n	8009330 <FLASH_Is_Online+0x40>
 8009314:	7a7b      	ldrb	r3, [r7, #9]
 8009316:	2b28      	cmp	r3, #40	; 0x28
 8009318:	d10a      	bne.n	8009330 <FLASH_Is_Online+0x40>
 800931a:	7abb      	ldrb	r3, [r7, #10]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d107      	bne.n	8009330 <FLASH_Is_Online+0x40>
 8009320:	7afb      	ldrb	r3, [r7, #11]
 8009322:	2b01      	cmp	r3, #1
 8009324:	d104      	bne.n	8009330 <FLASH_Is_Online+0x40>
 8009326:	7b3b      	ldrb	r3, [r7, #12]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d101      	bne.n	8009330 <FLASH_Is_Online+0x40>
 800932c:	2301      	movs	r3, #1
 800932e:	e000      	b.n	8009332 <FLASH_Is_Online+0x42>
 8009330:	2300      	movs	r3, #0
 8009332:	b2db      	uxtb	r3, r3

}
 8009334:	4618      	mov	r0, r3
 8009336:	3710      	adds	r7, #16
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	3b01      	subs	r3, #1
 800934c:	2b03      	cmp	r3, #3
 800934e:	d828      	bhi.n	80093a2 <FLASH_ChipSelect_setState+0x66>
 8009350:	a201      	add	r2, pc, #4	; (adr r2, 8009358 <FLASH_ChipSelect_setState+0x1c>)
 8009352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009356:	bf00      	nop
 8009358:	08009369 	.word	0x08009369
 800935c:	08009377 	.word	0x08009377
 8009360:	08009385 	.word	0x08009385
 8009364:	08009393 	.word	0x08009393
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 8009368:	78fb      	ldrb	r3, [r7, #3]
 800936a:	461a      	mov	r2, r3
 800936c:	2101      	movs	r1, #1
 800936e:	480f      	ldr	r0, [pc, #60]	; (80093ac <FLASH_ChipSelect_setState+0x70>)
 8009370:	f7f9 f906 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 8009374:	e015      	b.n	80093a2 <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 8009376:	78fb      	ldrb	r3, [r7, #3]
 8009378:	461a      	mov	r2, r3
 800937a:	2102      	movs	r1, #2
 800937c:	480b      	ldr	r0, [pc, #44]	; (80093ac <FLASH_ChipSelect_setState+0x70>)
 800937e:	f7f9 f8ff 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 8009382:	e00e      	b.n	80093a2 <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 8009384:	78fb      	ldrb	r3, [r7, #3]
 8009386:	461a      	mov	r2, r3
 8009388:	2101      	movs	r1, #1
 800938a:	4809      	ldr	r0, [pc, #36]	; (80093b0 <FLASH_ChipSelect_setState+0x74>)
 800938c:	f7f9 f8f8 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 8009390:	e007      	b.n	80093a2 <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 8009392:	78fb      	ldrb	r3, [r7, #3]
 8009394:	461a      	mov	r2, r3
 8009396:	2110      	movs	r1, #16
 8009398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800939c:	f7f9 f8f0 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80093a0:	bf00      	nop
	}
}
 80093a2:	bf00      	nop
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	48000800 	.word	0x48000800
 80093b0:	48000400 	.word	0x48000400

080093b4 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 80093bc:	23d7      	movs	r3, #215	; 0xd7
 80093be:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80093c0:	2100      	movs	r1, #0
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7ff ffba 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 80093c8:	f107 010c 	add.w	r1, r7, #12
 80093cc:	2364      	movs	r3, #100	; 0x64
 80093ce:	2201      	movs	r2, #1
 80093d0:	4808      	ldr	r0, [pc, #32]	; (80093f4 <FLASH_GetStatusRegister+0x40>)
 80093d2:	f7fc f852 	bl	800547a <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 80093d6:	2364      	movs	r3, #100	; 0x64
 80093d8:	2202      	movs	r2, #2
 80093da:	4907      	ldr	r1, [pc, #28]	; (80093f8 <FLASH_GetStatusRegister+0x44>)
 80093dc:	4805      	ldr	r0, [pc, #20]	; (80093f4 <FLASH_GetStatusRegister+0x40>)
 80093de:	f7fc f9b0 	bl	8005742 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80093e2:	2101      	movs	r1, #1
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f7ff ffa9 	bl	800933c <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 80093ea:	4b03      	ldr	r3, [pc, #12]	; (80093f8 <FLASH_GetStatusRegister+0x44>)
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3710      	adds	r7, #16
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}
 80093f4:	20000988 	.word	0x20000988
 80093f8:	200006ec 	.word	0x200006ec

080093fc <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7ff ffd5 	bl	80093b4 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 800940a:	2200      	movs	r2, #0
 800940c:	2120      	movs	r1, #32
 800940e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009412:	f7f9 f8b5 	bl	8002580 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009416:	e005      	b.n	8009424 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f7ff ffcb 	bl	80093b4 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 800941e:	2001      	movs	r0, #1
 8009420:	f7f8 f910 	bl	8001644 <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009424:	4b07      	ldr	r3, [pc, #28]	; (8009444 <FLASH_Delay+0x48>)
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	b25b      	sxtb	r3, r3
 800942a:	2b00      	cmp	r3, #0
 800942c:	daf4      	bge.n	8009418 <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 800942e:	2201      	movs	r2, #1
 8009430:	2120      	movs	r1, #32
 8009432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009436:	f7f9 f8a3 	bl	8002580 <HAL_GPIO_WritePin>
}
 800943a:	bf00      	nop
 800943c:	3708      	adds	r7, #8
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	200006ec 	.word	0x200006ec

08009448 <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 8009448:	b480      	push	{r7}
 800944a:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 800944c:	4b05      	ldr	r3, [pc, #20]	; (8009464 <Data_rx+0x1c>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009454:	d101      	bne.n	800945a <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 8009456:	4b04      	ldr	r3, [pc, #16]	; (8009468 <Data_rx+0x20>)
 8009458:	e000      	b.n	800945c <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 800945a:	4b04      	ldr	r3, [pc, #16]	; (800946c <Data_rx+0x24>)
	}
}
 800945c:	4618      	mov	r0, r3
 800945e:	46bd      	mov	sp, r7
 8009460:	bc80      	pop	{r7}
 8009462:	4770      	bx	lr
 8009464:	20000008 	.word	0x20000008
 8009468:	200006f0 	.word	0x200006f0
 800946c:	200007f0 	.word	0x200007f0

08009470 <FLASH_GetPageSize>:

/**
  * @DESCRIPTION Returns the current page size.
  */
int FLASH_GetPageSize()
{
 8009470:	b480      	push	{r7}
 8009472:	af00      	add	r7, sp, #0
	return _264or256; //Return Page size
 8009474:	4b02      	ldr	r3, [pc, #8]	; (8009480 <FLASH_GetPageSize+0x10>)
 8009476:	681b      	ldr	r3, [r3, #0]
}
 8009478:	4618      	mov	r0, r3
 800947a:	46bd      	mov	sp, r7
 800947c:	bc80      	pop	{r7}
 800947e:	4770      	bx	lr
 8009480:	20000008 	.word	0x20000008

08009484 <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	4603      	mov	r3, r0
 800948c:	71fb      	strb	r3, [r7, #7]
 800948e:	460b      	mov	r3, r1
 8009490:	71bb      	strb	r3, [r7, #6]
 8009492:	4613      	mov	r3, r2
 8009494:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 8009496:	4a07      	ldr	r2, [pc, #28]	; (80094b4 <FLASH_SetAddress+0x30>)
 8009498:	79fb      	ldrb	r3, [r7, #7]
 800949a:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 800949c:	4a05      	ldr	r2, [pc, #20]	; (80094b4 <FLASH_SetAddress+0x30>)
 800949e:	79bb      	ldrb	r3, [r7, #6]
 80094a0:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 80094a2:	4a04      	ldr	r2, [pc, #16]	; (80094b4 <FLASH_SetAddress+0x30>)
 80094a4:	797b      	ldrb	r3, [r7, #5]
 80094a6:	7093      	strb	r3, [r2, #2]
}
 80094a8:	bf00      	nop
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bc80      	pop	{r7}
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	200006e8 	.word	0x200006e8

080094b8 <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 80094c0:	4b16      	ldr	r3, [pc, #88]	; (800951c <FLASH_IncAddress+0x64>)
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	041a      	lsls	r2, r3, #16
 80094c6:	4b15      	ldr	r3, [pc, #84]	; (800951c <FLASH_IncAddress+0x64>)
 80094c8:	785b      	ldrb	r3, [r3, #1]
 80094ca:	021b      	lsls	r3, r3, #8
 80094cc:	4413      	add	r3, r2
 80094ce:	4a13      	ldr	r2, [pc, #76]	; (800951c <FLASH_IncAddress+0x64>)
 80094d0:	7892      	ldrb	r2, [r2, #2]
 80094d2:	4413      	add	r3, r2
 80094d4:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4413      	add	r3, r2
 80094dc:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	4a0f      	ldr	r2, [pc, #60]	; (8009520 <FLASH_IncAddress+0x68>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	dd06      	ble.n	80094f4 <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 80094e6:	68fa      	ldr	r2, [r7, #12]
 80094e8:	4b0e      	ldr	r3, [pc, #56]	; (8009524 <FLASH_IncAddress+0x6c>)
 80094ea:	4413      	add	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 80094ee:	4b0e      	ldr	r3, [pc, #56]	; (8009528 <FLASH_IncAddress+0x70>)
 80094f0:	2201      	movs	r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	141b      	asrs	r3, r3, #16
 80094f8:	b2da      	uxtb	r2, r3
 80094fa:	4b08      	ldr	r3, [pc, #32]	; (800951c <FLASH_IncAddress+0x64>)
 80094fc:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	121b      	asrs	r3, r3, #8
 8009502:	b2da      	uxtb	r2, r3
 8009504:	4b05      	ldr	r3, [pc, #20]	; (800951c <FLASH_IncAddress+0x64>)
 8009506:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	b2da      	uxtb	r2, r3
 800950c:	4b03      	ldr	r3, [pc, #12]	; (800951c <FLASH_IncAddress+0x64>)
 800950e:	709a      	strb	r2, [r3, #2]
}
 8009510:	bf00      	nop
 8009512:	3714      	adds	r7, #20
 8009514:	46bd      	mov	sp, r7
 8009516:	bc80      	pop	{r7}
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	200006e8 	.word	0x200006e8
 8009520:	007ffffe 	.word	0x007ffffe
 8009524:	ff800001 	.word	0xff800001
 8009528:	200008f8 	.word	0x200008f8

0800952c <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 800952c:	b480      	push	{r7}
 800952e:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 8009530:	4b06      	ldr	r3, [pc, #24]	; (800954c <FLASH_GetAddress+0x20>)
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	041a      	lsls	r2, r3, #16
 8009536:	4b05      	ldr	r3, [pc, #20]	; (800954c <FLASH_GetAddress+0x20>)
 8009538:	785b      	ldrb	r3, [r3, #1]
 800953a:	021b      	lsls	r3, r3, #8
 800953c:	4413      	add	r3, r2
 800953e:	4a03      	ldr	r2, [pc, #12]	; (800954c <FLASH_GetAddress+0x20>)
 8009540:	7892      	ldrb	r2, [r2, #2]
 8009542:	4413      	add	r3, r2
}
 8009544:	4618      	mov	r0, r3
 8009546:	46bd      	mov	sp, r7
 8009548:	bc80      	pop	{r7}
 800954a:	4770      	bx	lr
 800954c:	200006e8 	.word	0x200006e8

08009550 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	4603      	mov	r3, r0
 8009558:	6039      	str	r1, [r7, #0]
 800955a:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 800955c:	4b0b      	ldr	r3, [pc, #44]	; (800958c <FLASH_Is_Available+0x3c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d001      	beq.n	8009568 <FLASH_Is_Available+0x18>
	{
		return 0;
 8009564:	2300      	movs	r3, #0
 8009566:	e00c      	b.n	8009582 <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 8009568:	f7ff ffe0 	bl	800952c <FLASH_GetAddress>
 800956c:	4602      	mov	r2, r0
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	4413      	add	r3, r2
 8009572:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800957a:	d301      	bcc.n	8009580 <FLASH_Is_Available+0x30>
	{
		return 0;
 800957c:	2300      	movs	r3, #0
 800957e:	e000      	b.n	8009582 <FLASH_Is_Available+0x32>
	}
	return 1;
 8009580:	2301      	movs	r3, #1
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	200008f8 	.word	0x200008f8

08009590 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 8009598:	23d2      	movs	r3, #210	; 0xd2
 800959a:	723b      	strb	r3, [r7, #8]
 800959c:	4b1a      	ldr	r3, [pc, #104]	; (8009608 <FLASH_READ_Page+0x78>)
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	727b      	strb	r3, [r7, #9]
 80095a2:	4b19      	ldr	r3, [pc, #100]	; (8009608 <FLASH_READ_Page+0x78>)
 80095a4:	785b      	ldrb	r3, [r3, #1]
 80095a6:	72bb      	strb	r3, [r7, #10]
 80095a8:	4b17      	ldr	r3, [pc, #92]	; (8009608 <FLASH_READ_Page+0x78>)
 80095aa:	789b      	ldrb	r3, [r3, #2]
 80095ac:	72fb      	strb	r3, [r7, #11]
 80095ae:	23ff      	movs	r3, #255	; 0xff
 80095b0:	733b      	strb	r3, [r7, #12]
 80095b2:	23ff      	movs	r3, #255	; 0xff
 80095b4:	737b      	strb	r3, [r7, #13]
 80095b6:	23ff      	movs	r3, #255	; 0xff
 80095b8:	73bb      	strb	r3, [r7, #14]
 80095ba:	23ff      	movs	r3, #255	; 0xff
 80095bc:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f7ff ff1c 	bl	80093fc <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80095c4:	2100      	movs	r1, #0
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff feb8 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 80095cc:	f107 0108 	add.w	r1, r7, #8
 80095d0:	f44f 7348 	mov.w	r3, #800	; 0x320
 80095d4:	2208      	movs	r2, #8
 80095d6:	480d      	ldr	r0, [pc, #52]	; (800960c <FLASH_READ_Page+0x7c>)
 80095d8:	f7fb ff4f 	bl	800547a <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 80095dc:	f7ff ff34 	bl	8009448 <Data_rx>
 80095e0:	4601      	mov	r1, r0
 80095e2:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <FLASH_READ_Page+0x80>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	b29a      	uxth	r2, r3
 80095e8:	f04f 33ff 	mov.w	r3, #4294967295
 80095ec:	4807      	ldr	r0, [pc, #28]	; (800960c <FLASH_READ_Page+0x7c>)
 80095ee:	f7fc f8a8 	bl	8005742 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80095f2:	2101      	movs	r1, #1
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f7ff fea1 	bl	800933c <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 80095fa:	f7ff ff25 	bl	8009448 <Data_rx>
 80095fe:	4603      	mov	r3, r0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	200006e8 	.word	0x200006e8
 800960c:	20000988 	.word	0x20000988
 8009610:	20000008 	.word	0x20000008

08009614 <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	2b01      	cmp	r3, #1
 8009622:	d102      	bne.n	800962a <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 8009624:	23d4      	movs	r3, #212	; 0xd4
 8009626:	73fb      	strb	r3, [r7, #15]
 8009628:	e004      	b.n	8009634 <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	2b02      	cmp	r3, #2
 800962e:	d101      	bne.n	8009634 <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 8009630:	23d6      	movs	r3, #214	; 0xd6
 8009632:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 8009634:	2300      	movs	r3, #0
 8009636:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 8009638:	7bfb      	ldrb	r3, [r7, #15]
 800963a:	723b      	strb	r3, [r7, #8]
 800963c:	23ff      	movs	r3, #255	; 0xff
 800963e:	727b      	strb	r3, [r7, #9]
 8009640:	23ff      	movs	r3, #255	; 0xff
 8009642:	72bb      	strb	r3, [r7, #10]
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	72fb      	strb	r3, [r7, #11]
 8009648:	23ff      	movs	r3, #255	; 0xff
 800964a:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f7ff fed5 	bl	80093fc <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009652:	2100      	movs	r1, #0
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7ff fe71 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 800965a:	f107 0108 	add.w	r1, r7, #8
 800965e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009662:	2205      	movs	r2, #5
 8009664:	480c      	ldr	r0, [pc, #48]	; (8009698 <FLASH_READ_BufferHF+0x84>)
 8009666:	f7fb ff08 	bl	800547a <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800966a:	f7ff feed 	bl	8009448 <Data_rx>
 800966e:	4601      	mov	r1, r0
 8009670:	4b0a      	ldr	r3, [pc, #40]	; (800969c <FLASH_READ_BufferHF+0x88>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	b29a      	uxth	r2, r3
 8009676:	f04f 33ff 	mov.w	r3, #4294967295
 800967a:	4807      	ldr	r0, [pc, #28]	; (8009698 <FLASH_READ_BufferHF+0x84>)
 800967c:	f7fc f861 	bl	8005742 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 8009680:	2101      	movs	r1, #1
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f7ff fe5a 	bl	800933c <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 8009688:	f7ff fede 	bl	8009448 <Data_rx>
 800968c:	4603      	mov	r3, r0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	20000988 	.word	0x20000988
 800969c:	20000008 	.word	0x20000008

080096a0 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	607a      	str	r2, [r7, #4]
 80096ac:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d102      	bne.n	80096ba <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 80096b4:	2358      	movs	r3, #88	; 0x58
 80096b6:	75fb      	strb	r3, [r7, #23]
 80096b8:	e004      	b.n	80096c4 <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2b02      	cmp	r3, #2
 80096be:	d101      	bne.n	80096c4 <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 80096c0:	2359      	movs	r3, #89	; 0x59
 80096c2:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 80096c4:	7dfb      	ldrb	r3, [r7, #23]
 80096c6:	743b      	strb	r3, [r7, #16]
 80096c8:	4b15      	ldr	r3, [pc, #84]	; (8009720 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	747b      	strb	r3, [r7, #17]
 80096ce:	4b14      	ldr	r3, [pc, #80]	; (8009720 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80096d0:	785b      	ldrb	r3, [r3, #1]
 80096d2:	74bb      	strb	r3, [r7, #18]
 80096d4:	4b12      	ldr	r3, [pc, #72]	; (8009720 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80096d6:	789b      	ldrb	r3, [r3, #2]
 80096d8:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 80096da:	68f8      	ldr	r0, [r7, #12]
 80096dc:	f7ff fe8e 	bl	80093fc <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80096e0:	2100      	movs	r1, #0
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f7ff fe2a 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 80096e8:	f107 0110 	add.w	r1, r7, #16
 80096ec:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80096f0:	2204      	movs	r2, #4
 80096f2:	480c      	ldr	r0, [pc, #48]	; (8009724 <FLASH_WRITE_ReadModifyWrite+0x84>)
 80096f4:	f7fb fec1 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	b29a      	uxth	r2, r3
 80096fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009700:	6879      	ldr	r1, [r7, #4]
 8009702:	4808      	ldr	r0, [pc, #32]	; (8009724 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009704:	f7fb feb9 	bl	800547a <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009708:	2101      	movs	r1, #1
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f7ff fe16 	bl	800933c <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f000 f86f 	bl	80097f4 <FLASH_ADDITIONAL_GetEPEbit>
 8009716:	4603      	mov	r3, r0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}
 8009720:	200006e8 	.word	0x200006e8
 8009724:	20000988 	.word	0x20000988

08009728 <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 8009734:	2302      	movs	r3, #2
 8009736:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 8009738:	7dfb      	ldrb	r3, [r7, #23]
 800973a:	743b      	strb	r3, [r7, #16]
 800973c:	4b15      	ldr	r3, [pc, #84]	; (8009794 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	747b      	strb	r3, [r7, #17]
 8009742:	4b14      	ldr	r3, [pc, #80]	; (8009794 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 8009744:	785b      	ldrb	r3, [r3, #1]
 8009746:	74bb      	strb	r3, [r7, #18]
 8009748:	2300      	movs	r3, #0
 800974a:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f7ff fe55 	bl	80093fc <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009752:	2100      	movs	r1, #0
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f7ff fdf1 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800975a:	f107 0110 	add.w	r1, r7, #16
 800975e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009762:	2204      	movs	r2, #4
 8009764:	480c      	ldr	r0, [pc, #48]	; (8009798 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 8009766:	f7fb fe88 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	b29a      	uxth	r2, r3
 800976e:	f04f 33ff 	mov.w	r3, #4294967295
 8009772:	68b9      	ldr	r1, [r7, #8]
 8009774:	4808      	ldr	r0, [pc, #32]	; (8009798 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 8009776:	f7fb fe80 	bl	800547a <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800977a:	2101      	movs	r1, #1
 800977c:	68f8      	ldr	r0, [r7, #12]
 800977e:	f7ff fddd 	bl	800933c <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f000 f836 	bl	80097f4 <FLASH_ADDITIONAL_GetEPEbit>
 8009788:	4603      	mov	r3, r0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3718      	adds	r7, #24
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	200006e8 	.word	0x200006e8
 8009798:	20000988 	.word	0x20000988

0800979c <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 80097a4:	2381      	movs	r3, #129	; 0x81
 80097a6:	733b      	strb	r3, [r7, #12]
 80097a8:	4b10      	ldr	r3, [pc, #64]	; (80097ec <FLASH_ERASE_Page+0x50>)
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	737b      	strb	r3, [r7, #13]
 80097ae:	4b0f      	ldr	r3, [pc, #60]	; (80097ec <FLASH_ERASE_Page+0x50>)
 80097b0:	785b      	ldrb	r3, [r3, #1]
 80097b2:	73bb      	strb	r3, [r7, #14]
 80097b4:	23ff      	movs	r3, #255	; 0xff
 80097b6:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f7ff fe1f 	bl	80093fc <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80097be:	2100      	movs	r1, #0
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f7ff fdbb 	bl	800933c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 80097c6:	f107 010c 	add.w	r1, r7, #12
 80097ca:	2364      	movs	r3, #100	; 0x64
 80097cc:	2204      	movs	r2, #4
 80097ce:	4808      	ldr	r0, [pc, #32]	; (80097f0 <FLASH_ERASE_Page+0x54>)
 80097d0:	f7fb fe53 	bl	800547a <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80097d4:	2101      	movs	r1, #1
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7ff fdb0 	bl	800933c <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 f809 	bl	80097f4 <FLASH_ADDITIONAL_GetEPEbit>
 80097e2:	4603      	mov	r3, r0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	200006e8 	.word	0x200006e8
 80097f0:	20000988 	.word	0x20000988

080097f4 <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7ff fdd9 	bl	80093b4 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 8009802:	4b05      	ldr	r3, [pc, #20]	; (8009818 <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 8009804:	785b      	ldrb	r3, [r3, #1]
 8009806:	115b      	asrs	r3, r3, #5
 8009808:	f003 0301 	and.w	r3, r3, #1
 800980c:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 800980e:	68fb      	ldr	r3, [r7, #12]

}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	200006ec 	.word	0x200006ec

0800981c <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b082      	sub	sp, #8
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009832:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	2200      	movs	r2, #0
 8009838:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009840:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	2200      	movs	r2, #0
 8009846:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	2200      	movs	r2, #0
 800984c:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009854:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	2210      	movs	r2, #16
 800985a:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2200      	movs	r2, #0
 8009860:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	2200      	movs	r2, #0
 8009866:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	2200      	movs	r2, #0
 800986c:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2207      	movs	r2, #7
 8009872:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	2200      	movs	r2, #0
 8009878:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2208      	movs	r2, #8
 800987e:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 8009880:	6838      	ldr	r0, [r7, #0]
 8009882:	f7fb fd72 	bl	800536a <HAL_SPI_Init>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d001      	beq.n	8009890 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e000      	b.n	8009892 <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3708      	adds	r7, #8
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b086      	sub	sp, #24
 80098a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80098a2:	1d3b      	adds	r3, r7, #4
 80098a4:	2200      	movs	r2, #0
 80098a6:	601a      	str	r2, [r3, #0]
 80098a8:	605a      	str	r2, [r3, #4]
 80098aa:	609a      	str	r2, [r3, #8]
 80098ac:	60da      	str	r2, [r3, #12]
 80098ae:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 80098b0:	f000 f832 	bl	8009918 <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 80098b4:	f000 f89a 	bl	80099ec <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 80098b8:	230b      	movs	r3, #11
 80098ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80098bc:	2301      	movs	r3, #1
 80098be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098c0:	2300      	movs	r3, #0
 80098c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80098c4:	2300      	movs	r3, #0
 80098c6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 80098c8:	1d3b      	adds	r3, r7, #4
 80098ca:	4619      	mov	r1, r3
 80098cc:	4810      	ldr	r0, [pc, #64]	; (8009910 <MX_GPIO_Init+0x74>)
 80098ce:	f7f8 fbbd 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 80098d2:	2310      	movs	r3, #16
 80098d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80098d6:	2301      	movs	r3, #1
 80098d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098da:	2300      	movs	r3, #0
 80098dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80098de:	2300      	movs	r3, #0
 80098e0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 80098e2:	1d3b      	adds	r3, r7, #4
 80098e4:	4619      	mov	r1, r3
 80098e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80098ea:	f7f8 fbaf 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 80098ee:	2301      	movs	r3, #1
 80098f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80098f2:	2301      	movs	r3, #1
 80098f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098f6:	2300      	movs	r3, #0
 80098f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80098fa:	2300      	movs	r3, #0
 80098fc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 80098fe:	1d3b      	adds	r3, r7, #4
 8009900:	4619      	mov	r1, r3
 8009902:	4804      	ldr	r0, [pc, #16]	; (8009914 <MX_GPIO_Init+0x78>)
 8009904:	f7f8 fba2 	bl	800204c <HAL_GPIO_Init>

}
 8009908:	bf00      	nop
 800990a:	3718      	adds	r7, #24
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	48000800 	.word	0x48000800
 8009914:	48000400 	.word	0x48000400

08009918 <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 8009918:	b480      	push	{r7}
 800991a:	b089      	sub	sp, #36	; 0x24
 800991c:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 800991e:	4a32      	ldr	r2, [pc, #200]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009920:	4b31      	ldr	r3, [pc, #196]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009924:	f043 0301 	orr.w	r3, r3, #1
 8009928:	64d3      	str	r3, [r2, #76]	; 0x4c
 800992a:	4b2f      	ldr	r3, [pc, #188]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800992c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	61fb      	str	r3, [r7, #28]
 8009934:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009936:	4a2c      	ldr	r2, [pc, #176]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009938:	4b2b      	ldr	r3, [pc, #172]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800993a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800993c:	f043 0302 	orr.w	r3, r3, #2
 8009940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009942:	4b29      	ldr	r3, [pc, #164]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009946:	f003 0302 	and.w	r3, r3, #2
 800994a:	61bb      	str	r3, [r7, #24]
 800994c:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 800994e:	4a26      	ldr	r2, [pc, #152]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009950:	4b25      	ldr	r3, [pc, #148]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009954:	f043 0304 	orr.w	r3, r3, #4
 8009958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800995a:	4b23      	ldr	r3, [pc, #140]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800995c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800995e:	f003 0304 	and.w	r3, r3, #4
 8009962:	617b      	str	r3, [r7, #20]
 8009964:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009966:	4a20      	ldr	r2, [pc, #128]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009968:	4b1f      	ldr	r3, [pc, #124]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800996a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800996c:	f043 0308 	orr.w	r3, r3, #8
 8009970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009972:	4b1d      	ldr	r3, [pc, #116]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009976:	f003 0308 	and.w	r3, r3, #8
 800997a:	613b      	str	r3, [r7, #16]
 800997c:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 800997e:	4a1a      	ldr	r2, [pc, #104]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009980:	4b19      	ldr	r3, [pc, #100]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009984:	f043 0310 	orr.w	r3, r3, #16
 8009988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800998a:	4b17      	ldr	r3, [pc, #92]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800998c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800998e:	f003 0310 	and.w	r3, r3, #16
 8009992:	60fb      	str	r3, [r7, #12]
 8009994:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009996:	4a14      	ldr	r2, [pc, #80]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 8009998:	4b13      	ldr	r3, [pc, #76]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 800999a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800999c:	f043 0320 	orr.w	r3, r3, #32
 80099a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80099a2:	4b11      	ldr	r3, [pc, #68]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099a6:	f003 0320 	and.w	r3, r3, #32
 80099aa:	60bb      	str	r3, [r7, #8]
 80099ac:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 80099ae:	4a0e      	ldr	r2, [pc, #56]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099b0:	4b0d      	ldr	r3, [pc, #52]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80099ba:	4b0b      	ldr	r3, [pc, #44]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099c2:	607b      	str	r3, [r7, #4]
 80099c4:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 80099c6:	4a08      	ldr	r2, [pc, #32]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099c8:	4b07      	ldr	r3, [pc, #28]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80099d2:	4b05      	ldr	r3, [pc, #20]	; (80099e8 <GPIO_RCC_Init+0xd0>)
 80099d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099da:	603b      	str	r3, [r7, #0]
 80099dc:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 80099de:	bf00      	nop
 80099e0:	3724      	adds	r7, #36	; 0x24
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bc80      	pop	{r7}
 80099e6:	4770      	bx	lr
 80099e8:	40021000 	.word	0x40021000

080099ec <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 80099f0:	2201      	movs	r2, #1
 80099f2:	2110      	movs	r1, #16
 80099f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099f8:	f7f8 fdc2 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 80099fc:	2200      	movs	r2, #0
 80099fe:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8009a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a06:	f7f8 fdbb 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	2101      	movs	r1, #1
 8009a0e:	4826      	ldr	r0, [pc, #152]	; (8009aa8 <GPIO_PIN_STATE_Init+0xbc>)
 8009a10:	f7f8 fdb6 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 8009a14:	2200      	movs	r2, #0
 8009a16:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8009a1a:	4823      	ldr	r0, [pc, #140]	; (8009aa8 <GPIO_PIN_STATE_Init+0xbc>)
 8009a1c:	f7f8 fdb0 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 8009a20:	2201      	movs	r2, #1
 8009a22:	210b      	movs	r1, #11
 8009a24:	4821      	ldr	r0, [pc, #132]	; (8009aac <GPIO_PIN_STATE_Init+0xc0>)
 8009a26:	f7f8 fdab 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 8009a30:	481e      	ldr	r0, [pc, #120]	; (8009aac <GPIO_PIN_STATE_Init+0xc0>)
 8009a32:	f7f8 fda5 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 8009a36:	2201      	movs	r2, #1
 8009a38:	2100      	movs	r1, #0
 8009a3a:	481d      	ldr	r0, [pc, #116]	; (8009ab0 <GPIO_PIN_STATE_Init+0xc4>)
 8009a3c:	f7f8 fda0 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 8009a40:	2200      	movs	r2, #0
 8009a42:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a46:	481a      	ldr	r0, [pc, #104]	; (8009ab0 <GPIO_PIN_STATE_Init+0xc4>)
 8009a48:	f7f8 fd9a 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	2100      	movs	r1, #0
 8009a50:	4818      	ldr	r0, [pc, #96]	; (8009ab4 <GPIO_PIN_STATE_Init+0xc8>)
 8009a52:	f7f8 fd95 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 8009a56:	2200      	movs	r2, #0
 8009a58:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a5c:	4815      	ldr	r0, [pc, #84]	; (8009ab4 <GPIO_PIN_STATE_Init+0xc8>)
 8009a5e:	f7f8 fd8f 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 8009a62:	2201      	movs	r2, #1
 8009a64:	2100      	movs	r1, #0
 8009a66:	4814      	ldr	r0, [pc, #80]	; (8009ab8 <GPIO_PIN_STATE_Init+0xcc>)
 8009a68:	f7f8 fd8a 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a72:	4811      	ldr	r0, [pc, #68]	; (8009ab8 <GPIO_PIN_STATE_Init+0xcc>)
 8009a74:	f7f8 fd84 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 8009a78:	2201      	movs	r2, #1
 8009a7a:	2100      	movs	r1, #0
 8009a7c:	480d      	ldr	r0, [pc, #52]	; (8009ab4 <GPIO_PIN_STATE_Init+0xc8>)
 8009a7e:	f7f8 fd7f 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 8009a82:	2200      	movs	r2, #0
 8009a84:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a88:	480a      	ldr	r0, [pc, #40]	; (8009ab4 <GPIO_PIN_STATE_Init+0xc8>)
 8009a8a:	f7f8 fd79 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 8009a8e:	2201      	movs	r2, #1
 8009a90:	2100      	movs	r1, #0
 8009a92:	4809      	ldr	r0, [pc, #36]	; (8009ab8 <GPIO_PIN_STATE_Init+0xcc>)
 8009a94:	f7f8 fd74 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a9e:	4806      	ldr	r0, [pc, #24]	; (8009ab8 <GPIO_PIN_STATE_Init+0xcc>)
 8009aa0:	f7f8 fd6e 	bl	8002580 <HAL_GPIO_WritePin>

}
 8009aa4:	bf00      	nop
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	48000400 	.word	0x48000400
 8009aac:	48000800 	.word	0x48000800
 8009ab0:	48000c00 	.word	0x48000c00
 8009ab4:	48001000 	.word	0x48001000
 8009ab8:	48001400 	.word	0x48001400

08009abc <MX_SPI1_Init>:
 * @brief SPI Init Function
 * @param non
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef MX_SPI1_Init(void)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = BMP_SPI_PORT;
 8009ac0:	4b1b      	ldr	r3, [pc, #108]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ac2:	4a1c      	ldr	r2, [pc, #112]	; (8009b34 <MX_SPI1_Init+0x78>)
 8009ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009ac6:	4b1a      	ldr	r3, [pc, #104]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ac8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009acc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009ace:	4b18      	ldr	r3, [pc, #96]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009ad4:	4b16      	ldr	r3, [pc, #88]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ad6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009ada:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009adc:	4b14      	ldr	r3, [pc, #80]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ade:	2200      	movs	r2, #0
 8009ae0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009ae2:	4b13      	ldr	r3, [pc, #76]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009ae8:	4b11      	ldr	r3, [pc, #68]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009aea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009aee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009af0:	4b0f      	ldr	r3, [pc, #60]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009af2:	2228      	movs	r2, #40	; 0x28
 8009af4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009af6:	4b0e      	ldr	r3, [pc, #56]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009af8:	2200      	movs	r2, #0
 8009afa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009afc:	4b0c      	ldr	r3, [pc, #48]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009afe:	2200      	movs	r2, #0
 8009b00:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b02:	4b0b      	ldr	r3, [pc, #44]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009b04:	2200      	movs	r2, #0
 8009b06:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009b08:	4b09      	ldr	r3, [pc, #36]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009b0a:	2207      	movs	r2, #7
 8009b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009b0e:	4b08      	ldr	r3, [pc, #32]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009b10:	2200      	movs	r2, #0
 8009b12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009b14:	4b06      	ldr	r3, [pc, #24]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009b16:	2208      	movs	r2, #8
 8009b18:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009b1a:	4805      	ldr	r0, [pc, #20]	; (8009b30 <MX_SPI1_Init+0x74>)
 8009b1c:	f7fb fc25 	bl	800536a <HAL_SPI_Init>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d001      	beq.n	8009b2a <MX_SPI1_Init+0x6e>
  {
    return HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e000      	b.n	8009b2c <MX_SPI1_Init+0x70>
  }
  return HAL_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	20000a10 	.word	0x20000a10
 8009b34:	40013000 	.word	0x40013000

08009b38 <Init_Control_Pins>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void Init_Control_Pins(void)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b3e:	1d3b      	adds	r3, r7, #4
 8009b40:	2200      	movs	r2, #0
 8009b42:	601a      	str	r2, [r3, #0]
 8009b44:	605a      	str	r2, [r3, #4]
 8009b46:	609a      	str	r2, [r3, #8]
 8009b48:	60da      	str	r2, [r3, #12]
 8009b4a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b4c:	4a12      	ldr	r2, [pc, #72]	; (8009b98 <Init_Control_Pins+0x60>)
 8009b4e:	4b12      	ldr	r3, [pc, #72]	; (8009b98 <Init_Control_Pins+0x60>)
 8009b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b52:	f043 0301 	orr.w	r3, r3, #1
 8009b56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b58:	4b0f      	ldr	r3, [pc, #60]	; (8009b98 <Init_Control_Pins+0x60>)
 8009b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b5c:	f003 0301 	and.w	r3, r3, #1
 8009b60:	603b      	str	r3, [r7, #0]
 8009b62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8009b64:	2201      	movs	r2, #1
 8009b66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b6e:	f7f8 fd07 	bl	8002580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8009b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b80:	2303      	movs	r3, #3
 8009b82:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8009b84:	1d3b      	adds	r3, r7, #4
 8009b86:	4619      	mov	r1, r3
 8009b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b8c:	f7f8 fa5e 	bl	800204c <HAL_GPIO_Init>

}
 8009b90:	bf00      	nop
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	40021000 	.word	0x40021000

08009b9c <BMP280_Init>:
 * 		   BMP280_Init_Preset_Mode(), BMP280_Init_Custom()
 * @param: BMP_InitStruct - struct containing the configuration values for initialising the sensor
 * @retval BMPStatus_t - return value showing the status of the function for error handling
 */
BMPStatus_t BMP280_Init(BMP_Init_Typedef * BMP_InitStruct)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
	//initialise SPI peripheral and control pins
	  MX_SPI1_Init();
 8009ba4:	f7ff ff8a 	bl	8009abc <MX_SPI1_Init>
	  Init_Control_Pins();
 8009ba8:	f7ff ffc6 	bl	8009b38 <Init_Control_Pins>
	//first attach an spi handler to the bmp sensor
#ifdef USE_SPI_1
		bmp.bmp_spi = &hspi1;
 8009bac:	4b2f      	ldr	r3, [pc, #188]	; (8009c6c <BMP280_Init+0xd0>)
 8009bae:	4a30      	ldr	r2, [pc, #192]	; (8009c70 <BMP280_Init+0xd4>)
 8009bb0:	621a      	str	r2, [r3, #32]
		bmp.bmp_spi = &hspi2;
#elif USE_SPI_3
		bmp.bmp_spi = &hspi3;
#endif
	//read device id to ensure device is online and functioning
		uint8_t dev_id = 0;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	73bb      	strb	r3, [r7, #14]
		uint8_t flag = BMP280_Get_ID(&dev_id);
 8009bb6:	f107 030e 	add.w	r3, r7, #14
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f000 f982 	bl	8009ec4 <BMP280_Get_ID>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	73fb      	strb	r3, [r7, #15]
		if( flag!= BMP_OK)
 8009bc4:	7bfb      	ldrb	r3, [r7, #15]
 8009bc6:	2b09      	cmp	r3, #9
 8009bc8:	d001      	beq.n	8009bce <BMP280_Init+0x32>
		{
			return flag;
 8009bca:	7bfb      	ldrb	r3, [r7, #15]
 8009bcc:	e04a      	b.n	8009c64 <BMP280_Init+0xc8>
		}
		//check device ID matches
		if(dev_id != BMP280_ID)
 8009bce:	7bbb      	ldrb	r3, [r7, #14]
 8009bd0:	2b58      	cmp	r3, #88	; 0x58
 8009bd2:	d001      	beq.n	8009bd8 <BMP280_Init+0x3c>
		{
			return BMP_DEVICE_CHECK_ERROR;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	e045      	b.n	8009c64 <BMP280_Init+0xc8>
		}
		//soft reset
		BMP280_Reset();
 8009bd8:	f000 f891 	bl	8009cfe <BMP280_Reset>
		//read factory trim values
		BMP280_Get_FactoryTrim(&bmp.Factory_Trim);
 8009bdc:	4825      	ldr	r0, [pc, #148]	; (8009c74 <BMP280_Init+0xd8>)
 8009bde:	f000 f97f 	bl	8009ee0 <BMP280_Get_FactoryTrim>
		//get init data
		bmp.Init = *BMP_InitStruct;
 8009be2:	4b22      	ldr	r3, [pc, #136]	; (8009c6c <BMP280_Init+0xd0>)
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	6810      	ldr	r0, [r2, #0]
 8009be8:	6018      	str	r0, [r3, #0]
 8009bea:	7912      	ldrb	r2, [r2, #4]
 8009bec:	711a      	strb	r2, [r3, #4]
		//write data to ctrl_meas register
		uint8_t ctrlmeasbyte = bmp.Init.BMP_Pressure_OverSample | bmp.Init.BMP_Temperature_OverSample;
 8009bee:	4b1f      	ldr	r3, [pc, #124]	; (8009c6c <BMP280_Init+0xd0>)
 8009bf0:	785a      	ldrb	r2, [r3, #1]
 8009bf2:	4b1e      	ldr	r3, [pc, #120]	; (8009c6c <BMP280_Init+0xd0>)
 8009bf4:	789b      	ldrb	r3, [r3, #2]
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	737b      	strb	r3, [r7, #13]
		uint8_t configbyte = bmp.Init.BMP_t_Standby | bmp.Init.BMP_IIR_FILTER_COEFFICIENTS;
 8009bfc:	4b1b      	ldr	r3, [pc, #108]	; (8009c6c <BMP280_Init+0xd0>)
 8009bfe:	78da      	ldrb	r2, [r3, #3]
 8009c00:	4b1a      	ldr	r3, [pc, #104]	; (8009c6c <BMP280_Init+0xd0>)
 8009c02:	791b      	ldrb	r3, [r3, #4]
 8009c04:	4313      	orrs	r3, r2
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	733b      	strb	r3, [r7, #12]
		flag = BMP280_Write_Register(ctrl_meas,1,&ctrlmeasbyte);
 8009c0a:	f107 030d 	add.w	r3, r7, #13
 8009c0e:	461a      	mov	r2, r3
 8009c10:	2101      	movs	r1, #1
 8009c12:	20f4      	movs	r0, #244	; 0xf4
 8009c14:	f000 f8ba 	bl	8009d8c <BMP280_Write_Register>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	2b09      	cmp	r3, #9
 8009c20:	d001      	beq.n	8009c26 <BMP280_Init+0x8a>
		{
			return flag;
 8009c22:	7bfb      	ldrb	r3, [r7, #15]
 8009c24:	e01e      	b.n	8009c64 <BMP280_Init+0xc8>
		}
		flag = BMP280_Write_Register(config,1,&configbyte);
 8009c26:	f107 030c 	add.w	r3, r7, #12
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	20f5      	movs	r0, #245	; 0xf5
 8009c30:	f000 f8ac 	bl	8009d8c <BMP280_Write_Register>
 8009c34:	4603      	mov	r3, r0
 8009c36:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
 8009c3a:	2b09      	cmp	r3, #9
 8009c3c:	d001      	beq.n	8009c42 <BMP280_Init+0xa6>
		{
			return flag;
 8009c3e:	7bfb      	ldrb	r3, [r7, #15]
 8009c40:	e010      	b.n	8009c64 <BMP280_Init+0xc8>
		}

		//in a seperate write, configure the power mode
		if(bmp.Init.BMP_Power_Mode != BMP280_CTRLMEAS_MODE_SLEEP)
 8009c42:	4b0a      	ldr	r3, [pc, #40]	; (8009c6c <BMP280_Init+0xd0>)
 8009c44:	781b      	ldrb	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d00b      	beq.n	8009c62 <BMP280_Init+0xc6>
		{
			flag = BMP280_Set_PowerMode(bmp.Init.BMP_Power_Mode);
 8009c4a:	4b08      	ldr	r3, [pc, #32]	; (8009c6c <BMP280_Init+0xd0>)
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f000 f86d 	bl	8009d2e <BMP280_Set_PowerMode>
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]
			if(flag != BMP_OK)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b09      	cmp	r3, #9
 8009c5c:	d001      	beq.n	8009c62 <BMP280_Init+0xc6>
			{
				return BMP_POWER_CONFIG_ERROR;
 8009c5e:	2307      	movs	r3, #7
 8009c60:	e000      	b.n	8009c64 <BMP280_Init+0xc8>
			}
		}
		return BMP_OK;
 8009c62:	2309      	movs	r3, #9
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	200009ec 	.word	0x200009ec
 8009c70:	20000a10 	.word	0x20000a10
 8009c74:	200009f4 	.word	0x200009f4

08009c78 <BMP280_Init_Preset_Mode>:
 * @param BMP_InitStruct
 *
 * @retval none
 */
void BMP280_Init_Preset_Mode(BMP_Opp_Mode_t BMP_MODE, BMP_Init_Typedef* BMP_InitStruct)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	4603      	mov	r3, r0
 8009c80:	6039      	str	r1, [r7, #0]
 8009c82:	71fb      	strb	r3, [r7, #7]
	switch(BMP_MODE)
 8009c84:	79fb      	ldrb	r3, [r7, #7]
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d014      	beq.n	8009cb4 <BMP280_Init_Preset_Mode+0x3c>
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d022      	beq.n	8009cd4 <BMP280_Init_Preset_Mode+0x5c>
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d000      	beq.n	8009c94 <BMP280_Init_Preset_Mode+0x1c>
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
			BMP_InitStruct->BMP_t_Standby = 0;
			break;
		default:
			break;
 8009c92:	e02f      	b.n	8009cf4 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	2203      	movs	r2, #3
 8009c98:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_16;
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	2214      	movs	r2, #20
 8009c9e:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_2;
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	2240      	movs	r2, #64	; 0x40
 8009ca4:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_4;
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2208      	movs	r2, #8
 8009caa:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_62_5;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	2220      	movs	r2, #32
 8009cb0:	70da      	strb	r2, [r3, #3]
			break;
 8009cb2:	e01f      	b.n	8009cf4 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	2203      	movs	r2, #3
 8009cb8:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_4;
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	220c      	movs	r2, #12
 8009cbe:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	2220      	movs	r2, #32
 8009cc4:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_16;
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2210      	movs	r2, #16
 8009cca:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_0_5;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	70da      	strb	r2, [r3, #3]
			break;
 8009cd2:	e00f      	b.n	8009cf4 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	2204      	movs	r2, #4
 8009cde:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = 0;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	70da      	strb	r2, [r3, #3]
			break;
 8009cf2:	bf00      	nop
	}
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bc80      	pop	{r7}
 8009cfc:	4770      	bx	lr

08009cfe <BMP280_Reset>:
 * @param none
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Reset(void)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b082      	sub	sp, #8
 8009d02:	af00      	add	r7, sp, #0
	uint8_t data = BMP280_Soft_Reset&0xFF;
 8009d04:	23b6      	movs	r3, #182	; 0xb6
 8009d06:	71fb      	strb	r3, [r7, #7]
	if(BMP280_Write_Register(Sreset,1,&data) != BMP_OK)
 8009d08:	1dfb      	adds	r3, r7, #7
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	2101      	movs	r1, #1
 8009d0e:	20e0      	movs	r0, #224	; 0xe0
 8009d10:	f000 f83c 	bl	8009d8c <BMP280_Write_Register>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b09      	cmp	r3, #9
 8009d18:	d001      	beq.n	8009d1e <BMP280_Reset+0x20>
	{
		return BMP_RESET_ERROR;
 8009d1a:	2302      	movs	r3, #2
 8009d1c:	e003      	b.n	8009d26 <BMP280_Reset+0x28>
	}
	HAL_Delay(4);
 8009d1e:	2004      	movs	r0, #4
 8009d20:	f7f7 fc90 	bl	8001644 <HAL_Delay>

	return BMP_OK;
 8009d24:	2309      	movs	r3, #9
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <BMP280_Set_PowerMode>:
 * @param mode
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Set_PowerMode(uint8_t mode)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b084      	sub	sp, #16
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	4603      	mov	r3, r0
 8009d36:	71fb      	strb	r3, [r7, #7]
	uint8_t reg =0;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Read_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009d3c:	f107 030f 	add.w	r3, r7, #15
 8009d40:	461a      	mov	r2, r3
 8009d42:	2101      	movs	r1, #1
 8009d44:	20f4      	movs	r0, #244	; 0xf4
 8009d46:	f000 f86f 	bl	8009e28 <BMP280_Read_Register>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b09      	cmp	r3, #9
 8009d4e:	d001      	beq.n	8009d54 <BMP280_Set_PowerMode+0x26>
	{
		return BMP_SPI_READ_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e016      	b.n	8009d82 <BMP280_Set_PowerMode+0x54>
	}
	//clear the old settings
	reg &= 0b11111100;
 8009d54:	7bfb      	ldrb	r3, [r7, #15]
 8009d56:	f023 0303 	bic.w	r3, r3, #3
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	73fb      	strb	r3, [r7, #15]
	//configure the new mode
	reg |= mode;
 8009d5e:	7bfa      	ldrb	r2, [r7, #15]
 8009d60:	79fb      	ldrb	r3, [r7, #7]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Write_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009d68:	f107 030f 	add.w	r3, r7, #15
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	2101      	movs	r1, #1
 8009d70:	20f4      	movs	r0, #244	; 0xf4
 8009d72:	f000 f80b 	bl	8009d8c <BMP280_Write_Register>
 8009d76:	4603      	mov	r3, r0
 8009d78:	2b09      	cmp	r3, #9
 8009d7a:	d001      	beq.n	8009d80 <BMP280_Set_PowerMode+0x52>
	{
		return BMP_Config_Error;
 8009d7c:	2304      	movs	r3, #4
 8009d7e:	e000      	b.n	8009d82 <BMP280_Set_PowerMode+0x54>
	}
	return BMP_OK;
 8009d80:	2309      	movs	r3, #9
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3710      	adds	r7, #16
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
	...

08009d8c <BMP280_Write_Register>:
 * @param data
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Write_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b086      	sub	sp, #24
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	4603      	mov	r3, r0
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
 8009d98:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = reg & BMP280_SPI_WRITE;
 8009d9a:	7bfb      	ldrb	r3, [r7, #15]
 8009d9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	75fb      	strb	r3, [r7, #23]
	__SPI_CS_ENABLE();
 8009da4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009da8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009dac:	695b      	ldr	r3, [r3, #20]
 8009dae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009db2:	6153      	str	r3, [r2, #20]
	 if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) != HAL_OK)
 8009db4:	4b1b      	ldr	r3, [pc, #108]	; (8009e24 <BMP280_Write_Register+0x98>)
 8009db6:	6a18      	ldr	r0, [r3, #32]
 8009db8:	f107 0117 	add.w	r1, r7, #23
 8009dbc:	2364      	movs	r3, #100	; 0x64
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	f7fb fb5b 	bl	800547a <HAL_SPI_Transmit>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d009      	beq.n	8009dde <BMP280_Write_Register+0x52>
	{
		 __SPI_CS_DISABLE();
 8009dca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009dce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009dd2:	695b      	ldr	r3, [r3, #20]
 8009dd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009dd8:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	e01d      	b.n	8009e1a <BMP280_Write_Register+0x8e>
	}
	 if(HAL_SPI_Transmit(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009dde:	4b11      	ldr	r3, [pc, #68]	; (8009e24 <BMP280_Write_Register+0x98>)
 8009de0:	6a18      	ldr	r0, [r3, #32]
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	b29a      	uxth	r2, r3
 8009de6:	2364      	movs	r3, #100	; 0x64
 8009de8:	6879      	ldr	r1, [r7, #4]
 8009dea:	f7fb fb46 	bl	800547a <HAL_SPI_Transmit>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d009      	beq.n	8009e08 <BMP280_Write_Register+0x7c>
	 {	 __SPI_CS_DISABLE();
 8009df4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009df8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009dfc:	695b      	ldr	r3, [r3, #20]
 8009dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e02:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009e04:	2300      	movs	r3, #0
 8009e06:	e008      	b.n	8009e1a <BMP280_Write_Register+0x8e>
	 }
	 __SPI_CS_DISABLE();
 8009e08:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009e0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e10:	695b      	ldr	r3, [r3, #20]
 8009e12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e16:	6153      	str	r3, [r2, #20]
	 return BMP_OK;
 8009e18:	2309      	movs	r3, #9
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3718      	adds	r7, #24
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	200009ec 	.word	0x200009ec

08009e28 <BMP280_Read_Register>:
 * @param data
 *
 * @retval none
 */
BMPStatus_t BMP280_Read_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b086      	sub	sp, #24
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	4603      	mov	r3, r0
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	607a      	str	r2, [r7, #4]
 8009e34:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = reg | BMP280_SPI_READ;
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
 8009e38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	75fb      	strb	r3, [r7, #23]
  	  __SPI_CS_ENABLE();
 8009e40:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009e44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e4e:	6153      	str	r3, [r2, #20]
	  if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) == HAL_OK)
 8009e50:	4b1b      	ldr	r3, [pc, #108]	; (8009ec0 <BMP280_Read_Register+0x98>)
 8009e52:	6a18      	ldr	r0, [r3, #32]
 8009e54:	f107 0117 	add.w	r1, r7, #23
 8009e58:	2364      	movs	r3, #100	; 0x64
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	f7fb fb0d 	bl	800547a <HAL_SPI_Transmit>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d114      	bne.n	8009e90 <BMP280_Read_Register+0x68>
	  {
		  if(HAL_SPI_Receive(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009e66:	4b16      	ldr	r3, [pc, #88]	; (8009ec0 <BMP280_Read_Register+0x98>)
 8009e68:	6a18      	ldr	r0, [r3, #32]
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	b29a      	uxth	r2, r3
 8009e6e:	2364      	movs	r3, #100	; 0x64
 8009e70:	6879      	ldr	r1, [r7, #4]
 8009e72:	f7fb fc66 	bl	8005742 <HAL_SPI_Receive>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d013      	beq.n	8009ea4 <BMP280_Read_Register+0x7c>
		  {
			  __SPI_CS_DISABLE();
 8009e7c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009e80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e84:	695b      	ldr	r3, [r3, #20]
 8009e86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e8a:	6153      	str	r3, [r2, #20]
			  return BMP_SPI_READ_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e012      	b.n	8009eb6 <BMP280_Read_Register+0x8e>
		  }

	  }else
		  {
		  __SPI_CS_DISABLE();
 8009e90:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009e94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e9e:	6153      	str	r3, [r2, #20]
		  return BMP_SPI_WRITE_ERROR;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	e008      	b.n	8009eb6 <BMP280_Read_Register+0x8e>
		  }

	  __SPI_CS_DISABLE();
 8009ea4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009ea8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009eac:	695b      	ldr	r3, [r3, #20]
 8009eae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009eb2:	6153      	str	r3, [r2, #20]
	  return BMP_OK;
 8009eb4:	2309      	movs	r3, #9
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3718      	adds	r7, #24
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop
 8009ec0:	200009ec 	.word	0x200009ec

08009ec4 <BMP280_Get_ID>:
 * @param dev_id
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_ID(uint8_t* dev_id)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
	 return BMP280_Read_Register(id,1,dev_id);
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	2101      	movs	r1, #1
 8009ed0:	20d0      	movs	r0, #208	; 0xd0
 8009ed2:	f7ff ffa9 	bl	8009e28 <BMP280_Read_Register>
 8009ed6:	4603      	mov	r3, r0
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3708      	adds	r7, #8
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <BMP280_Get_FactoryTrim>:
 * @param bmpt
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_FactoryTrim( BMP280_trim_t *bmpt)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b088      	sub	sp, #32
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
	uint8_t trim[24]= {0};
 8009ee8:	f107 0308 	add.w	r3, r7, #8
 8009eec:	2200      	movs	r2, #0
 8009eee:	601a      	str	r2, [r3, #0]
 8009ef0:	605a      	str	r2, [r3, #4]
 8009ef2:	609a      	str	r2, [r3, #8]
 8009ef4:	60da      	str	r2, [r3, #12]
 8009ef6:	611a      	str	r2, [r3, #16]
 8009ef8:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,24,trim);
 8009efa:	f107 0308 	add.w	r3, r7, #8
 8009efe:	461a      	mov	r2, r3
 8009f00:	2118      	movs	r1, #24
 8009f02:	2088      	movs	r0, #136	; 0x88
 8009f04:	f7ff ff90 	bl	8009e28 <BMP280_Read_Register>
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 8009f08:	7a7b      	ldrb	r3, [r7, #9]
 8009f0a:	021b      	lsls	r3, r3, #8
 8009f0c:	b21a      	sxth	r2, r3
 8009f0e:	7a3b      	ldrb	r3, [r7, #8]
 8009f10:	b21b      	sxth	r3, r3
 8009f12:	4313      	orrs	r3, r2
 8009f14:	b21b      	sxth	r3, r3
 8009f16:	b29a      	uxth	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 8009f1c:	7afb      	ldrb	r3, [r7, #11]
 8009f1e:	021b      	lsls	r3, r3, #8
 8009f20:	b21a      	sxth	r2, r3
 8009f22:	7abb      	ldrb	r3, [r7, #10]
 8009f24:	b21b      	sxth	r3, r3
 8009f26:	4313      	orrs	r3, r2
 8009f28:	b21a      	sxth	r2, r3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 8009f2e:	7b7b      	ldrb	r3, [r7, #13]
 8009f30:	b25b      	sxtb	r3, r3
 8009f32:	021b      	lsls	r3, r3, #8
 8009f34:	b21a      	sxth	r2, r3
 8009f36:	7b3b      	ldrb	r3, [r7, #12]
 8009f38:	b25b      	sxtb	r3, r3
 8009f3a:	b21b      	sxth	r3, r3
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	b21a      	sxth	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 8009f44:	7bfb      	ldrb	r3, [r7, #15]
 8009f46:	021b      	lsls	r3, r3, #8
 8009f48:	b21a      	sxth	r2, r3
 8009f4a:	7bbb      	ldrb	r3, [r7, #14]
 8009f4c:	b21b      	sxth	r3, r3
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	b21b      	sxth	r3, r3
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 8009f58:	7c7b      	ldrb	r3, [r7, #17]
 8009f5a:	021b      	lsls	r3, r3, #8
 8009f5c:	b21a      	sxth	r2, r3
 8009f5e:	7c3b      	ldrb	r3, [r7, #16]
 8009f60:	b21b      	sxth	r3, r3
 8009f62:	4313      	orrs	r3, r2
 8009f64:	b21a      	sxth	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 8009f6a:	7cfb      	ldrb	r3, [r7, #19]
 8009f6c:	021b      	lsls	r3, r3, #8
 8009f6e:	b21a      	sxth	r2, r3
 8009f70:	7cbb      	ldrb	r3, [r7, #18]
 8009f72:	b21b      	sxth	r3, r3
 8009f74:	4313      	orrs	r3, r2
 8009f76:	b21a      	sxth	r2, r3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 8009f7c:	7d7b      	ldrb	r3, [r7, #21]
 8009f7e:	021b      	lsls	r3, r3, #8
 8009f80:	b21a      	sxth	r2, r3
 8009f82:	7d3b      	ldrb	r3, [r7, #20]
 8009f84:	b21b      	sxth	r3, r3
 8009f86:	4313      	orrs	r3, r2
 8009f88:	b21a      	sxth	r2, r3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 8009f8e:	7dfb      	ldrb	r3, [r7, #23]
 8009f90:	021b      	lsls	r3, r3, #8
 8009f92:	b21a      	sxth	r2, r3
 8009f94:	7dbb      	ldrb	r3, [r7, #22]
 8009f96:	b21b      	sxth	r3, r3
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	b21a      	sxth	r2, r3
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 8009fa0:	7e7b      	ldrb	r3, [r7, #25]
 8009fa2:	021b      	lsls	r3, r3, #8
 8009fa4:	b21a      	sxth	r2, r3
 8009fa6:	7e3b      	ldrb	r3, [r7, #24]
 8009fa8:	b21b      	sxth	r3, r3
 8009faa:	4313      	orrs	r3, r2
 8009fac:	b21a      	sxth	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 8009fb2:	7efb      	ldrb	r3, [r7, #27]
 8009fb4:	021b      	lsls	r3, r3, #8
 8009fb6:	b21a      	sxth	r2, r3
 8009fb8:	7ebb      	ldrb	r3, [r7, #26]
 8009fba:	b21b      	sxth	r3, r3
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	b21a      	sxth	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 8009fc4:	7f7b      	ldrb	r3, [r7, #29]
 8009fc6:	021b      	lsls	r3, r3, #8
 8009fc8:	b21a      	sxth	r2, r3
 8009fca:	7f3b      	ldrb	r3, [r7, #28]
 8009fcc:	b21b      	sxth	r3, r3
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	b21a      	sxth	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 8009fd6:	7ffb      	ldrb	r3, [r7, #31]
 8009fd8:	021b      	lsls	r3, r3, #8
 8009fda:	b21a      	sxth	r2, r3
 8009fdc:	7fbb      	ldrb	r3, [r7, #30]
 8009fde:	b21b      	sxth	r3, r3
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	b21a      	sxth	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 8009fe8:	2309      	movs	r3, #9
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3720      	adds	r7, #32
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <BMP280_Force_Measure>:
 * @retval BMPStatus_t
 */
//======================== 8. Measurement Function Definitions =========================================

BMPStatus_t BMP280_Force_Measure(uint32_t* temp,uint32_t* pressure)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b084      	sub	sp, #16
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
 8009ffa:	6039      	str	r1, [r7, #0]
	//write forced mode to register
	BMP280_Set_PowerMode(BMP280_CTRLMEAS_MODE_FORCED);
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	f7ff fe96 	bl	8009d2e <BMP280_Set_PowerMode>
	//wait for device to finish converting
	uint8_t status;
	BMP280_Read_Register(ctrl_meas,1,&status);
 800a002:	f107 030f 	add.w	r3, r7, #15
 800a006:	461a      	mov	r2, r3
 800a008:	2101      	movs	r1, #1
 800a00a:	20f4      	movs	r0, #244	; 0xf4
 800a00c:	f7ff ff0c 	bl	8009e28 <BMP280_Read_Register>
	while((status&0b11) != 0)
 800a010:	e006      	b.n	800a020 <BMP280_Force_Measure+0x2e>
	{
		BMP280_Read_Register(ctrl_meas,1,&status);
 800a012:	f107 030f 	add.w	r3, r7, #15
 800a016:	461a      	mov	r2, r3
 800a018:	2101      	movs	r1, #1
 800a01a:	20f4      	movs	r0, #244	; 0xf4
 800a01c:	f7ff ff04 	bl	8009e28 <BMP280_Read_Register>
	while((status&0b11) != 0)
 800a020:	7bfb      	ldrb	r3, [r7, #15]
 800a022:	f003 0303 	and.w	r3, r3, #3
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1f3      	bne.n	800a012 <BMP280_Force_Measure+0x20>
	}
	//wait for control register to finish
	BMP280_Get_Measurements(temp,pressure);
 800a02a:	6839      	ldr	r1, [r7, #0]
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 f805 	bl	800a03c <BMP280_Get_Measurements>
	return BMP_OK;
 800a032:	2309      	movs	r3, #9
}
 800a034:	4618      	mov	r0, r3
 800a036:	3710      	adds	r7, #16
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <BMP280_Get_Measurements>:
 *
 * @retval BMPStatus_t
 */

BMPStatus_t BMP280_Get_Measurements(uint32_t* adc_Temp,uint32_t* adc_Press)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
	uint8_t data[6] = {0};
 800a046:	f107 030c 	add.w	r3, r7, #12
 800a04a:	2200      	movs	r2, #0
 800a04c:	601a      	str	r2, [r3, #0]
 800a04e:	809a      	strh	r2, [r3, #4]
	BMP280_Read_Register(press_msb,6,data);
 800a050:	f107 030c 	add.w	r3, r7, #12
 800a054:	461a      	mov	r2, r3
 800a056:	2106      	movs	r1, #6
 800a058:	20f7      	movs	r0, #247	; 0xf7
 800a05a:	f7ff fee5 	bl	8009e28 <BMP280_Read_Register>
	*adc_Temp = ((data[3]&0xFF)<<16)|((data[4]&0xFF)<<8)|((data[5]&0xF0));
 800a05e:	7bfb      	ldrb	r3, [r7, #15]
 800a060:	041a      	lsls	r2, r3, #16
 800a062:	7c3b      	ldrb	r3, [r7, #16]
 800a064:	021b      	lsls	r3, r3, #8
 800a066:	431a      	orrs	r2, r3
 800a068:	7c7b      	ldrb	r3, [r7, #17]
 800a06a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a06e:	4313      	orrs	r3, r2
 800a070:	461a      	mov	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	601a      	str	r2, [r3, #0]
	*adc_Temp= *adc_Temp>> 4;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	091a      	lsrs	r2, r3, #4
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	601a      	str	r2, [r3, #0]
	uint32_t temp= ((data[0]&0xFF)<<16)|((data[1]&0xFF)<<8)|((data[2]&0xFF))/16;
 800a080:	7b3b      	ldrb	r3, [r7, #12]
 800a082:	041a      	lsls	r2, r3, #16
 800a084:	7b7b      	ldrb	r3, [r7, #13]
 800a086:	021b      	lsls	r3, r3, #8
 800a088:	4313      	orrs	r3, r2
 800a08a:	7bba      	ldrb	r2, [r7, #14]
 800a08c:	0912      	lsrs	r2, r2, #4
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	4313      	orrs	r3, r2
 800a092:	617b      	str	r3, [r7, #20]
	*adc_Press = temp/16;
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	091a      	lsrs	r2, r3, #4
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	601a      	str	r2, [r3, #0]
	//convert to 20 bit unsigned integers
	return BMP_OK;
 800a09c:	2309      	movs	r3, #9
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3718      	adds	r7, #24
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <BMP280_Compensate_Temp>:
 * @param bmp_trim
 *
 * @retval int32_t
 */
int32_t BMP280_Compensate_Temp(int32_t T_val,int32_t* t_fine, BMP280_trim_t bmp_trim)
{
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	b480      	push	{r7}
 800a0aa:	b087      	sub	sp, #28
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	6039      	str	r1, [r7, #0]
 800a0b2:	f107 0120 	add.w	r1, r7, #32
 800a0b6:	e881 000c 	stmia.w	r1, {r2, r3}
	//compensate Temperature from datasheet
	int32_t var1 = (((T_val>>3)- ((int32_t)bmp_trim.dig_T1<<1))*((int32_t)bmp_trim.dig_T2))>>11;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	10da      	asrs	r2, r3, #3
 800a0be:	8c3b      	ldrh	r3, [r7, #32]
 800a0c0:	005b      	lsls	r3, r3, #1
 800a0c2:	1ad3      	subs	r3, r2, r3
 800a0c4:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800a0c8:	fb02 f303 	mul.w	r3, r2, r3
 800a0cc:	12db      	asrs	r3, r3, #11
 800a0ce:	617b      	str	r3, [r7, #20]
	int32_t var2 =  (((((T_val>>4) - ((int32_t)bmp_trim.dig_T1)) * ((T_val>>4) - ((int32_t)bmp_trim.dig_T1))) >> 12)*((int32_t)bmp_trim.dig_T3)) >> 14;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	111b      	asrs	r3, r3, #4
 800a0d4:	8c3a      	ldrh	r2, [r7, #32]
 800a0d6:	1a9b      	subs	r3, r3, r2
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	1112      	asrs	r2, r2, #4
 800a0dc:	8c39      	ldrh	r1, [r7, #32]
 800a0de:	1a52      	subs	r2, r2, r1
 800a0e0:	fb02 f303 	mul.w	r3, r2, r3
 800a0e4:	131b      	asrs	r3, r3, #12
 800a0e6:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800a0ea:	fb02 f303 	mul.w	r3, r2, r3
 800a0ee:	139b      	asrs	r3, r3, #14
 800a0f0:	613b      	str	r3, [r7, #16]
	int32_t temp = var1+var2; //for storage in global variable
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	60fb      	str	r3, [r7, #12]
	*t_fine = temp;
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	601a      	str	r2, [r3, #0]
	return (temp*5 +128)/256;
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	4613      	mov	r3, r2
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	4413      	add	r3, r2
 800a108:	3380      	adds	r3, #128	; 0x80
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	da00      	bge.n	800a110 <BMP280_Compensate_Temp+0x6a>
 800a10e:	33ff      	adds	r3, #255	; 0xff
 800a110:	121b      	asrs	r3, r3, #8
}
 800a112:	4618      	mov	r0, r3
 800a114:	371c      	adds	r7, #28
 800a116:	46bd      	mov	sp, r7
 800a118:	bc80      	pop	{r7}
 800a11a:	b002      	add	sp, #8
 800a11c:	4770      	bx	lr

0800a11e <BMP280_Compensate_Pressure>:
 * @param bmp_trim
 *
 * @retval uint32_t
 */
uint32_t BMP280_Compensate_Pressure(uint32_t P_val,int32_t t_fine,BMP280_trim_t bmp_trim)
{
 800a11e:	b082      	sub	sp, #8
 800a120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a124:	b09e      	sub	sp, #120	; 0x78
 800a126:	af00      	add	r7, sp, #0
 800a128:	65f8      	str	r0, [r7, #92]	; 0x5c
 800a12a:	65b9      	str	r1, [r7, #88]	; 0x58
 800a12c:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800a130:	e881 000c 	stmia.w	r1, {r2, r3}
	//Compensation formula
	int32_t var1 = (int64_t)t_fine - 128000;
 800a134:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a136:	f5a3 33fa 	sub.w	r3, r3, #128000	; 0x1f400
 800a13a:	677b      	str	r3, [r7, #116]	; 0x74
	int64_t var2 = var1*var1*((int64_t)(bmp_trim.dig_P6));
 800a13c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a13e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a140:	fb03 f302 	mul.w	r3, r3, r2
 800a144:	4619      	mov	r1, r3
 800a146:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a14a:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800a14e:	b21b      	sxth	r3, r3
 800a150:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a154:	fb03 f502 	mul.w	r5, r3, r2
 800a158:	fb01 f004 	mul.w	r0, r1, r4
 800a15c:	4428      	add	r0, r5
 800a15e:	fba1 3403 	umull	r3, r4, r1, r3
 800a162:	1902      	adds	r2, r0, r4
 800a164:	4614      	mov	r4, r2
 800a166:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 800a16a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var2 = var2 + (((int64_t)bmp_trim.dig_P4)<<35);
 800a16e:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 800a172:	b21b      	sxth	r3, r3
 800a174:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a178:	00db      	lsls	r3, r3, #3
 800a17a:	60fb      	str	r3, [r7, #12]
 800a17c:	2300      	movs	r3, #0
 800a17e:	60bb      	str	r3, [r7, #8]
 800a180:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a184:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a188:	18c9      	adds	r1, r1, r3
 800a18a:	eb42 0204 	adc.w	r2, r2, r4
 800a18e:	460b      	mov	r3, r1
 800a190:	4614      	mov	r4, r2
 800a192:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = ((var1 * var1 * (int64_t)bmp_trim.dig_P3)>>8) + ((var1 * (int64_t)bmp_trim.dig_P2)<<12);
 800a196:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a198:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a19a:	fb03 f302 	mul.w	r3, r3, r2
 800a19e:	4619      	mov	r1, r3
 800a1a0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a1a4:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	; 0xa2
 800a1a8:	b21b      	sxth	r3, r3
 800a1aa:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1ae:	fb03 f502 	mul.w	r5, r3, r2
 800a1b2:	fb01 f004 	mul.w	r0, r1, r4
 800a1b6:	4428      	add	r0, r5
 800a1b8:	fba1 3403 	umull	r3, r4, r1, r3
 800a1bc:	1902      	adds	r2, r0, r4
 800a1be:	4614      	mov	r4, r2
 800a1c0:	ea4f 2813 	mov.w	r8, r3, lsr #8
 800a1c4:	ea48 6804 	orr.w	r8, r8, r4, lsl #24
 800a1c8:	ea4f 2924 	mov.w	r9, r4, asr #8
 800a1cc:	4641      	mov	r1, r8
 800a1ce:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	; 0xa0
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1d6:	fb03 f302 	mul.w	r3, r3, r2
 800a1da:	031b      	lsls	r3, r3, #12
 800a1dc:	440b      	add	r3, r1
 800a1de:	677b      	str	r3, [r7, #116]	; 0x74
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bmp_trim.dig_P1)>>33;
 800a1e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1e2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1e6:	1c19      	adds	r1, r3, #0
 800a1e8:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800a1ec:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	f04f 0400 	mov.w	r4, #0
 800a1f6:	fb03 f502 	mul.w	r5, r3, r2
 800a1fa:	fb01 f004 	mul.w	r0, r1, r4
 800a1fe:	4428      	add	r0, r5
 800a200:	fba1 3403 	umull	r3, r4, r1, r3
 800a204:	1902      	adds	r2, r0, r4
 800a206:	4614      	mov	r4, r2
 800a208:	1062      	asrs	r2, r4, #1
 800a20a:	603a      	str	r2, [r7, #0]
 800a20c:	17e3      	asrs	r3, r4, #31
 800a20e:	607b      	str	r3, [r7, #4]
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	677b      	str	r3, [r7, #116]	; 0x74
	//check for divide by 0 error
	if(var1 == 0)return 0;
 800a214:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a216:	2b00      	cmp	r3, #0
 800a218:	d101      	bne.n	800a21e <BMP280_Compensate_Pressure+0x100>
 800a21a:	2300      	movs	r3, #0
 800a21c:	e0d9      	b.n	800a3d2 <BMP280_Compensate_Pressure+0x2b4>
	int64_t P = 1048576 - (int32_t)P_val;
 800a21e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a220:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800a224:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a228:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	P = (((P<<31)-var2)*3125)/var1;
 800a22c:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a230:	07e2      	lsls	r2, r4, #31
 800a232:	657a      	str	r2, [r7, #84]	; 0x54
 800a234:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a236:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800a23a:	657a      	str	r2, [r7, #84]	; 0x54
 800a23c:	07db      	lsls	r3, r3, #31
 800a23e:	653b      	str	r3, [r7, #80]	; 0x50
 800a240:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a244:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a248:	1ac9      	subs	r1, r1, r3
 800a24a:	eb62 0204 	sbc.w	r2, r2, r4
 800a24e:	460b      	mov	r3, r1
 800a250:	4614      	mov	r4, r2
 800a252:	18db      	adds	r3, r3, r3
 800a254:	eb44 0404 	adc.w	r4, r4, r4
 800a258:	185b      	adds	r3, r3, r1
 800a25a:	eb44 0402 	adc.w	r4, r4, r2
 800a25e:	01a0      	lsls	r0, r4, #6
 800a260:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a262:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a264:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800a268:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a26a:	0198      	lsls	r0, r3, #6
 800a26c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a26e:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800a272:	eb18 0803 	adds.w	r8, r8, r3
 800a276:	eb49 0904 	adc.w	r9, r9, r4
 800a27a:	4643      	mov	r3, r8
 800a27c:	464c      	mov	r4, r9
 800a27e:	00a0      	lsls	r0, r4, #2
 800a280:	6278      	str	r0, [r7, #36]	; 0x24
 800a282:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a284:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a288:	6278      	str	r0, [r7, #36]	; 0x24
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	623b      	str	r3, [r7, #32]
 800a28e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a292:	185b      	adds	r3, r3, r1
 800a294:	eb44 0402 	adc.w	r4, r4, r2
 800a298:	00a0      	lsls	r0, r4, #2
 800a29a:	61f8      	str	r0, [r7, #28]
 800a29c:	69f8      	ldr	r0, [r7, #28]
 800a29e:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a2a2:	61f8      	str	r0, [r7, #28]
 800a2a4:	009b      	lsls	r3, r3, #2
 800a2a6:	61bb      	str	r3, [r7, #24]
 800a2a8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a2ac:	eb13 0801 	adds.w	r8, r3, r1
 800a2b0:	eb44 0902 	adc.w	r9, r4, r2
 800a2b4:	4640      	mov	r0, r8
 800a2b6:	4649      	mov	r1, r9
 800a2b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2ba:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a2be:	461a      	mov	r2, r3
 800a2c0:	4623      	mov	r3, r4
 800a2c2:	f7f6 ff71 	bl	80011a8 <__aeabi_ldivmod>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	460c      	mov	r4, r1
 800a2ca:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((int64_t)(bmp_trim.dig_P9)) * (P>>13) * (P>>13)) >> 25;
 800a2ce:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800a2d2:	b218      	sxth	r0, r3
 800a2d4:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800a2d8:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a2dc:	0b5a      	lsrs	r2, r3, #13
 800a2de:	64ba      	str	r2, [r7, #72]	; 0x48
 800a2e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2e2:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800a2e6:	64ba      	str	r2, [r7, #72]	; 0x48
 800a2e8:	1363      	asrs	r3, r4, #13
 800a2ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2ec:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a2f0:	4623      	mov	r3, r4
 800a2f2:	fb03 f201 	mul.w	r2, r3, r1
 800a2f6:	462b      	mov	r3, r5
 800a2f8:	fb00 f303 	mul.w	r3, r0, r3
 800a2fc:	441a      	add	r2, r3
 800a2fe:	4623      	mov	r3, r4
 800a300:	fba0 3403 	umull	r3, r4, r0, r3
 800a304:	4422      	add	r2, r4
 800a306:	4614      	mov	r4, r2
 800a308:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a30c:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800a310:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800a314:	ea4f 3b62 	mov.w	fp, r2, asr #13
 800a318:	fb0a f104 	mul.w	r1, sl, r4
 800a31c:	fb03 f20b 	mul.w	r2, r3, fp
 800a320:	440a      	add	r2, r1
 800a322:	fba3 340a 	umull	r3, r4, r3, sl
 800a326:	4422      	add	r2, r4
 800a328:	4614      	mov	r4, r2
 800a32a:	0e5a      	lsrs	r2, r3, #25
 800a32c:	643a      	str	r2, [r7, #64]	; 0x40
 800a32e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a330:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800a334:	643a      	str	r2, [r7, #64]	; 0x40
 800a336:	1663      	asrs	r3, r4, #25
 800a338:	647b      	str	r3, [r7, #68]	; 0x44
 800a33a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a33c:	677b      	str	r3, [r7, #116]	; 0x74
	var2 = (((int64_t)(bmp_trim.dig_P8)) * P) >> 19;
 800a33e:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800a342:	b21b      	sxth	r3, r3
 800a344:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a348:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a34a:	fb04 f102 	mul.w	r1, r4, r2
 800a34e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a350:	fb03 f202 	mul.w	r2, r3, r2
 800a354:	440a      	add	r2, r1
 800a356:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a358:	fba1 3403 	umull	r3, r4, r1, r3
 800a35c:	4422      	add	r2, r4
 800a35e:	4614      	mov	r4, r2
 800a360:	0cda      	lsrs	r2, r3, #19
 800a362:	613a      	str	r2, [r7, #16]
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800a36a:	613a      	str	r2, [r7, #16]
 800a36c:	14e3      	asrs	r3, r4, #19
 800a36e:	617b      	str	r3, [r7, #20]
 800a370:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a374:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	P = ((P + var1 + var2) >> 8) + (((int64_t)(bmp_trim.dig_P7))<<4);
 800a378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a37a:	4619      	mov	r1, r3
 800a37c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a380:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a384:	18c9      	adds	r1, r1, r3
 800a386:	eb42 0204 	adc.w	r2, r2, r4
 800a38a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a38e:	185b      	adds	r3, r3, r1
 800a390:	eb44 0402 	adc.w	r4, r4, r2
 800a394:	0a1a      	lsrs	r2, r3, #8
 800a396:	63ba      	str	r2, [r7, #56]	; 0x38
 800a398:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a39a:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a39e:	63ba      	str	r2, [r7, #56]	; 0x38
 800a3a0:	1223      	asrs	r3, r4, #8
 800a3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3a4:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 800a3a8:	b21b      	sxth	r3, r3
 800a3aa:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a3ae:	0122      	lsls	r2, r4, #4
 800a3b0:	637a      	str	r2, [r7, #52]	; 0x34
 800a3b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a3b4:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800a3b8:	637a      	str	r2, [r7, #52]	; 0x34
 800a3ba:	011b      	lsls	r3, r3, #4
 800a3bc:	633b      	str	r3, [r7, #48]	; 0x30
 800a3be:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800a3c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a3c6:	185b      	adds	r3, r3, r1
 800a3c8:	eb44 0402 	adc.w	r4, r4, r2
 800a3cc:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	return (uint32_t)P;
 800a3d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3778      	adds	r7, #120	; 0x78
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3dc:	b002      	add	sp, #8
 800a3de:	4770      	bx	lr

0800a3e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b098      	sub	sp, #96	; 0x60
 800a3e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//reset code before init
	htim2.Instance = TIM2;
 800a3e6:	4b63      	ldr	r3, [pc, #396]	; (800a574 <MX_TIM2_Init+0x194>)
 800a3e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a3ec:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 800a3ee:	4861      	ldr	r0, [pc, #388]	; (800a574 <MX_TIM2_Init+0x194>)
 800a3f0:	f7fb ff00 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim2,TIM_CHANNEL_1);
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	485f      	ldr	r0, [pc, #380]	; (800a574 <MX_TIM2_Init+0x194>)
 800a3f8:	f7fc f8dc 	bl	80065b4 <HAL_TIM_IC_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim2) != HAL_OK)
 800a3fc:	485d      	ldr	r0, [pc, #372]	; (800a574 <MX_TIM2_Init+0x194>)
 800a3fe:	f7fb fe75 	bl	80060ec <HAL_TIM_Base_DeInit>
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d001      	beq.n	800a40c <MX_TIM2_Init+0x2c>
	{
			return GPS_Init_Periph_Config_Error;
 800a408:	2306      	movs	r3, #6
 800a40a:	e0ae      	b.n	800a56a <MX_TIM2_Init+0x18a>
	}
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a40c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a410:	2200      	movs	r2, #0
 800a412:	601a      	str	r2, [r3, #0]
 800a414:	605a      	str	r2, [r3, #4]
 800a416:	609a      	str	r2, [r3, #8]
 800a418:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a41a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a41e:	2200      	movs	r2, #0
 800a420:	601a      	str	r2, [r3, #0]
 800a422:	605a      	str	r2, [r3, #4]
 800a424:	609a      	str	r2, [r3, #8]
 800a426:	60da      	str	r2, [r3, #12]
 800a428:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a42a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a42e:	2200      	movs	r2, #0
 800a430:	601a      	str	r2, [r3, #0]
 800a432:	605a      	str	r2, [r3, #4]
 800a434:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a436:	f107 0314 	add.w	r3, r7, #20
 800a43a:	2200      	movs	r2, #0
 800a43c:	601a      	str	r2, [r3, #0]
 800a43e:	605a      	str	r2, [r3, #4]
 800a440:	609a      	str	r2, [r3, #8]
 800a442:	60da      	str	r2, [r3, #12]
 800a444:	611a      	str	r2, [r3, #16]
 800a446:	615a      	str	r2, [r3, #20]
 800a448:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a44a:	1d3b      	adds	r3, r7, #4
 800a44c:	2200      	movs	r2, #0
 800a44e:	601a      	str	r2, [r3, #0]
 800a450:	605a      	str	r2, [r3, #4]
 800a452:	609a      	str	r2, [r3, #8]
 800a454:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a456:	4b47      	ldr	r3, [pc, #284]	; (800a574 <MX_TIM2_Init+0x194>)
 800a458:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a45c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800a45e:	4b45      	ldr	r3, [pc, #276]	; (800a574 <MX_TIM2_Init+0x194>)
 800a460:	2201      	movs	r2, #1
 800a462:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a464:	4b43      	ldr	r3, [pc, #268]	; (800a574 <MX_TIM2_Init+0x194>)
 800a466:	2200      	movs	r2, #0
 800a468:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800a46a:	4b42      	ldr	r3, [pc, #264]	; (800a574 <MX_TIM2_Init+0x194>)
 800a46c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a470:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a472:	4b40      	ldr	r3, [pc, #256]	; (800a574 <MX_TIM2_Init+0x194>)
 800a474:	2200      	movs	r2, #0
 800a476:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a478:	4b3e      	ldr	r3, [pc, #248]	; (800a574 <MX_TIM2_Init+0x194>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a47e:	483d      	ldr	r0, [pc, #244]	; (800a574 <MX_TIM2_Init+0x194>)
 800a480:	f7fb fe09 	bl	8006096 <HAL_TIM_Base_Init>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d001      	beq.n	800a48e <MX_TIM2_Init+0xae>
  {
	  return HAL_ERROR;
 800a48a:	2301      	movs	r3, #1
 800a48c:	e06d      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a48e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a492:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a494:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a498:	4619      	mov	r1, r3
 800a49a:	4836      	ldr	r0, [pc, #216]	; (800a574 <MX_TIM2_Init+0x194>)
 800a49c:	f7fc fb34 	bl	8006b08 <HAL_TIM_ConfigClockSource>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d001      	beq.n	800a4aa <MX_TIM2_Init+0xca>
  {
   return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e05f      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800a4aa:	4832      	ldr	r0, [pc, #200]	; (800a574 <MX_TIM2_Init+0x194>)
 800a4ac:	f7fb fecc 	bl	8006248 <HAL_TIM_OC_Init>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d001      	beq.n	800a4ba <MX_TIM2_Init+0xda>
  {
   return HAL_ERROR;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	e057      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800a4ba:	482e      	ldr	r0, [pc, #184]	; (800a574 <MX_TIM2_Init+0x194>)
 800a4bc:	f7fc f846 	bl	800654c <HAL_TIM_IC_Init>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d001      	beq.n	800a4ca <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e04f      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a4ca:	2304      	movs	r3, #4
 800a4cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800a4ce:	2360      	movs	r3, #96	; 0x60
 800a4d0:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800a4da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a4de:	4619      	mov	r1, r3
 800a4e0:	4824      	ldr	r0, [pc, #144]	; (800a574 <MX_TIM2_Init+0x194>)
 800a4e2:	f7fc fbca 	bl	8006c7a <HAL_TIM_SlaveConfigSynchro>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <MX_TIM2_Init+0x110>
  {
   return HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e03c      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a4f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	481d      	ldr	r0, [pc, #116]	; (800a574 <MX_TIM2_Init+0x194>)
 800a500:	f7fd f9f4 	bl	80078ec <HAL_TIMEx_MasterConfigSynchronization>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d001      	beq.n	800a50e <MX_TIM2_Init+0x12e>
  {
   return HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	e02d      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800a50e:	2300      	movs	r3, #0
 800a510:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 800a512:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800a516:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800a518:	2302      	movs	r3, #2
 800a51a:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a51c:	2300      	movs	r3, #0
 800a51e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a520:	f107 0314 	add.w	r3, r7, #20
 800a524:	2200      	movs	r2, #0
 800a526:	4619      	mov	r1, r3
 800a528:	4812      	ldr	r0, [pc, #72]	; (800a574 <MX_TIM2_Init+0x194>)
 800a52a:	f7fc f9d3 	bl	80068d4 <HAL_TIM_OC_ConfigChannel>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e018      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a538:	2300      	movs	r3, #0
 800a53a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a53c:	2301      	movs	r3, #1
 800a53e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a540:	2300      	movs	r3, #0
 800a542:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800a544:	2300      	movs	r3, #0
 800a546:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a548:	1d3b      	adds	r3, r7, #4
 800a54a:	2204      	movs	r2, #4
 800a54c:	4619      	mov	r1, r3
 800a54e:	4809      	ldr	r0, [pc, #36]	; (800a574 <MX_TIM2_Init+0x194>)
 800a550:	f7fc fa3e 	bl	80069d0 <HAL_TIM_IC_ConfigChannel>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d001      	beq.n	800a55e <MX_TIM2_Init+0x17e>
  {
   return HAL_ERROR;
 800a55a:	2301      	movs	r3, #1
 800a55c:	e005      	b.n	800a56a <MX_TIM2_Init+0x18a>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 800a55e:	4b05      	ldr	r3, [pc, #20]	; (800a574 <MX_TIM2_Init+0x194>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f06f 0201 	mvn.w	r2, #1
 800a566:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3760      	adds	r7, #96	; 0x60
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	200013c4 	.word	0x200013c4

0800a578 <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800a57c:	4b14      	ldr	r3, [pc, #80]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a57e:	4a15      	ldr	r2, [pc, #84]	; (800a5d4 <MX_UART4_Init+0x5c>)
 800a580:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800a582:	4b13      	ldr	r3, [pc, #76]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a584:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a588:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a58a:	4b11      	ldr	r3, [pc, #68]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a58c:	2200      	movs	r2, #0
 800a58e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a590:	4b0f      	ldr	r3, [pc, #60]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a592:	2200      	movs	r2, #0
 800a594:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a596:	4b0e      	ldr	r3, [pc, #56]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a598:	2200      	movs	r2, #0
 800a59a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a59c:	4b0c      	ldr	r3, [pc, #48]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a59e:	220c      	movs	r2, #12
 800a5a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a5a2:	4b0b      	ldr	r3, [pc, #44]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a5a8:	4b09      	ldr	r3, [pc, #36]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a5ae:	4b08      	ldr	r3, [pc, #32]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a5b4:	4b06      	ldr	r3, [pc, #24]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a5ba:	4805      	ldr	r0, [pc, #20]	; (800a5d0 <MX_UART4_Init+0x58>)
 800a5bc:	f7fd fa8b 	bl	8007ad6 <HAL_UART_Init>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e000      	b.n	800a5cc <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800a5ca:	2300      	movs	r3, #0
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	20001344 	.word	0x20001344
 800a5d4:	40004c00 	.word	0x40004c00

0800a5d8 <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 800a5de:	4b44      	ldr	r3, [pc, #272]	; (800a6f0 <MX_DMA_Init+0x118>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d00d      	beq.n	800a602 <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 800a5e6:	4b43      	ldr	r3, [pc, #268]	; (800a6f4 <MX_DMA_Init+0x11c>)
 800a5e8:	4a41      	ldr	r2, [pc, #260]	; (800a6f0 <MX_DMA_Init+0x118>)
 800a5ea:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800a5ec:	4b41      	ldr	r3, [pc, #260]	; (800a6f4 <MX_DMA_Init+0x11c>)
 800a5ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5f0:	4a41      	ldr	r2, [pc, #260]	; (800a6f8 <MX_DMA_Init+0x120>)
 800a5f2:	6812      	ldr	r2, [r2, #0]
 800a5f4:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 800a5f6:	4b3f      	ldr	r3, [pc, #252]	; (800a6f4 <MX_DMA_Init+0x11c>)
 800a5f8:	2205      	movs	r2, #5
 800a5fa:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 800a5fc:	483d      	ldr	r0, [pc, #244]	; (800a6f4 <MX_DMA_Init+0x11c>)
 800a5fe:	f7f7 fa89 	bl	8001b14 <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 800a602:	4b3e      	ldr	r3, [pc, #248]	; (800a6fc <MX_DMA_Init+0x124>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d00d      	beq.n	800a626 <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 800a60a:	4b3d      	ldr	r3, [pc, #244]	; (800a700 <MX_DMA_Init+0x128>)
 800a60c:	4a3b      	ldr	r2, [pc, #236]	; (800a6fc <MX_DMA_Init+0x124>)
 800a60e:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 800a610:	4b3b      	ldr	r3, [pc, #236]	; (800a700 <MX_DMA_Init+0x128>)
 800a612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a614:	4a38      	ldr	r2, [pc, #224]	; (800a6f8 <MX_DMA_Init+0x120>)
 800a616:	6812      	ldr	r2, [r2, #0]
 800a618:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 800a61a:	4b39      	ldr	r3, [pc, #228]	; (800a700 <MX_DMA_Init+0x128>)
 800a61c:	2203      	movs	r2, #3
 800a61e:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 800a620:	4837      	ldr	r0, [pc, #220]	; (800a700 <MX_DMA_Init+0x128>)
 800a622:	f7f7 fa77 	bl	8001b14 <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a626:	4a37      	ldr	r2, [pc, #220]	; (800a704 <MX_DMA_Init+0x12c>)
 800a628:	4b36      	ldr	r3, [pc, #216]	; (800a704 <MX_DMA_Init+0x12c>)
 800a62a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a62c:	f043 0302 	orr.w	r3, r3, #2
 800a630:	6493      	str	r3, [r2, #72]	; 0x48
 800a632:	4b34      	ldr	r3, [pc, #208]	; (800a704 <MX_DMA_Init+0x12c>)
 800a634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a636:	f003 0302 	and.w	r3, r3, #2
 800a63a:	607b      	str	r3, [r7, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a63e:	4a31      	ldr	r2, [pc, #196]	; (800a704 <MX_DMA_Init+0x12c>)
 800a640:	4b30      	ldr	r3, [pc, #192]	; (800a704 <MX_DMA_Init+0x12c>)
 800a642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a644:	f043 0301 	orr.w	r3, r3, #1
 800a648:	6493      	str	r3, [r2, #72]	; 0x48
 800a64a:	4b2e      	ldr	r3, [pc, #184]	; (800a704 <MX_DMA_Init+0x12c>)
 800a64c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	603b      	str	r3, [r7, #0]
 800a654:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800a656:	4b2c      	ldr	r3, [pc, #176]	; (800a708 <MX_DMA_Init+0x130>)
 800a658:	4a2c      	ldr	r2, [pc, #176]	; (800a70c <MX_DMA_Init+0x134>)
 800a65a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 800a65c:	4b2a      	ldr	r3, [pc, #168]	; (800a708 <MX_DMA_Init+0x130>)
 800a65e:	2200      	movs	r2, #0
 800a660:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800a662:	4b29      	ldr	r3, [pc, #164]	; (800a708 <MX_DMA_Init+0x130>)
 800a664:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a668:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800a66a:	4b27      	ldr	r3, [pc, #156]	; (800a708 <MX_DMA_Init+0x130>)
 800a66c:	2240      	movs	r2, #64	; 0x40
 800a66e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800a670:	4b25      	ldr	r3, [pc, #148]	; (800a708 <MX_DMA_Init+0x130>)
 800a672:	2280      	movs	r2, #128	; 0x80
 800a674:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a676:	4b24      	ldr	r3, [pc, #144]	; (800a708 <MX_DMA_Init+0x130>)
 800a678:	2200      	movs	r2, #0
 800a67a:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a67c:	4b22      	ldr	r3, [pc, #136]	; (800a708 <MX_DMA_Init+0x130>)
 800a67e:	2200      	movs	r2, #0
 800a680:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 800a682:	4b21      	ldr	r3, [pc, #132]	; (800a708 <MX_DMA_Init+0x130>)
 800a684:	2200      	movs	r2, #0
 800a686:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800a688:	4b1f      	ldr	r3, [pc, #124]	; (800a708 <MX_DMA_Init+0x130>)
 800a68a:	2200      	movs	r2, #0
 800a68c:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800a68e:	481e      	ldr	r0, [pc, #120]	; (800a708 <MX_DMA_Init+0x130>)
 800a690:	f7f7 f988 	bl	80019a4 <HAL_DMA_Init>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d001      	beq.n	800a69e <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e024      	b.n	800a6e8 <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 800a69e:	4b15      	ldr	r3, [pc, #84]	; (800a6f4 <MX_DMA_Init+0x11c>)
 800a6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800a6a6:	4b16      	ldr	r3, [pc, #88]	; (800a700 <MX_DMA_Init+0x128>)
 800a6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 800a6ae:	4b16      	ldr	r3, [pc, #88]	; (800a708 <MX_DMA_Init+0x130>)
 800a6b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	200b      	movs	r0, #11
 800a6bc:	f7f7 f919 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a6c0:	200b      	movs	r0, #11
 800a6c2:	f7f7 f932 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2100      	movs	r1, #0
 800a6ca:	203a      	movs	r0, #58	; 0x3a
 800a6cc:	f7f7 f911 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 800a6d0:	203a      	movs	r0, #58	; 0x3a
 800a6d2:	f7f7 f92a 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	2100      	movs	r1, #0
 800a6da:	203c      	movs	r0, #60	; 0x3c
 800a6dc:	f7f7 f909 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800a6e0:	203c      	movs	r0, #60	; 0x3c
 800a6e2:	f7f7 f922 	bl	800192a <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 800a6e6:	2300      	movs	r3, #0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	40020458 	.word	0x40020458
 800a6f4:	20000a74 	.word	0x20000a74
 800a6f8:	40020400 	.word	0x40020400
 800a6fc:	40020430 	.word	0x40020430
 800a700:	20001c08 	.word	0x20001c08
 800a704:	40021000 	.word	0x40021000
 800a708:	20000af8 	.word	0x20000af8
 800a70c:	40020008 	.word	0x40020008

0800a710 <GPS_Log_Begin>:
//}

//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(GPS_Handle_Typedef* hgps)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
		log_gps = SET;
 800a718:	4b25      	ldr	r3, [pc, #148]	; (800a7b0 <GPS_Log_Begin+0xa0>)
 800a71a:	2201      	movs	r2, #1
 800a71c:	701a      	strb	r2, [r3, #0]
	  __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	6812      	ldr	r2, [r2, #0]
 800a728:	6812      	ldr	r2, [r2, #0]
 800a72a:	6812      	ldr	r2, [r2, #0]
 800a72c:	f042 0210 	orr.w	r2, r2, #16
 800a730:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	6812      	ldr	r2, [r2, #0]
 800a73e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a740:	6812      	ldr	r2, [r2, #0]
 800a742:	6812      	ldr	r2, [r2, #0]
 800a744:	f042 0202 	orr.w	r2, r2, #2
 800a748:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	689b      	ldr	r3, [r3, #8]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	f003 0302 	and.w	r3, r3, #2
 800a756:	2b02      	cmp	r3, #2
 800a758:	d105      	bne.n	800a766 <GPS_Log_Begin+0x56>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f06f 0202 	mvn.w	r2, #2
 800a764:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800a766:	4b13      	ldr	r3, [pc, #76]	; (800a7b4 <GPS_Log_Begin+0xa4>)
 800a768:	2200      	movs	r2, #0
 800a76a:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	6892      	ldr	r2, [r2, #8]
 800a776:	6812      	ldr	r2, [r2, #0]
 800a778:	68d2      	ldr	r2, [r2, #12]
 800a77a:	f042 0202 	orr.w	r2, r2, #2
 800a77e:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	2100      	movs	r1, #0
 800a786:	4618      	mov	r0, r3
 800a788:	f7fb fd92 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	4618      	mov	r0, r3
 800a792:	f7fb fd05 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(hgps->gps_huart,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a79e:	4906      	ldr	r1, [pc, #24]	; (800a7b8 <GPS_Log_Begin+0xa8>)
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	f7fd fbf7 	bl	8007f94 <HAL_UART_Receive_DMA>

}
 800a7a6:	bf00      	nop
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	20002450 	.word	0x20002450
 800a7b4:	20000b40 	.word	0x20000b40
 800a7b8:	20000b44 	.word	0x20000b44

0800a7bc <GPS_Log_Stop>:

void GPS_Log_Stop(GPS_Handle_Typedef* hgps)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
	  log_gps = RESET;
 800a7c4:	4b21      	ldr	r3, [pc, #132]	; (800a84c <GPS_Log_Stop+0x90>)
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800a7ca:	4b21      	ldr	r3, [pc, #132]	; (800a850 <GPS_Log_Stop+0x94>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	701a      	strb	r2, [r3, #0]

	  HAL_UART_DMAStop(hgps->gps_huart);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7fd fcf9 	bl	80081cc <HAL_UART_DMAStop>
	  __HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	6812      	ldr	r2, [r2, #0]
 800a7e4:	6812      	ldr	r2, [r2, #0]
 800a7e6:	6812      	ldr	r2, [r2, #0]
 800a7e8:	f022 0210 	bic.w	r2, r2, #16
 800a7ec:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_DISABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	6812      	ldr	r2, [r2, #0]
 800a7fa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a7fc:	6812      	ldr	r2, [r2, #0]
 800a7fe:	6812      	ldr	r2, [r2, #0]
 800a800:	f022 0202 	bic.w	r2, r2, #2
 800a804:	601a      	str	r2, [r3, #0]

	  HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fb fcf2 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	  HAL_TIM_OC_Stop_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2100      	movs	r1, #0
 800a816:	4618      	mov	r0, r3
 800a818:	f7fb fde8 	bl	80063ec <HAL_TIM_OC_Stop_IT>
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	f003 0302 	and.w	r3, r3, #2
 800a828:	2b02      	cmp	r3, #2
 800a82a:	d105      	bne.n	800a838 <GPS_Log_Stop+0x7c>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f06f 0202 	mvn.w	r2, #2
 800a836:	611a      	str	r2, [r3, #16]

	  }
	  hgps->gps_htim->Instance->CNT = 0;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	2200      	movs	r2, #0
 800a840:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("nop");
 800a842:	bf00      	nop
	  __NOP();
}
 800a844:	bf00      	nop
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	20002450 	.word	0x20002450
 800a850:	20000aec 	.word	0x20000aec

0800a854 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800a85e:	683a      	ldr	r2, [r7, #0]
 800a860:	2100      	movs	r1, #0
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f005 f83f 	bl	800f8e6 <memset>
}
 800a868:	bf00      	nop
 800a86a:	3708      	adds	r7, #8
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b088      	sub	sp, #32
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800a878:	2300      	movs	r3, #0
 800a87a:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 800a87c:	2300      	movs	r3, #0
 800a87e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 800a880:	2300      	movs	r3, #0
 800a882:	61bb      	str	r3, [r7, #24]
 800a884:	e00d      	b.n	800a8a2 <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	3302      	adds	r3, #2
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	4413      	add	r3, r2
 800a88e:	7819      	ldrb	r1, [r3, #0]
 800a890:	f107 020c 	add.w	r2, r7, #12
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	4413      	add	r3, r2
 800a898:	460a      	mov	r2, r1
 800a89a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	3301      	adds	r3, #1
 800a8a0:	61bb      	str	r3, [r7, #24]
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	ddee      	ble.n	800a886 <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800a8a8:	f107 030c 	add.w	r3, r7, #12
 800a8ac:	492c      	ldr	r1, [pc, #176]	; (800a960 <is_valid+0xf0>)
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7f5 fc8e 	bl	80001d0 <strcmp>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d019      	beq.n	800a8ee <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800a8ba:	f107 030c 	add.w	r3, r7, #12
 800a8be:	4929      	ldr	r1, [pc, #164]	; (800a964 <is_valid+0xf4>)
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f7f5 fc85 	bl	80001d0 <strcmp>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d00d      	beq.n	800a8e8 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 800a8cc:	f107 030c 	add.w	r3, r7, #12
 800a8d0:	4925      	ldr	r1, [pc, #148]	; (800a968 <is_valid+0xf8>)
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7f5 fc7c 	bl	80001d0 <strcmp>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d001      	beq.n	800a8e2 <is_valid+0x72>
			{
				return -1;
 800a8de:	23ff      	movs	r3, #255	; 0xff
 800a8e0:	e039      	b.n	800a956 <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 800a8e2:	2302      	movs	r3, #2
 800a8e4:	77fb      	strb	r3, [r7, #31]
 800a8e6:	e004      	b.n	800a8f2 <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 800a8e8:	2303      	movs	r3, #3
 800a8ea:	77fb      	strb	r3, [r7, #31]
 800a8ec:	e001      	b.n	800a8f2 <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 800a8f6:	e008      	b.n	800a90a <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	b29a      	uxth	r2, r3
 800a8fe:	8afb      	ldrh	r3, [r7, #22]
 800a900:	4053      	eors	r3, r2
 800a902:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	3301      	adds	r3, #1
 800a908:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	2b2a      	cmp	r3, #42	; 0x2a
 800a910:	d1f2      	bne.n	800a8f8 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	3301      	adds	r3, #1
 800a916:	607b      	str	r3, [r7, #4]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	781b      	ldrb	r3, [r3, #0]
 800a91c:	4618      	mov	r0, r3
 800a91e:	f000 f825 	bl	800a96c <char_to_hex>
 800a922:	4603      	mov	r3, r0
 800a924:	011b      	lsls	r3, r3, #4
 800a926:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	3301      	adds	r3, #1
 800a92c:	607b      	str	r3, [r7, #4]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	4618      	mov	r0, r3
 800a934:	f000 f81a 	bl	800a96c <char_to_hex>
 800a938:	4603      	mov	r3, r0
 800a93a:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 800a93c:	7d7b      	ldrb	r3, [r7, #21]
 800a93e:	b29a      	uxth	r2, r3
 800a940:	7d3b      	ldrb	r3, [r7, #20]
 800a942:	b29b      	uxth	r3, r3
 800a944:	4413      	add	r3, r2
 800a946:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 800a948:	8afa      	ldrh	r2, [r7, #22]
 800a94a:	8a7b      	ldrh	r3, [r7, #18]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d001      	beq.n	800a954 <is_valid+0xe4>
	{
		return -1;
 800a950:	23ff      	movs	r3, #255	; 0xff
 800a952:	e000      	b.n	800a956 <is_valid+0xe6>
	}

	return flag;
 800a954:	7ffb      	ldrb	r3, [r7, #31]
}
 800a956:	4618      	mov	r0, r3
 800a958:	3720      	adds	r7, #32
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	bf00      	nop
 800a960:	08017368 	.word	0x08017368
 800a964:	0801736c 	.word	0x0801736c
 800a968:	08017370 	.word	0x08017370

0800a96c <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	4603      	mov	r3, r0
 800a974:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 800a976:	79fb      	ldrb	r3, [r7, #7]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d101      	bne.n	800a980 <char_to_hex+0x14>
	{
		return 0;
 800a97c:	2300      	movs	r3, #0
 800a97e:	e01e      	b.n	800a9be <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	2b2f      	cmp	r3, #47	; 0x2f
 800a984:	d906      	bls.n	800a994 <char_to_hex+0x28>
 800a986:	79fb      	ldrb	r3, [r7, #7]
 800a988:	2b39      	cmp	r3, #57	; 0x39
 800a98a:	d803      	bhi.n	800a994 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 800a98c:	79fb      	ldrb	r3, [r7, #7]
 800a98e:	3b30      	subs	r3, #48	; 0x30
 800a990:	b2db      	uxtb	r3, r3
 800a992:	e014      	b.n	800a9be <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 800a994:	79fb      	ldrb	r3, [r7, #7]
 800a996:	2b60      	cmp	r3, #96	; 0x60
 800a998:	d906      	bls.n	800a9a8 <char_to_hex+0x3c>
 800a99a:	79fb      	ldrb	r3, [r7, #7]
 800a99c:	2b66      	cmp	r3, #102	; 0x66
 800a99e:	d803      	bhi.n	800a9a8 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 800a9a0:	79fb      	ldrb	r3, [r7, #7]
 800a9a2:	3b57      	subs	r3, #87	; 0x57
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	e00a      	b.n	800a9be <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 800a9a8:	79fb      	ldrb	r3, [r7, #7]
 800a9aa:	2b40      	cmp	r3, #64	; 0x40
 800a9ac:	d906      	bls.n	800a9bc <char_to_hex+0x50>
 800a9ae:	79fb      	ldrb	r3, [r7, #7]
 800a9b0:	2b46      	cmp	r3, #70	; 0x46
 800a9b2:	d803      	bhi.n	800a9bc <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 800a9b4:	79fb      	ldrb	r3, [r7, #7]
 800a9b6:	3b37      	subs	r3, #55	; 0x37
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	e000      	b.n	800a9be <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 800a9bc:	23ff      	movs	r3, #255	; 0xff
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	370c      	adds	r7, #12
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bc80      	pop	{r7}
 800a9c6:	4770      	bx	lr

0800a9c8 <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b088      	sub	sp, #32
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 800a9d0:	2000      	movs	r0, #0
 800a9d2:	f007 fa85 	bl	8011ee0 <time>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800a9da:	f107 030c 	add.w	r3, r7, #12
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f004 fc62 	bl	800f2a8 <localtime>
 800a9e4:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 800a9e6:	bf00      	nop
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	607a      	str	r2, [r7, #4]
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	2b2c      	cmp	r3, #44	; 0x2c
 800a9f2:	d1f9      	bne.n	800a9e8 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	1c5a      	adds	r2, r3, #1
 800a9f8:	607a      	str	r2, [r7, #4]
 800a9fa:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	61fb      	str	r3, [r7, #28]
 800aa00:	e011      	b.n	800aa26 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	4413      	add	r3, r2
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	2b2c      	cmp	r3, #44	; 0x2c
 800aa0c:	d108      	bne.n	800aa20 <parse_ZDA+0x58>
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	3301      	adds	r3, #1
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	4413      	add	r3, r2
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	2b2c      	cmp	r3, #44	; 0x2c
 800aa1a:	d101      	bne.n	800aa20 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 800aa1c:	23ff      	movs	r3, #255	; 0xff
 800aa1e:	e094      	b.n	800ab4a <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	3301      	adds	r3, #1
 800aa24:	61fb      	str	r3, [r7, #28]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f7f5 fbdc 	bl	80001e4 <strlen>
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d8e6      	bhi.n	800aa02 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4413      	add	r3, r2
 800aa42:	005b      	lsls	r3, r3, #1
 800aa44:	461a      	mov	r2, r3
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	3b30      	subs	r3, #48	; 0x30
 800aa4e:	4413      	add	r3, r2
 800aa50:	1c9a      	adds	r2, r3, #2
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	3302      	adds	r3, #2
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aa60:	4613      	mov	r3, r2
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	4413      	add	r3, r2
 800aa66:	005b      	lsls	r3, r3, #1
 800aa68:	461a      	mov	r2, r3
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	3303      	adds	r3, #3
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	3b30      	subs	r3, #48	; 0x30
 800aa72:	4413      	add	r3, r2
 800aa74:	1e5a      	subs	r2, r3, #1
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	3304      	adds	r3, #4
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aa84:	4613      	mov	r3, r2
 800aa86:	009b      	lsls	r3, r3, #2
 800aa88:	4413      	add	r3, r2
 800aa8a:	005b      	lsls	r3, r3, #1
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	3305      	adds	r3, #5
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	3b30      	subs	r3, #48	; 0x30
 800aa96:	4413      	add	r3, r2
 800aa98:	1e5a      	subs	r2, r3, #1
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 800aa9e:	bf00      	nop
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	1c5a      	adds	r2, r3, #1
 800aaa4:	607a      	str	r2, [r7, #4]
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	2b2c      	cmp	r3, #44	; 0x2c
 800aaaa:	d1f9      	bne.n	800aaa0 <parse_ZDA+0xd8>
	temp = ZDAstring;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aab8:	4613      	mov	r3, r2
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	005b      	lsls	r3, r3, #1
 800aac0:	461a      	mov	r2, r3
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	3301      	adds	r3, #1
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	3b30      	subs	r3, #48	; 0x30
 800aaca:	441a      	add	r2, r3
 800aacc:	69bb      	ldr	r3, [r7, #24]
 800aace:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	3303      	adds	r3, #3
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800aada:	4613      	mov	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4413      	add	r3, r2
 800aae0:	005b      	lsls	r3, r3, #1
 800aae2:	461a      	mov	r2, r3
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	3304      	adds	r3, #4
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	3b30      	subs	r3, #48	; 0x30
 800aaec:	4413      	add	r3, r2
 800aaee:	1e5a      	subs	r2, r3, #1
 800aaf0:	69bb      	ldr	r3, [r7, #24]
 800aaf2:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	3306      	adds	r3, #6
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	3b30      	subs	r3, #48	; 0x30
 800aafc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ab00:	fb02 f203 	mul.w	r2, r2, r3
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	3307      	adds	r3, #7
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	3b30      	subs	r3, #48	; 0x30
 800ab0c:	2164      	movs	r1, #100	; 0x64
 800ab0e:	fb01 f303 	mul.w	r3, r1, r3
 800ab12:	18d1      	adds	r1, r2, r3
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	3308      	adds	r3, #8
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ab1e:	4613      	mov	r3, r2
 800ab20:	009b      	lsls	r3, r3, #2
 800ab22:	4413      	add	r3, r2
 800ab24:	005b      	lsls	r3, r3, #1
 800ab26:	18ca      	adds	r2, r1, r3
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	3309      	adds	r3, #9
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	3b30      	subs	r3, #48	; 0x30
 800ab30:	4413      	add	r3, r2
 800ab32:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 800ab3a:	69b8      	ldr	r0, [r7, #24]
 800ab3c:	f004 ffbc 	bl	800fab8 <mktime>
 800ab40:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	4a03      	ldr	r2, [pc, #12]	; (800ab54 <parse_ZDA+0x18c>)
 800ab46:	6013      	str	r3, [r2, #0]
	return 0;
 800ab48:	2300      	movs	r3, #0
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3720      	adds	r7, #32
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	bf00      	nop
 800ab54:	20000ae8 	.word	0x20000ae8

0800ab58 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 800ab58:	b5b0      	push	{r4, r5, r7, lr}
 800ab5a:	b086      	sub	sp, #24
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 800ab60:	2300      	movs	r3, #0
 800ab62:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	3306      	adds	r3, #6
 800ab68:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ab72:	e002      	b.n	800ab7a <Parse_GLL+0x22>
	{
		count++;
 800ab74:	7dbb      	ldrb	r3, [r7, #22]
 800ab76:	3301      	adds	r3, #1
 800ab78:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	607a      	str	r2, [r7, #4]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	2b2c      	cmp	r3, #44	; 0x2c
 800ab84:	d1f6      	bne.n	800ab74 <Parse_GLL+0x1c>
	}
	if((count > 0))
 800ab86:	7dbb      	ldrb	r3, [r7, #22]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d02e      	beq.n	800abea <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 800ab8c:	7dbb      	ldrb	r3, [r7, #22]
 800ab8e:	693a      	ldr	r2, [r7, #16]
 800ab90:	4413      	add	r3, r2
 800ab92:	2200      	movs	r2, #0
 800ab94:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 800ab96:	7dbb      	ldrb	r3, [r7, #22]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	75bb      	strb	r3, [r7, #22]
 800ab9c:	7dbb      	ldrb	r3, [r7, #22]
 800ab9e:	693a      	ldr	r2, [r7, #16]
 800aba0:	4413      	add	r3, r2
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	2b53      	cmp	r3, #83	; 0x53
 800aba6:	d102      	bne.n	800abae <Parse_GLL+0x56>
 800aba8:	f04f 33ff 	mov.w	r3, #4294967295
 800abac:	e000      	b.n	800abb0 <Parse_GLL+0x58>
 800abae:	2301      	movs	r3, #1
 800abb0:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 800abb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7f5 fcc4 	bl	8000544 <__aeabi_i2d>
 800abbc:	4604      	mov	r4, r0
 800abbe:	460d      	mov	r5, r1
 800abc0:	6938      	ldr	r0, [r7, #16]
 800abc2:	f004 fb3f 	bl	800f244 <atof>
 800abc6:	4602      	mov	r2, r0
 800abc8:	460b      	mov	r3, r1
 800abca:	4620      	mov	r0, r4
 800abcc:	4629      	mov	r1, r5
 800abce:	f7f5 fd1f 	bl	8000610 <__aeabi_dmul>
 800abd2:	4603      	mov	r3, r0
 800abd4:	460c      	mov	r4, r1
 800abd6:	4618      	mov	r0, r3
 800abd8:	4621      	mov	r1, r4
 800abda:	f7f6 f811 	bl	8000c00 <__aeabi_d2f>
 800abde:	4602      	mov	r2, r0
 800abe0:	4b28      	ldr	r3, [pc, #160]	; (800ac84 <Parse_GLL+0x12c>)
 800abe2:	601a      	str	r2, [r3, #0]
		flag++;
 800abe4:	7dfb      	ldrb	r3, [r7, #23]
 800abe6:	3301      	adds	r3, #1
 800abe8:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800abea:	bf00      	nop
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	1c5a      	adds	r2, r3, #1
 800abf0:	607a      	str	r2, [r7, #4]
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	2b2c      	cmp	r3, #44	; 0x2c
 800abf6:	d1f9      	bne.n	800abec <Parse_GLL+0x94>
	temp = GLLstring;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	613b      	str	r3, [r7, #16]
	count = 0;
 800abfc:	2300      	movs	r3, #0
 800abfe:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ac00:	e002      	b.n	800ac08 <Parse_GLL+0xb0>
	{
			count++;
 800ac02:	7dbb      	ldrb	r3, [r7, #22]
 800ac04:	3301      	adds	r3, #1
 800ac06:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	607a      	str	r2, [r7, #4]
 800ac0e:	781b      	ldrb	r3, [r3, #0]
 800ac10:	2b2c      	cmp	r3, #44	; 0x2c
 800ac12:	d1f6      	bne.n	800ac02 <Parse_GLL+0xaa>
	}
	if((count > 0))
 800ac14:	7dbb      	ldrb	r3, [r7, #22]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d02e      	beq.n	800ac78 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 800ac1a:	7dbb      	ldrb	r3, [r7, #22]
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	4413      	add	r3, r2
 800ac20:	2200      	movs	r2, #0
 800ac22:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 800ac24:	7dbb      	ldrb	r3, [r7, #22]
 800ac26:	3301      	adds	r3, #1
 800ac28:	75bb      	strb	r3, [r7, #22]
 800ac2a:	7dbb      	ldrb	r3, [r7, #22]
 800ac2c:	693a      	ldr	r2, [r7, #16]
 800ac2e:	4413      	add	r3, r2
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	2b57      	cmp	r3, #87	; 0x57
 800ac34:	d102      	bne.n	800ac3c <Parse_GLL+0xe4>
 800ac36:	f04f 33ff 	mov.w	r3, #4294967295
 800ac3a:	e000      	b.n	800ac3e <Parse_GLL+0xe6>
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 800ac40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac44:	4618      	mov	r0, r3
 800ac46:	f7f5 fc7d 	bl	8000544 <__aeabi_i2d>
 800ac4a:	4604      	mov	r4, r0
 800ac4c:	460d      	mov	r5, r1
 800ac4e:	6938      	ldr	r0, [r7, #16]
 800ac50:	f004 faf8 	bl	800f244 <atof>
 800ac54:	4602      	mov	r2, r0
 800ac56:	460b      	mov	r3, r1
 800ac58:	4620      	mov	r0, r4
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	f7f5 fcd8 	bl	8000610 <__aeabi_dmul>
 800ac60:	4603      	mov	r3, r0
 800ac62:	460c      	mov	r4, r1
 800ac64:	4618      	mov	r0, r3
 800ac66:	4621      	mov	r1, r4
 800ac68:	f7f5 ffca 	bl	8000c00 <__aeabi_d2f>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	4b05      	ldr	r3, [pc, #20]	; (800ac84 <Parse_GLL+0x12c>)
 800ac70:	605a      	str	r2, [r3, #4]
			flag++;
 800ac72:	7dfb      	ldrb	r3, [r7, #23]
 800ac74:	3301      	adds	r3, #1
 800ac76:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 800ac78:	7dfb      	ldrb	r3, [r7, #23]

}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3718      	adds	r7, #24
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bdb0      	pop	{r4, r5, r7, pc}
 800ac82:	bf00      	nop
 800ac84:	20000af0 	.word	0x20000af0

0800ac88 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b089      	sub	sp, #36	; 0x24
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 800ac90:	2300      	movs	r3, #0
 800ac92:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 800ac98:	e008      	b.n	800acac <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	61ba      	str	r2, [r7, #24]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	2b2c      	cmp	r3, #44	; 0x2c
 800aca4:	d102      	bne.n	800acac <parse_GSA+0x24>
 800aca6:	7ffb      	ldrb	r3, [r7, #31]
 800aca8:	3301      	adds	r3, #1
 800acaa:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 800acac:	7ffb      	ldrb	r3, [r7, #31]
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d9f3      	bls.n	800ac9a <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	1c5a      	adds	r2, r3, #1
 800acb6:	61ba      	str	r2, [r7, #24]
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	3b30      	subs	r3, #48	; 0x30
 800acbc:	b2da      	uxtb	r2, r3
 800acbe:	4b45      	ldr	r3, [pc, #276]	; (800add4 <parse_GSA+0x14c>)
 800acc0:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 800acc2:	2300      	movs	r3, #0
 800acc4:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 800acc6:	2300      	movs	r3, #0
 800acc8:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800acca:	e015      	b.n	800acf8 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 800accc:	2300      	movs	r3, #0
 800acce:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 800acd0:	e002      	b.n	800acd8 <parse_GSA+0x50>
 800acd2:	7d7b      	ldrb	r3, [r7, #21]
 800acd4:	3301      	adds	r3, #1
 800acd6:	757b      	strb	r3, [r7, #21]
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	3301      	adds	r3, #1
 800acdc:	61bb      	str	r3, [r7, #24]
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	2b2c      	cmp	r3, #44	; 0x2c
 800ace4:	d1f5      	bne.n	800acd2 <parse_GSA+0x4a>
		if(count > 0)
 800ace6:	7d7b      	ldrb	r3, [r7, #21]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d002      	beq.n	800acf2 <parse_GSA+0x6a>
		{
			numsats++;
 800acec:	7dfb      	ldrb	r3, [r7, #23]
 800acee:	3301      	adds	r3, #1
 800acf0:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 800acf2:	7dbb      	ldrb	r3, [r7, #22]
 800acf4:	3301      	adds	r3, #1
 800acf6:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800acf8:	7dbb      	ldrb	r3, [r7, #22]
 800acfa:	2b0b      	cmp	r3, #11
 800acfc:	d9e6      	bls.n	800accc <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 800acfe:	4a35      	ldr	r2, [pc, #212]	; (800add4 <parse_GSA+0x14c>)
 800ad00:	7dfb      	ldrb	r3, [r7, #23]
 800ad02:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 800ad04:	f107 0308 	add.w	r3, r7, #8
 800ad08:	2200      	movs	r2, #0
 800ad0a:	601a      	str	r2, [r3, #0]
 800ad0c:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 800ad0e:	2300      	movs	r3, #0
 800ad10:	613b      	str	r3, [r7, #16]
 800ad12:	e043      	b.n	800ad9c <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	005b      	lsls	r3, r3, #1
 800ad18:	f107 0220 	add.w	r2, r7, #32
 800ad1c:	4413      	add	r3, r2
 800ad1e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800ad22:	461a      	mov	r2, r3
 800ad24:	0092      	lsls	r2, r2, #2
 800ad26:	4413      	add	r3, r2
 800ad28:	005b      	lsls	r3, r3, #1
 800ad2a:	b2da      	uxtb	r2, r3
 800ad2c:	69bb      	ldr	r3, [r7, #24]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	4413      	add	r3, r2
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	3b30      	subs	r3, #48	; 0x30
 800ad36:	b2da      	uxtb	r2, r3
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	005b      	lsls	r3, r3, #1
 800ad3c:	f107 0120 	add.w	r1, r7, #32
 800ad40:	440b      	add	r3, r1
 800ad42:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	61bb      	str	r3, [r7, #24]
 800ad4c:	69bb      	ldr	r3, [r7, #24]
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	2b2e      	cmp	r3, #46	; 0x2e
 800ad52:	d1df      	bne.n	800ad14 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 800ad54:	e018      	b.n	800ad88 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	005b      	lsls	r3, r3, #1
 800ad5a:	f107 0220 	add.w	r2, r7, #32
 800ad5e:	4413      	add	r3, r2
 800ad60:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800ad64:	461a      	mov	r2, r3
 800ad66:	0092      	lsls	r2, r2, #2
 800ad68:	4413      	add	r3, r2
 800ad6a:	005b      	lsls	r3, r3, #1
 800ad6c:	b2da      	uxtb	r2, r3
 800ad6e:	69bb      	ldr	r3, [r7, #24]
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	4413      	add	r3, r2
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	3b30      	subs	r3, #48	; 0x30
 800ad78:	b2da      	uxtb	r2, r3
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	005b      	lsls	r3, r3, #1
 800ad7e:	f107 0120 	add.w	r1, r7, #32
 800ad82:	440b      	add	r3, r1
 800ad84:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 800ad88:	69bb      	ldr	r3, [r7, #24]
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	61bb      	str	r3, [r7, #24]
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	2b2c      	cmp	r3, #44	; 0x2c
 800ad94:	d1df      	bne.n	800ad56 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	613b      	str	r3, [r7, #16]
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	2b02      	cmp	r3, #2
 800ada0:	ddd1      	ble.n	800ad46 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 800ada2:	4b0c      	ldr	r3, [pc, #48]	; (800add4 <parse_GSA+0x14c>)
 800ada4:	3302      	adds	r3, #2
 800ada6:	f107 0208 	add.w	r2, r7, #8
 800adaa:	8812      	ldrh	r2, [r2, #0]
 800adac:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 800adae:	4b09      	ldr	r3, [pc, #36]	; (800add4 <parse_GSA+0x14c>)
 800adb0:	461a      	mov	r2, r3
 800adb2:	f107 030a 	add.w	r3, r7, #10
 800adb6:	881b      	ldrh	r3, [r3, #0]
 800adb8:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 800adba:	4b06      	ldr	r3, [pc, #24]	; (800add4 <parse_GSA+0x14c>)
 800adbc:	3304      	adds	r3, #4
 800adbe:	f107 020c 	add.w	r2, r7, #12
 800adc2:	8812      	ldrh	r2, [r2, #0]
 800adc4:	801a      	strh	r2, [r3, #0]
	return 0;
 800adc6:	2300      	movs	r3, #0
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3724      	adds	r7, #36	; 0x24
 800adcc:	46bd      	mov	sp, r7
 800adce:	bc80      	pop	{r7}
 800add0:	4770      	bx	lr
 800add2:	bf00      	nop
 800add4:	20000adc 	.word	0x20000adc

0800add8 <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]

	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 800ade0:	f7ff fbfa 	bl	800a5d8 <MX_DMA_Init>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d001      	beq.n	800adee <init_GPS+0x16>
 800adea:	2306      	movs	r3, #6
 800adec:	e078      	b.n	800aee0 <init_GPS+0x108>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800adee:	f7ff fbc3 	bl	800a578 <MX_UART4_Init>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d001      	beq.n	800adfc <init_GPS+0x24>
 800adf8:	2306      	movs	r3, #6
 800adfa:	e071      	b.n	800aee0 <init_GPS+0x108>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800adfc:	f7ff faf0 	bl	800a3e0 <MX_TIM2_Init>
 800ae00:	4603      	mov	r3, r0
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d001      	beq.n	800ae0a <init_GPS+0x32>
 800ae06:	2306      	movs	r3, #6
 800ae08:	e06a      	b.n	800aee0 <init_GPS+0x108>

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	4a36      	ldr	r2, [pc, #216]	; (800aee8 <init_GPS+0x110>)
 800ae0e:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a36      	ldr	r2, [pc, #216]	; (800aeec <init_GPS+0x114>)
 800ae14:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	4a35      	ldr	r2, [pc, #212]	; (800aef0 <init_GPS+0x118>)
 800ae1a:	605a      	str	r2, [r3, #4]

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a35      	ldr	r2, [pc, #212]	; (800aef4 <init_GPS+0x11c>)
 800ae20:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	4a34      	ldr	r2, [pc, #208]	; (800aef8 <init_GPS+0x120>)
 800ae26:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a34      	ldr	r2, [pc, #208]	; (800aefc <init_GPS+0x124>)
 800ae2c:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6818      	ldr	r0, [r3, #0]
 800ae32:	f107 010e 	add.w	r1, r7, #14
 800ae36:	23fa      	movs	r3, #250	; 0xfa
 800ae38:	2201      	movs	r2, #1
 800ae3a:	f7fc ff62 	bl	8007d02 <HAL_UART_Receive>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d001      	beq.n	800ae48 <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 800ae44:	2307      	movs	r3, #7
 800ae46:	e04b      	b.n	800aee0 <init_GPS+0x108>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 f941 	bl	800b0d0 <UBX_Send_Ack>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 800ae52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d115      	bne.n	800ae86 <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7ff fcf6 	bl	800a854 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	695b      	ldr	r3, [r3, #20]
 800ae6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7ff fcef 	bl	800a854 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 fa5a 	bl	800b330 <UBX_Configure_Baudrate>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b01      	cmp	r3, #1
 800ae80:	d025      	beq.n	800aece <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 800ae82:	2303      	movs	r3, #3
 800ae84:	e02c      	b.n	800aee0 <init_GPS+0x108>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 800ae86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae8a:	f113 0f03 	cmn.w	r3, #3
 800ae8e:	d112      	bne.n	800aeb6 <init_GPS+0xde>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 800ae90:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f000 f8a1 	bl	800afdc <USART_Set_Baudrate>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d104      	bne.n	800aeaa <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 f915 	bl	800b0d0 <UBX_Send_Ack>
 800aea6:	4603      	mov	r3, r0
 800aea8:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State != UBX_ACK_ACK)
 800aeaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d00d      	beq.n	800aece <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 800aeb2:	2302      	movs	r3, #2
 800aeb4:	e014      	b.n	800aee0 <init_GPS+0x108>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx || GPS_Acknowledgement_State == UBX_ERROR)
 800aeb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeba:	f113 0f02 	cmn.w	r3, #2
 800aebe:	d004      	beq.n	800aeca <init_GPS+0xf2>
 800aec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec8:	d101      	bne.n	800aece <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 800aeca:	2305      	movs	r3, #5
 800aecc:	e008      	b.n	800aee0 <init_GPS+0x108>
	}
	//configure message buffer
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 fa78 	bl	800b3c4 <UBX_Configure_Messages>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d001      	beq.n	800aede <init_GPS+0x106>
	{
		return GPS_Init_MSG_Config_Error;
 800aeda:	2304      	movs	r3, #4
 800aedc:	e000      	b.n	800aee0 <init_GPS+0x108>
	}
	return GPS_Init_OK;
 800aede:	2301      	movs	r3, #1
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3710      	adds	r7, #16
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	20001344 	.word	0x20001344
 800aeec:	200013c4 	.word	0x200013c4
 800aef0:	20000af8 	.word	0x20000af8
 800aef4:	20001c50 	.word	0x20001c50
 800aef8:	20000b44 	.word	0x20000b44
 800aefc:	20001404 	.word	0x20001404

0800af00 <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af12:	d004      	beq.n	800af1e <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	689b      	ldr	r3, [r3, #8]
 800af18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800af1c:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	689b      	ldr	r3, [r3, #8]
 800af22:	4618      	mov	r0, r3
 800af24:	f7fb f966 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7fb f8dd 	bl	80060ec <HAL_TIM_Base_DeInit>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d001      	beq.n	800af3c <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 800af38:	2306      	movs	r3, #6
 800af3a:	e046      	b.n	800afca <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2200      	movs	r2, #0
 800af40:	609a      	str	r2, [r3, #8]

	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a22      	ldr	r2, [pc, #136]	; (800afd4 <deinit_GPS+0xd4>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d003      	beq.n	800af56 <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4a20      	ldr	r2, [pc, #128]	; (800afd4 <deinit_GPS+0xd4>)
 800af54:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fc fe09 	bl	8007b72 <HAL_UART_DeInit>
 800af60:	4603      	mov	r3, r0
 800af62:	2b00      	cmp	r3, #0
 800af64:	d001      	beq.n	800af6a <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 800af66:	2306      	movs	r3, #6
 800af68:	e02f      	b.n	800afca <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	2200      	movs	r2, #0
 800af6e:	601a      	str	r2, [r3, #0]

	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	4a18      	ldr	r2, [pc, #96]	; (800afd8 <deinit_GPS+0xd8>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d003      	beq.n	800af84 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	4a15      	ldr	r2, [pc, #84]	; (800afd8 <deinit_GPS+0xd8>)
 800af82:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	4618      	mov	r0, r3
 800af8a:	f7f6 fdc3 	bl	8001b14 <HAL_DMA_DeInit>
 800af8e:	4603      	mov	r3, r0
 800af90:	2b00      	cmp	r3, #0
 800af92:	d001      	beq.n	800af98 <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 800af94:	2306      	movs	r3, #6
 800af96:	e018      	b.n	800afca <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7ff fc54 	bl	800a854 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	691b      	ldr	r3, [r3, #16]
 800afb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7ff fc4d 	bl	800a854 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	695b      	ldr	r3, [r3, #20]
 800afbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800afc2:	4618      	mov	r0, r3
 800afc4:	f7ff fc46 	bl	800a854 <Clear_Buffer>


	return GPS_Init_OK;
 800afc8:	2301      	movs	r3, #1
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3708      	adds	r7, #8
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	40004c00 	.word	0x40004c00
 800afd8:	40020008 	.word	0x40020008

0800afdc <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	6812      	ldr	r2, [r2, #0]
 800aff0:	6812      	ldr	r2, [r2, #0]
 800aff2:	6812      	ldr	r2, [r2, #0]
 800aff4:	f022 0201 	bic.w	r2, r2, #1
 800aff8:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4618      	mov	r0, r3
 800b008:	f7fc fd65 	bl	8007ad6 <HAL_UART_Init>
 800b00c:	4603      	mov	r3, r0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d001      	beq.n	800b016 <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 800b012:	2301      	movs	r3, #1
 800b014:	e056      	b.n	800b0c4 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	687a      	ldr	r2, [r7, #4]
 800b01e:	6812      	ldr	r2, [r2, #0]
 800b020:	6812      	ldr	r2, [r2, #0]
 800b022:	6812      	ldr	r2, [r2, #0]
 800b024:	f042 0201 	orr.w	r2, r2, #1
 800b028:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	69db      	ldr	r3, [r3, #28]
 800b032:	f003 0302 	and.w	r3, r3, #2
 800b036:	2b02      	cmp	r3, #2
 800b038:	d104      	bne.n	800b044 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2202      	movs	r2, #2
 800b042:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	69db      	ldr	r3, [r3, #28]
 800b04c:	f003 0304 	and.w	r3, r3, #4
 800b050:	2b04      	cmp	r3, #4
 800b052:	d104      	bne.n	800b05e <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2204      	movs	r2, #4
 800b05c:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	69db      	ldr	r3, [r3, #28]
 800b066:	f003 0308 	and.w	r3, r3, #8
 800b06a:	2b08      	cmp	r3, #8
 800b06c:	d10a      	bne.n	800b084 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b076:	b29b      	uxth	r3, r3
 800b078:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2208      	movs	r2, #8
 800b082:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	69db      	ldr	r3, [r3, #28]
 800b08c:	f003 0301 	and.w	r3, r3, #1
 800b090:	2b01      	cmp	r3, #1
 800b092:	d104      	bne.n	800b09e <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	2201      	movs	r2, #1
 800b09c:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	69db      	ldr	r3, [r3, #28]
 800b0a6:	f003 0310 	and.w	r3, r3, #16
 800b0aa:	2b10      	cmp	r3, #16
 800b0ac:	d104      	bne.n	800b0b8 <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	2210      	movs	r2, #16
 800b0b6:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,1152000);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a03      	ldr	r2, [pc, #12]	; (800b0cc <USART_Set_Baudrate+0xf0>)
 800b0c0:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 800b0c2:	2300      	movs	r3, #0
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3710      	adds	r7, #16
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	00119400 	.word	0x00119400

0800b0d0 <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 800b0d0:	b5b0      	push	{r4, r5, r7, lr}
 800b0d2:	b092      	sub	sp, #72	; 0x48
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 800b0d8:	4b90      	ldr	r3, [pc, #576]	; (800b31c <UBX_Send_Ack+0x24c>)
 800b0da:	f107 0418 	add.w	r4, r7, #24
 800b0de:	461d      	mov	r5, r3
 800b0e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b0e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b0e4:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b0e8:	6020      	str	r0, [r4, #0]
 800b0ea:	3404      	adds	r4, #4
 800b0ec:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 800b0ee:	2315      	movs	r3, #21
 800b0f0:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	647b      	str	r3, [r7, #68]	; 0x44
 800b0f6:	e00c      	b.n	800b112 <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	691a      	ldr	r2, [r3, #16]
 800b0fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0fe:	4413      	add	r3, r2
 800b100:	f107 0118 	add.w	r1, r7, #24
 800b104:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b106:	440a      	add	r2, r1
 800b108:	7812      	ldrb	r2, [r2, #0]
 800b10a:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 800b10c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b10e:	3301      	adds	r3, #1
 800b110:	647b      	str	r3, [r7, #68]	; 0x44
 800b112:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b116:	429a      	cmp	r2, r3
 800b118:	dbee      	blt.n	800b0f8 <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 800b11a:	4b81      	ldr	r3, [pc, #516]	; (800b320 <UBX_Send_Ack+0x250>)
 800b11c:	2200      	movs	r2, #0
 800b11e:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	69db      	ldr	r3, [r3, #28]
 800b128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b12c:	2b40      	cmp	r3, #64	; 0x40
 800b12e:	d104      	bne.n	800b13a <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2240      	movs	r2, #64	; 0x40
 800b138:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	6812      	ldr	r2, [r2, #0]
 800b144:	6812      	ldr	r2, [r2, #0]
 800b146:	6812      	ldr	r2, [r2, #0]
 800b148:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b14c:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6818      	ldr	r0, [r3, #0]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	691b      	ldr	r3, [r3, #16]
 800b156:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b158:	b292      	uxth	r2, r2
 800b15a:	4619      	mov	r1, r3
 800b15c:	f7fc fe9e 	bl	8007e9c <HAL_UART_Transmit_DMA>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d15a      	bne.n	800b21c <UBX_Send_Ack+0x14c>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 800b166:	bf00      	nop
 800b168:	4b6d      	ldr	r3, [pc, #436]	; (800b320 <UBX_Send_Ack+0x250>)
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	d1fb      	bne.n	800b168 <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 800b170:	4b6b      	ldr	r3, [pc, #428]	; (800b320 <UBX_Send_Ack+0x250>)
 800b172:	2200      	movs	r2, #0
 800b174:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	6812      	ldr	r2, [r2, #0]
 800b180:	6812      	ldr	r2, [r2, #0]
 800b182:	6812      	ldr	r2, [r2, #0]
 800b184:	f042 0210 	orr.w	r2, r2, #16
 800b188:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	687a      	ldr	r2, [r7, #4]
 800b194:	6812      	ldr	r2, [r2, #0]
 800b196:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b198:	6812      	ldr	r2, [r2, #0]
 800b19a:	6812      	ldr	r2, [r2, #0]
 800b19c:	f042 0202 	orr.w	r2, r2, #2
 800b1a0:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	691b      	ldr	r3, [r3, #16]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b02      	cmp	r3, #2
 800b1b0:	d105      	bne.n	800b1be <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f06f 0202 	mvn.w	r2, #2
 800b1bc:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 800b1be:	4b59      	ldr	r3, [pc, #356]	; (800b324 <UBX_Send_Ack+0x254>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6818      	ldr	r0, [r3, #0]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f7fc fedf 	bl	8007f94 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	689b      	ldr	r3, [r3, #8]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	6892      	ldr	r2, [r2, #8]
 800b1e0:	6812      	ldr	r2, [r2, #0]
 800b1e2:	68d2      	ldr	r2, [r2, #12]
 800b1e4:	f042 0202 	orr.w	r2, r2, #2
 800b1e8:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	689b      	ldr	r3, [r3, #8]
 800b1ee:	2100      	movs	r1, #0
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f7fb f85d 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7fa ffd0 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 800b200:	e00c      	b.n	800b21c <UBX_Send_Ack+0x14c>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 800b202:	4b48      	ldr	r3, [pc, #288]	; (800b324 <UBX_Send_Ack+0x254>)
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	2b03      	cmp	r3, #3
 800b208:	d108      	bne.n	800b21c <UBX_Send_Ack+0x14c>
		  {
			  TIM_IDLE_Timeout = RESET;
 800b20a:	4b47      	ldr	r3, [pc, #284]	; (800b328 <UBX_Send_Ack+0x258>)
 800b20c:	2200      	movs	r2, #0
 800b20e:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 800b210:	4b44      	ldr	r3, [pc, #272]	; (800b324 <UBX_Send_Ack+0x254>)
 800b212:	2200      	movs	r2, #0
 800b214:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 800b216:	f06f 0302 	mvn.w	r3, #2
 800b21a:	e07a      	b.n	800b312 <UBX_Send_Ack+0x242>
	  while(M2M_Txfer_Cplt != SET)
 800b21c:	4b41      	ldr	r3, [pc, #260]	; (800b324 <UBX_Send_Ack+0x254>)
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d1ee      	bne.n	800b202 <UBX_Send_Ack+0x132>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 800b224:	4b3f      	ldr	r3, [pc, #252]	; (800b324 <UBX_Send_Ack+0x254>)
 800b226:	2200      	movs	r2, #0
 800b228:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 800b22a:	23b5      	movs	r3, #181	; 0xb5
 800b22c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 800b230:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b234:	4619      	mov	r1, r3
 800b236:	483d      	ldr	r0, [pc, #244]	; (800b32c <UBX_Send_Ack+0x25c>)
 800b238:	f004 ff4e 	bl	80100d8 <strchr>
 800b23c:	4603      	mov	r3, r0
 800b23e:	461a      	mov	r2, r3
 800b240:	4b3a      	ldr	r3, [pc, #232]	; (800b32c <UBX_Send_Ack+0x25c>)
 800b242:	1ad3      	subs	r3, r2, r3
 800b244:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800b246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b248:	2b00      	cmp	r3, #0
 800b24a:	db60      	blt.n	800b30e <UBX_Send_Ack+0x23e>
 800b24c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b24e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b252:	dc5c      	bgt.n	800b30e <UBX_Send_Ack+0x23e>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 800b254:	f107 030c 	add.w	r3, r7, #12
 800b258:	2200      	movs	r2, #0
 800b25a:	601a      	str	r2, [r3, #0]
 800b25c:	605a      	str	r2, [r3, #4]
 800b25e:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	695a      	ldr	r2, [r3, #20]
 800b264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b266:	441a      	add	r2, r3
 800b268:	f107 030c 	add.w	r3, r7, #12
 800b26c:	6810      	ldr	r0, [r2, #0]
 800b26e:	6851      	ldr	r1, [r2, #4]
 800b270:	c303      	stmia	r3!, {r0, r1}
 800b272:	8912      	ldrh	r2, [r2, #8]
 800b274:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800b276:	7b3b      	ldrb	r3, [r7, #12]
 800b278:	021b      	lsls	r3, r3, #8
 800b27a:	b21a      	sxth	r2, r3
 800b27c:	7b7b      	ldrb	r3, [r7, #13]
 800b27e:	b21b      	sxth	r3, r3
 800b280:	4313      	orrs	r3, r2
 800b282:	b21b      	sxth	r3, r3
 800b284:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 800b286:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b288:	f24b 5262 	movw	r2, #46434	; 0xb562
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d13e      	bne.n	800b30e <UBX_Send_Ack+0x23e>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800b290:	2300      	movs	r3, #0
 800b292:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b296:	2300      	movs	r3, #0
 800b298:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b29c:	2302      	movs	r3, #2
 800b29e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2a0:	e013      	b.n	800b2ca <UBX_Send_Ack+0x1fa>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 800b2a2:	f107 020c 	add.w	r2, r7, #12
 800b2a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2a8:	4413      	add	r3, r2
 800b2aa:	781a      	ldrb	r2, [r3, #0]
 800b2ac:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b2b0:	4413      	add	r3, r2
 800b2b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800b2b6:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b2ba:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b2be:	4413      	add	r3, r2
 800b2c0:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b2c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2cc:	2b07      	cmp	r3, #7
 800b2ce:	dde8      	ble.n	800b2a2 <UBX_Send_Ack+0x1d2>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800b2d0:	7d3b      	ldrb	r3, [r7, #20]
 800b2d2:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d116      	bne.n	800b308 <UBX_Send_Ack+0x238>
 800b2da:	7d7b      	ldrb	r3, [r7, #21]
 800b2dc:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d111      	bne.n	800b308 <UBX_Send_Ack+0x238>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	2b05      	cmp	r3, #5
 800b2e8:	d111      	bne.n	800b30e <UBX_Send_Ack+0x23e>
	 	 	{
	 		 	switch (msg[3])
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d002      	beq.n	800b2f6 <UBX_Send_Ack+0x226>
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d004      	beq.n	800b2fe <UBX_Send_Ack+0x22e>
	 	 	if(msg[2] == 0x05)
 800b2f4:	e00b      	b.n	800b30e <UBX_Send_Ack+0x23e>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b2fc:	e003      	b.n	800b306 <UBX_Send_Ack+0x236>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800b2fe:	2301      	movs	r3, #1
 800b300:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b304:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 800b306:	e002      	b.n	800b30e <UBX_Send_Ack+0x23e>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 800b308:	23ff      	movs	r3, #255	; 0xff
 800b30a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800b30e:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b312:	4618      	mov	r0, r3
 800b314:	3748      	adds	r7, #72	; 0x48
 800b316:	46bd      	mov	sp, r7
 800b318:	bdb0      	pop	{r4, r5, r7, pc}
 800b31a:	bf00      	nop
 800b31c:	08017374 	.word	0x08017374
 800b320:	20001c04 	.word	0x20001c04
 800b324:	20000b40 	.word	0x20000b40
 800b328:	20000ae4 	.word	0x20000ae4
 800b32c:	20001404 	.word	0x20001404

0800b330 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 800b330:	b5b0      	push	{r4, r5, r7, lr}
 800b332:	b08a      	sub	sp, #40	; 0x28
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800b338:	4b20      	ldr	r3, [pc, #128]	; (800b3bc <UBX_Configure_Baudrate+0x8c>)
 800b33a:	f107 0408 	add.w	r4, r7, #8
 800b33e:	461d      	mov	r5, r3
 800b340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b344:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b348:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 800b34c:	231c      	movs	r3, #28
 800b34e:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	691b      	ldr	r3, [r3, #16]
 800b354:	f107 0108 	add.w	r1, r7, #8
 800b358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b35a:	4618      	mov	r0, r3
 800b35c:	f004 fab8 	bl	800f8d0 <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6818      	ldr	r0, [r3, #0]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	691b      	ldr	r3, [r3, #16]
 800b368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b36a:	b292      	uxth	r2, r2
 800b36c:	4619      	mov	r1, r3
 800b36e:	f7fc fd95 	bl	8007e9c <HAL_UART_Transmit_DMA>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d11b      	bne.n	800b3b0 <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800b378:	bf00      	nop
 800b37a:	4b11      	ldr	r3, [pc, #68]	; (800b3c0 <UBX_Configure_Baudrate+0x90>)
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d1fb      	bne.n	800b37a <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7ff fa62 	bl	800a854 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 800b390:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f7ff fe21 	bl	800afdc <USART_Set_Baudrate>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d002      	beq.n	800b3a6 <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 800b3a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a4:	e006      	b.n	800b3b4 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f7ff fe92 	bl	800b0d0 <UBX_Send_Ack>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	e001      	b.n	800b3b4 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 800b3b0:	f06f 0301 	mvn.w	r3, #1
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3728      	adds	r7, #40	; 0x28
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bdb0      	pop	{r4, r5, r7, pc}
 800b3bc:	0801738c 	.word	0x0801738c
 800b3c0:	20001c04 	.word	0x20001c04

0800b3c4 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 800b3c4:	b5b0      	push	{r4, r5, r7, lr}
 800b3c6:	b0a8      	sub	sp, #160	; 0xa0
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800b3cc:	4a3d      	ldr	r2, [pc, #244]	; (800b4c4 <UBX_Configure_Messages+0x100>)
 800b3ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b3d2:	4611      	mov	r1, r2
 800b3d4:	226e      	movs	r2, #110	; 0x6e
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f004 fa7a 	bl	800f8d0 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800b3dc:	236e      	movs	r3, #110	; 0x6e
 800b3de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	69db      	ldr	r3, [r3, #28]
 800b3ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3ee:	2b40      	cmp	r3, #64	; 0x40
 800b3f0:	d104      	bne.n	800b3fc <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	2240      	movs	r2, #64	; 0x40
 800b3fa:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	6812      	ldr	r2, [r2, #0]
 800b406:	6812      	ldr	r2, [r2, #0]
 800b408:	6812      	ldr	r2, [r2, #0]
 800b40a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b40e:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b418:	b292      	uxth	r2, r2
 800b41a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800b41e:	4618      	mov	r0, r3
 800b420:	f7fc fd3c 	bl	8007e9c <HAL_UART_Transmit_DMA>
 800b424:	4603      	mov	r3, r0
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 800b42a:	f04f 33ff 	mov.w	r3, #4294967295
 800b42e:	e044      	b.n	800b4ba <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 800b430:	bf00      	nop
 800b432:	4b25      	ldr	r3, [pc, #148]	; (800b4c8 <UBX_Configure_Messages+0x104>)
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	2b01      	cmp	r3, #1
 800b438:	d1fb      	bne.n	800b432 <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800b43a:	4b23      	ldr	r3, [pc, #140]	; (800b4c8 <UBX_Configure_Messages+0x104>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800b440:	4b22      	ldr	r3, [pc, #136]	; (800b4cc <UBX_Configure_Messages+0x108>)
 800b442:	f107 0408 	add.w	r4, r7, #8
 800b446:	461d      	mov	r5, r3
 800b448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b44a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b44c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b44e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b450:	682b      	ldr	r3, [r5, #0]
 800b452:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800b454:	2321      	movs	r3, #33	; 0x21
 800b456:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	69db      	ldr	r3, [r3, #28]
 800b462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b466:	2b40      	cmp	r3, #64	; 0x40
 800b468:	d104      	bne.n	800b474 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2240      	movs	r2, #64	; 0x40
 800b472:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	6812      	ldr	r2, [r2, #0]
 800b47e:	6812      	ldr	r2, [r2, #0]
 800b480:	6812      	ldr	r2, [r2, #0]
 800b482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b486:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b490:	b292      	uxth	r2, r2
 800b492:	f107 0108 	add.w	r1, r7, #8
 800b496:	4618      	mov	r0, r3
 800b498:	f7fc fd00 	bl	8007e9c <HAL_UART_Transmit_DMA>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d109      	bne.n	800b4b6 <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 800b4a2:	bf00      	nop
 800b4a4:	4b08      	ldr	r3, [pc, #32]	; (800b4c8 <UBX_Configure_Messages+0x104>)
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d1fb      	bne.n	800b4a4 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 800b4ac:	4b06      	ldr	r3, [pc, #24]	; (800b4c8 <UBX_Configure_Messages+0x104>)
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800b4b2:	2302      	movs	r3, #2
 800b4b4:	e001      	b.n	800b4ba <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800b4b6:	f04f 33ff 	mov.w	r3, #4294967295

}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	37a0      	adds	r7, #160	; 0xa0
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bdb0      	pop	{r4, r5, r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	080173a8 	.word	0x080173a8
 800b4c8:	20001c04 	.word	0x20001c04
 800b4cc:	08017418 	.word	0x08017418

0800b4d0 <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68db      	ldr	r3, [r3, #12]
 800b4de:	f003 0302 	and.w	r3, r3, #2
 800b4e2:	2b02      	cmp	r3, #2
 800b4e4:	d11c      	bne.n	800b520 <USART_TIM_RTO_Handler+0x50>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f06f 0202 	mvn.w	r2, #2
 800b4ee:	611a      	str	r2, [r3, #16]
		__HAL_TIM_CLEAR_IT(htim,TIM_IT_UPDATE);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f06f 0201 	mvn.w	r2, #1
 800b4f8:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 800b4fa:	4b0b      	ldr	r3, [pc, #44]	; (800b528 <USART_TIM_RTO_Handler+0x58>)
 800b4fc:	2201      	movs	r2, #1
 800b4fe:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7fa fe77 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
		if(!log_gps)
 800b506:	4b09      	ldr	r3, [pc, #36]	; (800b52c <USART_TIM_RTO_Handler+0x5c>)
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d108      	bne.n	800b520 <USART_TIM_RTO_Handler+0x50>
		{
			UART4->ISR |= USART_ISR_IDLE;
 800b50e:	4a08      	ldr	r2, [pc, #32]	; (800b530 <USART_TIM_RTO_Handler+0x60>)
 800b510:	4b07      	ldr	r3, [pc, #28]	; (800b530 <USART_TIM_RTO_Handler+0x60>)
 800b512:	69db      	ldr	r3, [r3, #28]
 800b514:	f043 0310 	orr.w	r3, r3, #16
 800b518:	61d3      	str	r3, [r2, #28]
			USART_GPS_IRQHandler(&hgps);
 800b51a:	4806      	ldr	r0, [pc, #24]	; (800b534 <USART_TIM_RTO_Handler+0x64>)
 800b51c:	f000 f984 	bl	800b828 <USART_GPS_IRQHandler>
		}

	}
}
 800b520:	bf00      	nop
 800b522:	3708      	adds	r7, #8
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}
 800b528:	20000ae4 	.word	0x20000ae4
 800b52c:	20002450 	.word	0x20002450
 800b530:	40004c00 	.word	0x40004c00
 800b534:	20000ac0 	.word	0x20000ac0

0800b538 <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 800b540:	4b64      	ldr	r3, [pc, #400]	; (800b6d4 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 800b542:	2201      	movs	r2, #1
 800b544:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800b546:	4b64      	ldr	r3, [pc, #400]	; (800b6d8 <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	f000 80be 	beq.w	800b6cc <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	68db      	ldr	r3, [r3, #12]
 800b554:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b558:	4618      	mov	r0, r3
 800b55a:	f7ff f97b 	bl	800a854 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 800b55e:	495f      	ldr	r1, [pc, #380]	; (800b6dc <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b560:	485f      	ldr	r0, [pc, #380]	; (800b6e0 <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 800b562:	f005 fbef 	bl	8010d44 <strtok>
 800b566:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b568:	e042      	b.n	800b5f0 <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f7ff f980 	bl	800a870 <is_valid>
 800b570:	4603      	mov	r3, r0
 800b572:	2b02      	cmp	r3, #2
 800b574:	d012      	beq.n	800b59c <DMA_GNSS_MEM_IRQHandler+0x64>
 800b576:	2b03      	cmp	r3, #3
 800b578:	d01e      	beq.n	800b5b8 <DMA_GNSS_MEM_IRQHandler+0x80>
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d000      	beq.n	800b580 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 800b57e:	e02e      	b.n	800b5de <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f7ff fae9 	bl	800ab58 <Parse_GLL>
 800b586:	4603      	mov	r3, r0
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d123      	bne.n	800b5d4 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 800b58c:	4b55      	ldr	r3, [pc, #340]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	f043 0301 	orr.w	r3, r3, #1
 800b594:	b2da      	uxtb	r2, r3
 800b596:	4b53      	ldr	r3, [pc, #332]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b598:	701a      	strb	r2, [r3, #0]
						break;
 800b59a:	e01b      	b.n	800b5d4 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 800b59c:	68f8      	ldr	r0, [r7, #12]
 800b59e:	f7ff fb73 	bl	800ac88 <parse_GSA>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d117      	bne.n	800b5d8 <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800b5a8:	4b4e      	ldr	r3, [pc, #312]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	f043 0302 	orr.w	r3, r3, #2
 800b5b0:	b2da      	uxtb	r2, r3
 800b5b2:	4b4c      	ldr	r3, [pc, #304]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b5b4:	701a      	strb	r2, [r3, #0]
						break;
 800b5b6:	e00f      	b.n	800b5d8 <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800b5b8:	68f8      	ldr	r0, [r7, #12]
 800b5ba:	f7ff fa05 	bl	800a9c8 <parse_ZDA>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10b      	bne.n	800b5dc <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 800b5c4:	4b47      	ldr	r3, [pc, #284]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	f043 0304 	orr.w	r3, r3, #4
 800b5cc:	b2da      	uxtb	r2, r3
 800b5ce:	4b45      	ldr	r3, [pc, #276]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b5d0:	701a      	strb	r2, [r3, #0]
				    	break;
 800b5d2:	e003      	b.n	800b5dc <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 800b5d4:	bf00      	nop
 800b5d6:	e002      	b.n	800b5de <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 800b5d8:	bf00      	nop
 800b5da:	e000      	b.n	800b5de <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 800b5dc:	bf00      	nop
					}
					if(packet_full == 7)
 800b5de:	4b41      	ldr	r3, [pc, #260]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	2b07      	cmp	r3, #7
 800b5e4:	d008      	beq.n	800b5f8 <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 800b5e6:	493d      	ldr	r1, [pc, #244]	; (800b6dc <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b5e8:	2000      	movs	r0, #0
 800b5ea:	f005 fbab 	bl	8010d44 <strtok>
 800b5ee:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1b9      	bne.n	800b56a <DMA_GNSS_MEM_IRQHandler+0x32>
 800b5f6:	e000      	b.n	800b5fa <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 800b5f8:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	f003 0302 	and.w	r3, r3, #2
 800b606:	2b02      	cmp	r3, #2
 800b608:	d10a      	bne.n	800b620 <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f06f 0202 	mvn.w	r2, #2
 800b614:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	689b      	ldr	r3, [r3, #8]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	2200      	movs	r2, #0
 800b61e:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b628:	687a      	ldr	r2, [r7, #4]
 800b62a:	6812      	ldr	r2, [r2, #0]
 800b62c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b62e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b630:	213f      	movs	r1, #63	; 0x3f
 800b632:	fa01 f202 	lsl.w	r2, r1, r2
 800b636:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	68d2      	ldr	r2, [r2, #12]
 800b644:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b652:	605a      	str	r2, [r3, #4]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	2210      	movs	r2, #16
 800b65c:	621a      	str	r2, [r3, #32]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	6812      	ldr	r2, [r2, #0]
 800b668:	6812      	ldr	r2, [r2, #0]
 800b66a:	6812      	ldr	r2, [r2, #0]
 800b66c:	f042 0210 	orr.w	r2, r2, #16
 800b670:	601a      	str	r2, [r3, #0]
			if(packet_full != 7)
 800b672:	4b1c      	ldr	r3, [pc, #112]	; (800b6e4 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	2b07      	cmp	r3, #7
 800b678:	d028      	beq.n	800b6cc <DMA_GNSS_MEM_IRQHandler+0x194>
			{

				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	6892      	ldr	r2, [r2, #8]
 800b684:	6812      	ldr	r2, [r2, #0]
 800b686:	68d2      	ldr	r2, [r2, #12]
 800b688:	f042 0202 	orr.w	r2, r2, #2
 800b68c:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	689b      	ldr	r3, [r3, #8]
 800b692:	2100      	movs	r1, #0
 800b694:	4618      	mov	r0, r3
 800b696:	f7fa fe0b 	bl	80062b0 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	689b      	ldr	r3, [r3, #8]
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f7fa fd7e 	bl	80061a0 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b6b2:	6812      	ldr	r2, [r2, #0]
 800b6b4:	6812      	ldr	r2, [r2, #0]
 800b6b6:	f042 0201 	orr.w	r2, r2, #1
 800b6ba:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7fc fd3e 	bl	8008142 <HAL_UART_DMAResume>
				log_gps = SET;
 800b6c6:	4b04      	ldr	r3, [pc, #16]	; (800b6d8 <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	701a      	strb	r2, [r3, #0]
			}
		}

}
 800b6cc:	bf00      	nop
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	20000b40 	.word	0x20000b40
 800b6d8:	20002450 	.word	0x20002450
 800b6dc:	0801743c 	.word	0x0801743c
 800b6e0:	20001404 	.word	0x20001404
 800b6e4:	20000aec 	.word	0x20000aec

0800b6e8 <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f003 0302 	and.w	r3, r3, #2
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d046      	beq.n	800b790 <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	461a      	mov	r2, r3
 800b70c:	4b42      	ldr	r3, [pc, #264]	; (800b818 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b70e:	429a      	cmp	r2, r3
 800b710:	d904      	bls.n	800b71c <DMA_GNSS_Periph_IRQHandler+0x34>
 800b712:	4b42      	ldr	r3, [pc, #264]	; (800b81c <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b714:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b718:	605a      	str	r2, [r3, #4]
 800b71a:	e003      	b.n	800b724 <DMA_GNSS_Periph_IRQHandler+0x3c>
 800b71c:	4b40      	ldr	r3, [pc, #256]	; (800b820 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b71e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b722:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	4618      	mov	r0, r3
 800b72a:	f7fa fd0f 	bl	800614c <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	6892      	ldr	r2, [r2, #8]
 800b738:	6812      	ldr	r2, [r2, #0]
 800b73a:	68d2      	ldr	r2, [r2, #12]
 800b73c:	f022 0202 	bic.w	r2, r2, #2
 800b740:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	691b      	ldr	r3, [r3, #16]
 800b74a:	f003 0302 	and.w	r3, r3, #2
 800b74e:	2b02      	cmp	r3, #2
 800b750:	d105      	bne.n	800b75e <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	689b      	ldr	r3, [r3, #8]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f06f 0202 	mvn.w	r2, #2
 800b75c:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800b75e:	4b31      	ldr	r3, [pc, #196]	; (800b824 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 800b760:	2200      	movs	r2, #0
 800b762:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	6852      	ldr	r2, [r2, #4]
 800b76e:	6812      	ldr	r2, [r2, #0]
 800b770:	6812      	ldr	r2, [r2, #0]
 800b772:	f042 0202 	orr.w	r2, r2, #2
 800b776:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6858      	ldr	r0, [r3, #4]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	4619      	mov	r1, r3
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	695b      	ldr	r3, [r3, #20]
 800b786:	461a      	mov	r2, r3
 800b788:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b78c:	f7f6 fa54 	bl	8001c38 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f003 0304 	and.w	r3, r3, #4
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d017      	beq.n	800b7d0 <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	4b1b      	ldr	r3, [pc, #108]	; (800b818 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d903      	bls.n	800b7b6 <DMA_GNSS_Periph_IRQHandler+0xce>
 800b7ae:	4b1b      	ldr	r3, [pc, #108]	; (800b81c <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b7b0:	2204      	movs	r2, #4
 800b7b2:	605a      	str	r2, [r3, #4]
 800b7b4:	e002      	b.n	800b7bc <DMA_GNSS_Periph_IRQHandler+0xd4>
 800b7b6:	4b1a      	ldr	r3, [pc, #104]	; (800b820 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b7b8:	2204      	movs	r2, #4
 800b7ba:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	6852      	ldr	r2, [r2, #4]
 800b7c6:	6812      	ldr	r2, [r2, #0]
 800b7c8:	6812      	ldr	r2, [r2, #0]
 800b7ca:	f022 0204 	bic.w	r2, r2, #4
 800b7ce:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f003 0308 	and.w	r3, r3, #8
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d017      	beq.n	800b810 <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	4b0b      	ldr	r3, [pc, #44]	; (800b818 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d903      	bls.n	800b7f6 <DMA_GNSS_Periph_IRQHandler+0x10e>
 800b7ee:	4b0b      	ldr	r3, [pc, #44]	; (800b81c <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b7f0:	2208      	movs	r2, #8
 800b7f2:	605a      	str	r2, [r3, #4]
 800b7f4:	e002      	b.n	800b7fc <DMA_GNSS_Periph_IRQHandler+0x114>
 800b7f6:	4b0a      	ldr	r3, [pc, #40]	; (800b820 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b7f8:	2208      	movs	r2, #8
 800b7fa:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	6852      	ldr	r2, [r2, #4]
 800b806:	6812      	ldr	r2, [r2, #0]
 800b808:	6812      	ldr	r2, [r2, #0]
 800b80a:	f022 0208 	bic.w	r2, r2, #8
 800b80e:	601a      	str	r2, [r3, #0]
	}
}
 800b810:	bf00      	nop
 800b812:	3708      	adds	r7, #8
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}
 800b818:	40020080 	.word	0x40020080
 800b81c:	40020400 	.word	0x40020400
 800b820:	40020000 	.word	0x40020000
 800b824:	20000ae4 	.word	0x20000ae4

0800b828 <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b084      	sub	sp, #16
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 0310 	and.w	r3, r3, #16
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d07a      	beq.n	800b936 <USART_GPS_IRQHandler+0x10e>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	69db      	ldr	r3, [r3, #28]
 800b848:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b852:	b29b      	uxth	r3, r3
 800b854:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800b856:	4b6a      	ldr	r3, [pc, #424]	; (800ba00 <USART_GPS_IRQHandler+0x1d8>)
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	2b01      	cmp	r3, #1
 800b85c:	d166      	bne.n	800b92c <USART_GPS_IRQHandler+0x104>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800b86c:	461a      	mov	r2, r3
 800b86e:	4b65      	ldr	r3, [pc, #404]	; (800ba04 <USART_GPS_IRQHandler+0x1dc>)
 800b870:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 800b872:	4b65      	ldr	r3, [pc, #404]	; (800ba08 <USART_GPS_IRQHandler+0x1e0>)
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d012      	beq.n	800b8a0 <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	4618      	mov	r0, r3
 800b880:	f7fc fc0c 	bl	800809c <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	6812      	ldr	r2, [r2, #0]
 800b890:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b892:	6812      	ldr	r2, [r2, #0]
 800b894:	6812      	ldr	r2, [r2, #0]
 800b896:	f022 0201 	bic.w	r2, r2, #1
 800b89a:	601a      	str	r2, [r3, #0]
 800b89c:	bf00      	nop
 800b89e:	e004      	b.n	800b8aa <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	f7fc fc91 	bl	80081cc <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800b8aa:	4b56      	ldr	r3, [pc, #344]	; (800ba04 <USART_GPS_IRQHandler+0x1dc>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	dd16      	ble.n	800b8e0 <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	685b      	ldr	r3, [r3, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	6852      	ldr	r2, [r2, #4]
 800b8bc:	6812      	ldr	r2, [r2, #0]
 800b8be:	6812      	ldr	r2, [r2, #0]
 800b8c0:	f042 0202 	orr.w	r2, r2, #2
 800b8c4:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6858      	ldr	r0, [r3, #4]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	68db      	ldr	r3, [r3, #12]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	695b      	ldr	r3, [r3, #20]
 800b8d4:	461a      	mov	r2, r3
 800b8d6:	4b4b      	ldr	r3, [pc, #300]	; (800ba04 <USART_GPS_IRQHandler+0x1dc>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f7f6 f9ad 	bl	8001c38 <HAL_DMA_Start>
 800b8de:	e018      	b.n	800b912 <USART_GPS_IRQHandler+0xea>

			}else
			{
				if(log_gps)
 800b8e0:	4b49      	ldr	r3, [pc, #292]	; (800ba08 <USART_GPS_IRQHandler+0x1e0>)
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d011      	beq.n	800b90c <USART_GPS_IRQHandler+0xe4>
				{
					HAL_UART_DMAResume(hgps->gps_huart);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7fc fc28 	bl	8008142 <HAL_UART_DMAResume>
					hgps->gps_huart->hdmarx->Instance->CCR |= DMA_CCR_EN;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	6812      	ldr	r2, [r2, #0]
 800b8fe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b900:	6812      	ldr	r2, [r2, #0]
 800b902:	6812      	ldr	r2, [r2, #0]
 800b904:	f042 0201 	orr.w	r2, r2, #1
 800b908:	601a      	str	r2, [r3, #0]
 800b90a:	bf00      	nop
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 800b90c:	4b3f      	ldr	r3, [pc, #252]	; (800ba0c <USART_GPS_IRQHandler+0x1e4>)
 800b90e:	2203      	movs	r2, #3
 800b910:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 800b912:	4b3b      	ldr	r3, [pc, #236]	; (800ba00 <USART_GPS_IRQHandler+0x1d8>)
 800b914:	2200      	movs	r2, #0
 800b916:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	6812      	ldr	r2, [r2, #0]
 800b922:	6812      	ldr	r2, [r2, #0]
 800b924:	6812      	ldr	r2, [r2, #0]
 800b926:	f022 0210 	bic.w	r2, r2, #16
 800b92a:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	2210      	movs	r2, #16
 800b934:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b942:	2b00      	cmp	r3, #0
 800b944:	d016      	beq.n	800b974 <USART_GPS_IRQHandler+0x14c>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7fc fcaa 	bl	80082a4 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	2210      	movs	r2, #16
 800b958:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	6812      	ldr	r2, [r2, #0]
 800b964:	6812      	ldr	r2, [r2, #0]
 800b966:	6812      	ldr	r2, [r2, #0]
 800b968:	f022 0210 	bic.w	r2, r2, #16
 800b96c:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 800b96e:	4b28      	ldr	r3, [pc, #160]	; (800ba10 <USART_GPS_IRQHandler+0x1e8>)
 800b970:	2201      	movs	r2, #1
 800b972:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	f003 0301 	and.w	r3, r3, #1
 800b980:	2b00      	cmp	r3, #0
 800b982:	d039      	beq.n	800b9f8 <USART_GPS_IRQHandler+0x1d0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	69db      	ldr	r3, [r3, #28]
 800b98c:	f003 0302 	and.w	r3, r3, #2
 800b990:	2b02      	cmp	r3, #2
 800b992:	d104      	bne.n	800b99e <USART_GPS_IRQHandler+0x176>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	2202      	movs	r2, #2
 800b99c:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	69db      	ldr	r3, [r3, #28]
 800b9a6:	f003 0304 	and.w	r3, r3, #4
 800b9aa:	2b04      	cmp	r3, #4
 800b9ac:	d104      	bne.n	800b9b8 <USART_GPS_IRQHandler+0x190>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2204      	movs	r2, #4
 800b9b6:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	69db      	ldr	r3, [r3, #28]
 800b9c0:	f003 0308 	and.w	r3, r3, #8
 800b9c4:	2b08      	cmp	r3, #8
 800b9c6:	d10a      	bne.n	800b9de <USART_GPS_IRQHandler+0x1b6>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b9d0:	b29b      	uxth	r3, r3
 800b9d2:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	2208      	movs	r2, #8
 800b9dc:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	69db      	ldr	r3, [r3, #28]
 800b9e6:	f003 0301 	and.w	r3, r3, #1
 800b9ea:	2b01      	cmp	r3, #1
 800b9ec:	d104      	bne.n	800b9f8 <USART_GPS_IRQHandler+0x1d0>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	621a      	str	r2, [r3, #32]
		}
	}
}
 800b9f8:	bf00      	nop
 800b9fa:	3710      	adds	r7, #16
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	20000ae4 	.word	0x20000ae4
 800ba04:	20000abc 	.word	0x20000abc
 800ba08:	20002450 	.word	0x20002450
 800ba0c:	20000b40 	.word	0x20000b40
 800ba10:	20001c04 	.word	0x20001c04

0800ba14 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	af00      	add	r7, sp, #0
  hi2c2.Instance = INA_I2C_Perpheral;
 800ba18:	4b1b      	ldr	r3, [pc, #108]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba1a:	4a1c      	ldr	r2, [pc, #112]	; (800ba8c <MX_I2C2_Init+0x78>)
 800ba1c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00200C28;
 800ba1e:	4b1a      	ldr	r3, [pc, #104]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba20:	4a1b      	ldr	r2, [pc, #108]	; (800ba90 <MX_I2C2_Init+0x7c>)
 800ba22:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800ba24:	4b18      	ldr	r3, [pc, #96]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba26:	2200      	movs	r2, #0
 800ba28:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ba2a:	4b17      	ldr	r3, [pc, #92]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ba30:	4b15      	ldr	r3, [pc, #84]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba32:	2200      	movs	r2, #0
 800ba34:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800ba36:	4b14      	ldr	r3, [pc, #80]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba38:	2200      	movs	r2, #0
 800ba3a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800ba3c:	4b12      	ldr	r3, [pc, #72]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba3e:	2200      	movs	r2, #0
 800ba40:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ba42:	4b11      	ldr	r3, [pc, #68]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba44:	2200      	movs	r2, #0
 800ba46:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ba48:	4b0f      	ldr	r3, [pc, #60]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800ba4e:	480e      	ldr	r0, [pc, #56]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba50:	f7f6 fdc5 	bl	80025de <HAL_I2C_Init>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d001      	beq.n	800ba5e <MX_I2C2_Init+0x4a>
  {
    return HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	e012      	b.n	800ba84 <MX_I2C2_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800ba5e:	2100      	movs	r1, #0
 800ba60:	4809      	ldr	r0, [pc, #36]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba62:	f7f7 fbc9 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800ba66:	4603      	mov	r3, r0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d001      	beq.n	800ba70 <MX_I2C2_Init+0x5c>
  {
    return HAL_ERROR;
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	e009      	b.n	800ba84 <MX_I2C2_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800ba70:	2100      	movs	r1, #0
 800ba72:	4805      	ldr	r0, [pc, #20]	; (800ba88 <MX_I2C2_Init+0x74>)
 800ba74:	f7f7 fc0a 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d001      	beq.n	800ba82 <MX_I2C2_Init+0x6e>
  {
    return HAL_ERROR;
 800ba7e:	2301      	movs	r3, #1
 800ba80:	e000      	b.n	800ba84 <MX_I2C2_Init+0x70>
  }

  return HAL_OK;
 800ba82:	2300      	movs	r3, #0


}
 800ba84:	4618      	mov	r0, r3
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	20002454 	.word	0x20002454
 800ba8c:	40005800 	.word	0x40005800
 800ba90:	00200c28 	.word	0x00200c28

0800ba94 <INA219_Init_Sensor>:


//================== 6. Init Function Definitions =======================================

INA_Status_t INA219_Init_Sensor(void)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
	  // initialise I2C peripheral
	  MX_I2C2_Init();
 800ba9a:	f7ff ffbb 	bl	800ba14 <MX_I2C2_Init>
	  if(INA219_Begin() == INA_DEVICE_READY)
 800ba9e:	f000 f821 	bl	800bae4 <INA219_Begin>
 800baa2:	4603      	mov	r3, r0
 800baa4:	2b07      	cmp	r3, #7
 800baa6:	d111      	bne.n	800bacc <INA219_Init_Sensor+0x38>
	  {
		  float I,V,P;
		  // perform soft reset of device
		  INA219_Reset();
 800baa8:	f000 f91c 	bl	800bce4 <INA219_Reset>
		  //configure the register
		  INA219_Set_Reg_Config(&ina);
 800baac:	480b      	ldr	r0, [pc, #44]	; (800badc <INA219_Init_Sensor+0x48>)
 800baae:	f000 f9a7 	bl	800be00 <INA219_Set_Reg_Config>
		  //calibrate current and power reading
		  INA219_Calibrate_16V_1_2A(&I,&V,&P);
 800bab2:	1d3a      	adds	r2, r7, #4
 800bab4:	f107 0108 	add.w	r1, r7, #8
 800bab8:	f107 030c 	add.w	r3, r7, #12
 800babc:	4618      	mov	r0, r3
 800babe:	f000 f85b 	bl	800bb78 <INA219_Calibrate_16V_1_2A>
		  //enable power mode
		  INA219_Set_Power_Mode(INA219_CONFIG_MODE_ADC_DIS);
 800bac2:	2004      	movs	r0, #4
 800bac4:	f000 f952 	bl	800bd6c <INA219_Set_Power_Mode>
		  return INA_OK;
 800bac8:	2300      	movs	r3, #0
 800baca:	e003      	b.n	800bad4 <INA219_Init_Sensor+0x40>
	  }
	  HAL_I2C_DeInit(&ina.ina_i2c);
 800bacc:	4804      	ldr	r0, [pc, #16]	; (800bae0 <INA219_Init_Sensor+0x4c>)
 800bace:	f7f6 fe14 	bl	80026fa <HAL_I2C_DeInit>
	  return INA_INIT_ERROR;
 800bad2:	2301      	movs	r3, #1
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	200024a0 	.word	0x200024a0
 800bae0:	200024ac 	.word	0x200024ac

0800bae4 <INA219_Begin>:

INA_Status_t INA219_Begin(void)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b086      	sub	sp, #24
 800bae8:	af04      	add	r7, sp, #16
	//attach i2c object to ina object
#ifdef USE_I2C_1
	  ina.ina_i2c = hi2c1;
#endif
#ifdef USE_I2C_2
	  ina.ina_i2c = hi2c2;
 800baea:	4b20      	ldr	r3, [pc, #128]	; (800bb6c <INA219_Begin+0x88>)
 800baec:	4a20      	ldr	r2, [pc, #128]	; (800bb70 <INA219_Begin+0x8c>)
 800baee:	330c      	adds	r3, #12
 800baf0:	4611      	mov	r1, r2
 800baf2:	224c      	movs	r2, #76	; 0x4c
 800baf4:	4618      	mov	r0, r3
 800baf6:	f003 feeb 	bl	800f8d0 <memcpy>
#ifdef USE_I2C_3
	  ina.ina_i2c = hi2c3;
#endif

	//check if device is online
	uint8_t temp[2] = {0};
 800bafa:	2300      	movs	r3, #0
 800bafc:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_IsDeviceReady(&ina.ina_i2c,INA219_I2C_Address,10,100) != HAL_OK)
 800bafe:	2364      	movs	r3, #100	; 0x64
 800bb00:	220a      	movs	r2, #10
 800bb02:	2180      	movs	r1, #128	; 0x80
 800bb04:	481b      	ldr	r0, [pc, #108]	; (800bb74 <INA219_Begin+0x90>)
 800bb06:	f7f7 f855 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d001      	beq.n	800bb14 <INA219_Begin+0x30>
	{
		return INA_DEVICE_OFFLINE;
 800bb10:	2306      	movs	r3, #6
 800bb12:	e027      	b.n	800bb64 <INA219_Begin+0x80>
	}

	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,2,temp,2,100) != HAL_OK)
 800bb14:	2364      	movs	r3, #100	; 0x64
 800bb16:	9302      	str	r3, [sp, #8]
 800bb18:	2302      	movs	r3, #2
 800bb1a:	9301      	str	r3, [sp, #4]
 800bb1c:	1d3b      	adds	r3, r7, #4
 800bb1e:	9300      	str	r3, [sp, #0]
 800bb20:	2302      	movs	r3, #2
 800bb22:	2200      	movs	r2, #0
 800bb24:	2180      	movs	r1, #128	; 0x80
 800bb26:	4813      	ldr	r0, [pc, #76]	; (800bb74 <INA219_Begin+0x90>)
 800bb28:	f7f6 ff2a 	bl	8002980 <HAL_I2C_Mem_Read>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d001      	beq.n	800bb36 <INA219_Begin+0x52>
	{
		return INA_I2C_READ_ERROR;
 800bb32:	2302      	movs	r3, #2
 800bb34:	e016      	b.n	800bb64 <INA219_Begin+0x80>
	}
	//check for previous configuration

	uint16_t configbyte = (temp[0]<<8) | temp[1];
 800bb36:	793b      	ldrb	r3, [r7, #4]
 800bb38:	021b      	lsls	r3, r3, #8
 800bb3a:	b21a      	sxth	r2, r3
 800bb3c:	797b      	ldrb	r3, [r7, #5]
 800bb3e:	b21b      	sxth	r3, r3
 800bb40:	4313      	orrs	r3, r2
 800bb42:	b21b      	sxth	r3, r3
 800bb44:	80fb      	strh	r3, [r7, #6]
	if(configbyte == INA219_DEFAULT_CONFIG) //this will occure if a reset has occured or if the device has not been configured
 800bb46:	88fb      	ldrh	r3, [r7, #6]
 800bb48:	f643 129f 	movw	r2, #14751	; 0x399f
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d104      	bne.n	800bb5a <INA219_Begin+0x76>
	{
		ina.Use_Config = Default;
 800bb50:	4b06      	ldr	r3, [pc, #24]	; (800bb6c <INA219_Begin+0x88>)
 800bb52:	2200      	movs	r2, #0
 800bb54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800bb58:	e003      	b.n	800bb62 <INA219_Begin+0x7e>
	}else
	{
		ina.Use_Config = Configured;
 800bb5a:	4b04      	ldr	r3, [pc, #16]	; (800bb6c <INA219_Begin+0x88>)
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}

	return INA_DEVICE_READY;
 800bb62:	2307      	movs	r3, #7
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	200024a0 	.word	0x200024a0
 800bb70:	20002454 	.word	0x20002454
 800bb74:	200024ac 	.word	0x200024ac

0800bb78 <INA219_Calibrate_16V_1_2A>:
 * 			Choose LSB = 100 uA
 * 	Step 5: Set Calibration value = 4096
 */

INA_Status_t INA219_Calibrate_16V_1_2A(float *I_MBO, float *V_MBO, float *P_Max)
{
 800bb78:	b590      	push	{r4, r7, lr}
 800bb7a:	b08d      	sub	sp, #52	; 0x34
 800bb7c:	af04      	add	r7, sp, #16
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	607a      	str	r2, [r7, #4]
	//set Current Step Size
	ina.INA219_I_LSB = 100.0/1000000.0;
 800bb84:	4b50      	ldr	r3, [pc, #320]	; (800bcc8 <INA219_Calibrate_16V_1_2A+0x150>)
 800bb86:	4a51      	ldr	r2, [pc, #324]	; (800bccc <INA219_Calibrate_16V_1_2A+0x154>)
 800bb88:	65da      	str	r2, [r3, #92]	; 0x5c
	uint16_t I_cal_val = (uint16_t)(0.04096/(ina.INA219_I_LSB*INA219_R_SHUNT));
 800bb8a:	4b4f      	ldr	r3, [pc, #316]	; (800bcc8 <INA219_Calibrate_16V_1_2A+0x150>)
 800bb8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7f4 fcea 	bl	8000568 <__aeabi_f2d>
 800bb94:	a344      	add	r3, pc, #272	; (adr r3, 800bca8 <INA219_Calibrate_16V_1_2A+0x130>)
 800bb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9a:	f7f4 fd39 	bl	8000610 <__aeabi_dmul>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	460c      	mov	r4, r1
 800bba2:	461a      	mov	r2, r3
 800bba4:	4623      	mov	r3, r4
 800bba6:	a142      	add	r1, pc, #264	; (adr r1, 800bcb0 <INA219_Calibrate_16V_1_2A+0x138>)
 800bba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbac:	f7f4 fe5a 	bl	8000864 <__aeabi_ddiv>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	460c      	mov	r4, r1
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	f7f5 f802 	bl	8000bc0 <__aeabi_d2uiz>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	83fb      	strh	r3, [r7, #30]
	ina.INA219_P_LSB = 20*ina.INA219_I_LSB;
 800bbc0:	4b41      	ldr	r3, [pc, #260]	; (800bcc8 <INA219_Calibrate_16V_1_2A+0x150>)
 800bbc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbc4:	4942      	ldr	r1, [pc, #264]	; (800bcd0 <INA219_Calibrate_16V_1_2A+0x158>)
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7f5 f978 	bl	8000ebc <__aeabi_fmul>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	461a      	mov	r2, r3
 800bbd0:	4b3d      	ldr	r3, [pc, #244]	; (800bcc8 <INA219_Calibrate_16V_1_2A+0x150>)
 800bbd2:	665a      	str	r2, [r3, #100]	; 0x64
	float I_max = ina.INA219_I_LSB*32767;
 800bbd4:	4b3c      	ldr	r3, [pc, #240]	; (800bcc8 <INA219_Calibrate_16V_1_2A+0x150>)
 800bbd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbd8:	493e      	ldr	r1, [pc, #248]	; (800bcd4 <INA219_Calibrate_16V_1_2A+0x15c>)
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7f5 f96e 	bl	8000ebc <__aeabi_fmul>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	61bb      	str	r3, [r7, #24]
	if(I_max  > 1.6) //max possible current
 800bbe4:	69b8      	ldr	r0, [r7, #24]
 800bbe6:	f7f4 fcbf 	bl	8000568 <__aeabi_f2d>
 800bbea:	a333      	add	r3, pc, #204	; (adr r3, 800bcb8 <INA219_Calibrate_16V_1_2A+0x140>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	f7f4 ff9e 	bl	8000b30 <__aeabi_dcmpgt>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d003      	beq.n	800bc02 <INA219_Calibrate_16V_1_2A+0x8a>
	{
		*I_MBO = 1.6;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	4a36      	ldr	r2, [pc, #216]	; (800bcd8 <INA219_Calibrate_16V_1_2A+0x160>)
 800bbfe:	601a      	str	r2, [r3, #0]
 800bc00:	e002      	b.n	800bc08 <INA219_Calibrate_16V_1_2A+0x90>
	}else
	{
		*I_MBO = I_max;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	69ba      	ldr	r2, [r7, #24]
 800bc06:	601a      	str	r2, [r3, #0]
	}
	float Vshunt_max = *I_MBO*INA219_R_SHUNT;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7f4 fcab 	bl	8000568 <__aeabi_f2d>
 800bc12:	a325      	add	r3, pc, #148	; (adr r3, 800bca8 <INA219_Calibrate_16V_1_2A+0x130>)
 800bc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc18:	f7f4 fcfa 	bl	8000610 <__aeabi_dmul>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	460c      	mov	r4, r1
 800bc20:	4618      	mov	r0, r3
 800bc22:	4621      	mov	r1, r4
 800bc24:	f7f4 ffec 	bl	8000c00 <__aeabi_d2f>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	617b      	str	r3, [r7, #20]
	if(Vshunt_max > 0.16)
 800bc2c:	6978      	ldr	r0, [r7, #20]
 800bc2e:	f7f4 fc9b 	bl	8000568 <__aeabi_f2d>
 800bc32:	a323      	add	r3, pc, #140	; (adr r3, 800bcc0 <INA219_Calibrate_16V_1_2A+0x148>)
 800bc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc38:	f7f4 ff7a 	bl	8000b30 <__aeabi_dcmpgt>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d003      	beq.n	800bc4a <INA219_Calibrate_16V_1_2A+0xd2>
	{
		*V_MBO = 0.16;
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	4a25      	ldr	r2, [pc, #148]	; (800bcdc <INA219_Calibrate_16V_1_2A+0x164>)
 800bc46:	601a      	str	r2, [r3, #0]
 800bc48:	e002      	b.n	800bc50 <INA219_Calibrate_16V_1_2A+0xd8>
	}
	else
	{
		*V_MBO = Vshunt_max;
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	697a      	ldr	r2, [r7, #20]
 800bc4e:	601a      	str	r2, [r3, #0]
	}
	*P_Max = *I_MBO*16;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7f5 f92f 	bl	8000ebc <__aeabi_fmul>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	461a      	mov	r2, r3
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	601a      	str	r2, [r3, #0]

	//write I_Cal_val to register
	uint8_t temp[2] = {(I_cal_val&0xFF00)>>8,(I_cal_val&0x00FF)};
 800bc66:	8bfb      	ldrh	r3, [r7, #30]
 800bc68:	0a1b      	lsrs	r3, r3, #8
 800bc6a:	b29b      	uxth	r3, r3
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	743b      	strb	r3, [r7, #16]
 800bc70:	8bfb      	ldrh	r3, [r7, #30]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	747b      	strb	r3, [r7, #17]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CALIBRATION_REG,1,temp,2,100) != HAL_OK)
 800bc76:	2364      	movs	r3, #100	; 0x64
 800bc78:	9302      	str	r3, [sp, #8]
 800bc7a:	2302      	movs	r3, #2
 800bc7c:	9301      	str	r3, [sp, #4]
 800bc7e:	f107 0310 	add.w	r3, r7, #16
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	2301      	movs	r3, #1
 800bc86:	2205      	movs	r2, #5
 800bc88:	2180      	movs	r1, #128	; 0x80
 800bc8a:	4815      	ldr	r0, [pc, #84]	; (800bce0 <INA219_Calibrate_16V_1_2A+0x168>)
 800bc8c:	f7f6 fd64 	bl	8002758 <HAL_I2C_Mem_Write>
 800bc90:	4603      	mov	r3, r0
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d001      	beq.n	800bc9a <INA219_Calibrate_16V_1_2A+0x122>
	{
		return INA_I2C_WRITE_ERROR;
 800bc96:	2303      	movs	r3, #3
 800bc98:	e000      	b.n	800bc9c <INA219_Calibrate_16V_1_2A+0x124>
	}

	return INA_OK;
 800bc9a:	2300      	movs	r3, #0
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3724      	adds	r7, #36	; 0x24
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd90      	pop	{r4, r7, pc}
 800bca4:	f3af 8000 	nop.w
 800bca8:	9999999a 	.word	0x9999999a
 800bcac:	3fb99999 	.word	0x3fb99999
 800bcb0:	88e368f1 	.word	0x88e368f1
 800bcb4:	3fa4f8b5 	.word	0x3fa4f8b5
 800bcb8:	9999999a 	.word	0x9999999a
 800bcbc:	3ff99999 	.word	0x3ff99999
 800bcc0:	47ae147b 	.word	0x47ae147b
 800bcc4:	3fc47ae1 	.word	0x3fc47ae1
 800bcc8:	200024a0 	.word	0x200024a0
 800bccc:	38d1b717 	.word	0x38d1b717
 800bcd0:	41a00000 	.word	0x41a00000
 800bcd4:	46fffe00 	.word	0x46fffe00
 800bcd8:	3fcccccd 	.word	0x3fcccccd
 800bcdc:	3e23d70a 	.word	0x3e23d70a
 800bce0:	200024ac 	.word	0x200024ac

0800bce4 <INA219_Reset>:
	hina->Init.INA_SHUNT_RESOLUTION = config_reg & (0b1111<<3);
	return HAL_OK;
}

INA_Status_t INA219_Reset(void)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b086      	sub	sp, #24
 800bce8:	af04      	add	r7, sp, #16
	//write reset bit to register
	uint8_t temp[2] = {INA219_CONFIG_RESET>>8,0};
 800bcea:	2380      	movs	r3, #128	; 0x80
 800bcec:	713b      	strb	r3, [r7, #4]
 800bcee:	2300      	movs	r3, #0
 800bcf0:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bcf2:	2364      	movs	r3, #100	; 0x64
 800bcf4:	9302      	str	r3, [sp, #8]
 800bcf6:	2302      	movs	r3, #2
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	1d3b      	adds	r3, r7, #4
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	2301      	movs	r3, #1
 800bd00:	2200      	movs	r2, #0
 800bd02:	2180      	movs	r1, #128	; 0x80
 800bd04:	4818      	ldr	r0, [pc, #96]	; (800bd68 <INA219_Reset+0x84>)
 800bd06:	f7f6 fd27 	bl	8002758 <HAL_I2C_Mem_Write>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d012      	beq.n	800bd36 <INA219_Reset+0x52>
	{
		return INA_I2C_WRITE_ERROR;
 800bd10:	2303      	movs	r3, #3
 800bd12:	e024      	b.n	800bd5e <INA219_Reset+0x7a>
	}
	//wait for bit to clear
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bd14:	2364      	movs	r3, #100	; 0x64
 800bd16:	9302      	str	r3, [sp, #8]
 800bd18:	2302      	movs	r3, #2
 800bd1a:	9301      	str	r3, [sp, #4]
 800bd1c:	1d3b      	adds	r3, r7, #4
 800bd1e:	9300      	str	r3, [sp, #0]
 800bd20:	2301      	movs	r3, #1
 800bd22:	2200      	movs	r2, #0
 800bd24:	2180      	movs	r1, #128	; 0x80
 800bd26:	4810      	ldr	r0, [pc, #64]	; (800bd68 <INA219_Reset+0x84>)
 800bd28:	f7f6 fe2a 	bl	8002980 <HAL_I2C_Mem_Read>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d001      	beq.n	800bd36 <INA219_Reset+0x52>
		{
				return INA_I2C_READ_ERROR;
 800bd32:	2302      	movs	r3, #2
 800bd34:	e013      	b.n	800bd5e <INA219_Reset+0x7a>
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
 800bd36:	793b      	ldrb	r3, [r7, #4]
 800bd38:	b25b      	sxtb	r3, r3
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	dbea      	blt.n	800bd14 <INA219_Reset+0x30>
		}
	}

	//check if control reg is default values
	uint16_t reg = temp[0]<<8 | temp[1];
 800bd3e:	793b      	ldrb	r3, [r7, #4]
 800bd40:	021b      	lsls	r3, r3, #8
 800bd42:	b21a      	sxth	r2, r3
 800bd44:	797b      	ldrb	r3, [r7, #5]
 800bd46:	b21b      	sxth	r3, r3
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	b21b      	sxth	r3, r3
 800bd4c:	80fb      	strh	r3, [r7, #6]
	if(reg != INA219_DEFAULT_CONFIG)
 800bd4e:	88fb      	ldrh	r3, [r7, #6]
 800bd50:	f643 129f 	movw	r2, #14751	; 0x399f
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d001      	beq.n	800bd5c <INA219_Reset+0x78>
	{
		return INA_RESET_ERROR;
 800bd58:	2304      	movs	r3, #4
 800bd5a:	e000      	b.n	800bd5e <INA219_Reset+0x7a>
	}
	return HAL_OK;
 800bd5c:	2300      	movs	r3, #0
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	3708      	adds	r7, #8
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	200024ac 	.word	0x200024ac

0800bd6c <INA219_Set_Power_Mode>:

INA_Status_t INA219_Set_Power_Mode(uint16_t PWR_MODE)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b088      	sub	sp, #32
 800bd70:	af04      	add	r7, sp, #16
 800bd72:	4603      	mov	r3, r0
 800bd74:	80fb      	strh	r3, [r7, #6]
	//get power mode
	uint8_t temp [2] = {0};
 800bd76:	2300      	movs	r3, #0
 800bd78:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bd7a:	2364      	movs	r3, #100	; 0x64
 800bd7c:	9302      	str	r3, [sp, #8]
 800bd7e:	2302      	movs	r3, #2
 800bd80:	9301      	str	r3, [sp, #4]
 800bd82:	f107 030c 	add.w	r3, r7, #12
 800bd86:	9300      	str	r3, [sp, #0]
 800bd88:	2301      	movs	r3, #1
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	2180      	movs	r1, #128	; 0x80
 800bd8e:	481b      	ldr	r0, [pc, #108]	; (800bdfc <INA219_Set_Power_Mode+0x90>)
 800bd90:	f7f6 fdf6 	bl	8002980 <HAL_I2C_Mem_Read>
 800bd94:	4603      	mov	r3, r0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d001      	beq.n	800bd9e <INA219_Set_Power_Mode+0x32>
	{
		return INA_I2C_READ_ERROR;
 800bd9a:	2302      	movs	r3, #2
 800bd9c:	e02a      	b.n	800bdf4 <INA219_Set_Power_Mode+0x88>
	}
	uint16_t config_reg = temp[0]<<8 |temp[1];
 800bd9e:	7b3b      	ldrb	r3, [r7, #12]
 800bda0:	021b      	lsls	r3, r3, #8
 800bda2:	b21a      	sxth	r2, r3
 800bda4:	7b7b      	ldrb	r3, [r7, #13]
 800bda6:	b21b      	sxth	r3, r3
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	b21b      	sxth	r3, r3
 800bdac:	81fb      	strh	r3, [r7, #14]

	//clear power mode
	config_reg &= ~(0b11);
 800bdae:	89fb      	ldrh	r3, [r7, #14]
 800bdb0:	f023 0303 	bic.w	r3, r3, #3
 800bdb4:	81fb      	strh	r3, [r7, #14]
	//set to new value
	config_reg |= PWR_MODE;
 800bdb6:	89fa      	ldrh	r2, [r7, #14]
 800bdb8:	88fb      	ldrh	r3, [r7, #6]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	81fb      	strh	r3, [r7, #14]
	//write to reg
	temp[0] = (config_reg &0xFF00)>>8;
 800bdbe:	89fb      	ldrh	r3, [r7, #14]
 800bdc0:	0a1b      	lsrs	r3, r3, #8
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	733b      	strb	r3, [r7, #12]
	temp[1] = config_reg &0xFF;
 800bdc8:	89fb      	ldrh	r3, [r7, #14]
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	737b      	strb	r3, [r7, #13]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bdce:	2364      	movs	r3, #100	; 0x64
 800bdd0:	9302      	str	r3, [sp, #8]
 800bdd2:	2302      	movs	r3, #2
 800bdd4:	9301      	str	r3, [sp, #4]
 800bdd6:	f107 030c 	add.w	r3, r7, #12
 800bdda:	9300      	str	r3, [sp, #0]
 800bddc:	2301      	movs	r3, #1
 800bdde:	2200      	movs	r2, #0
 800bde0:	2180      	movs	r1, #128	; 0x80
 800bde2:	4806      	ldr	r0, [pc, #24]	; (800bdfc <INA219_Set_Power_Mode+0x90>)
 800bde4:	f7f6 fcb8 	bl	8002758 <HAL_I2C_Mem_Write>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d001      	beq.n	800bdf2 <INA219_Set_Power_Mode+0x86>
	{
		return INA_I2C_WRITE_ERROR;
 800bdee:	2303      	movs	r3, #3
 800bdf0:	e000      	b.n	800bdf4 <INA219_Set_Power_Mode+0x88>
	}
	return INA_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3710      	adds	r7, #16
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}
 800bdfc:	200024ac 	.word	0x200024ac

0800be00 <INA219_Set_Reg_Config>:

INA_Status_t INA219_Set_Reg_Config(INA219_Handle_Typedef *hina)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b088      	sub	sp, #32
 800be04:	af04      	add	r7, sp, #16
 800be06:	6078      	str	r0, [r7, #4]
	hina->Init.INA_BUS_VOLTAGE_RANGE = INA219_CONFIG_BRNG_16V;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2200      	movs	r2, #0
 800be0c:	801a      	strh	r2, [r3, #0]
	hina->Init.INA_SHUNT_PGA_RANGE = INA219_CONFIG_PG_4;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800be14:	805a      	strh	r2, [r3, #2]
	hina->Init.INA_BUS_ADC_RESOLUTION = INA219_CONFIG_BADC_MODE_SAMPLE_12_BIT;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800be1c:	809a      	strh	r2, [r3, #4]
	hina->Init.INA_SHUNT_RESOLUTION = INA219_CONFIG_SADC_MODE_SAMPLE_12_BIT;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2218      	movs	r2, #24
 800be22:	80da      	strh	r2, [r3, #6]
	hina->Config_val = (hina->Init.INA_BUS_VOLTAGE_RANGE | hina->Init.INA_SHUNT_PGA_RANGE | hina->Init.INA_BUS_ADC_RESOLUTION | hina->Init.INA_SHUNT_RESOLUTION);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	881a      	ldrh	r2, [r3, #0]
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	885b      	ldrh	r3, [r3, #2]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	b29a      	uxth	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	889b      	ldrh	r3, [r3, #4]
 800be34:	4313      	orrs	r3, r2
 800be36:	b29a      	uxth	r2, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	88db      	ldrh	r3, [r3, #6]
 800be3c:	4313      	orrs	r3, r2
 800be3e:	b29a      	uxth	r2, r3
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	811a      	strh	r2, [r3, #8]
	uint8_t byte[2] = {(hina->Config_val&0xFF00)>>8,hina->Config_val&0x00FF};
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	891b      	ldrh	r3, [r3, #8]
 800be48:	0a1b      	lsrs	r3, r3, #8
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	733b      	strb	r3, [r7, #12]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	891b      	ldrh	r3, [r3, #8]
 800be54:	b2db      	uxtb	r3, r3
 800be56:	737b      	strb	r3, [r7, #13]
	//write value to register
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,byte,2,100) != HAL_OK)
 800be58:	2364      	movs	r3, #100	; 0x64
 800be5a:	9302      	str	r3, [sp, #8]
 800be5c:	2302      	movs	r3, #2
 800be5e:	9301      	str	r3, [sp, #4]
 800be60:	f107 030c 	add.w	r3, r7, #12
 800be64:	9300      	str	r3, [sp, #0]
 800be66:	2301      	movs	r3, #1
 800be68:	2200      	movs	r2, #0
 800be6a:	2180      	movs	r1, #128	; 0x80
 800be6c:	4806      	ldr	r0, [pc, #24]	; (800be88 <INA219_Set_Reg_Config+0x88>)
 800be6e:	f7f6 fc73 	bl	8002758 <HAL_I2C_Mem_Write>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d001      	beq.n	800be7c <INA219_Set_Reg_Config+0x7c>
	{
		return INA_I2C_WRITE_ERROR;
 800be78:	2303      	movs	r3, #3
 800be7a:	e000      	b.n	800be7e <INA219_Set_Reg_Config+0x7e>
	}
	return INA_OK;
 800be7c:	2300      	movs	r3, #0
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3710      	adds	r7, #16
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}
 800be86:	bf00      	nop
 800be88:	200024ac 	.word	0x200024ac

0800be8c <INA219_Trigger_Conversion>:
 *
 * @return: INA_Status_t - return value showing the status of the function
 */

INA_Status_t INA219_Trigger_Conversion(uint8_t val)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b088      	sub	sp, #32
 800be90:	af04      	add	r7, sp, #16
 800be92:	4603      	mov	r3, r0
 800be94:	71fb      	strb	r3, [r7, #7]
	//set Power mode
	uint16_t mode = 0;
 800be96:	2300      	movs	r3, #0
 800be98:	81fb      	strh	r3, [r7, #14]
	switch(val){
 800be9a:	79fb      	ldrb	r3, [r7, #7]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d006      	beq.n	800beae <INA219_Trigger_Conversion+0x22>
 800bea0:	2b02      	cmp	r3, #2
 800bea2:	d007      	beq.n	800beb4 <INA219_Trigger_Conversion+0x28>
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d108      	bne.n	800beba <INA219_Trigger_Conversion+0x2e>
	case 0:
		mode = INA219_CONFIG_MODE_SHUNT_TRIGGERERD;
 800bea8:	2301      	movs	r3, #1
 800beaa:	81fb      	strh	r3, [r7, #14]
		break;
 800beac:	e005      	b.n	800beba <INA219_Trigger_Conversion+0x2e>
	case 1:
		mode = INA219_CONFIG_MODE_BUS_TRIGGERED;
 800beae:	2302      	movs	r3, #2
 800beb0:	81fb      	strh	r3, [r7, #14]
		break;
 800beb2:	e002      	b.n	800beba <INA219_Trigger_Conversion+0x2e>
	case 2:
		mode = INA219_CONFIG_MODE_SHUNT_BUS_TRIGGERED;
 800beb4:	2303      	movs	r3, #3
 800beb6:	81fb      	strh	r3, [r7, #14]
		break;
 800beb8:	bf00      	nop
	}
	if(INA219_Set_Power_Mode(mode) != INA_OK)
 800beba:	89fb      	ldrh	r3, [r7, #14]
 800bebc:	4618      	mov	r0, r3
 800bebe:	f7ff ff55 	bl	800bd6c <INA219_Set_Power_Mode>
 800bec2:	4603      	mov	r3, r0
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d001      	beq.n	800becc <INA219_Trigger_Conversion+0x40>
	{
		return INA_I2C_WRITE_ERROR;
 800bec8:	2303      	movs	r3, #3
 800beca:	e022      	b.n	800bf12 <INA219_Trigger_Conversion+0x86>
	}
	//wait for conversion ready flag to be set in register
	uint8_t temp[2];
	uint16_t u_temp = 0;
 800becc:	2300      	movs	r3, #0
 800bece:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bed0:	e019      	b.n	800bf06 <INA219_Trigger_Conversion+0x7a>
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bed2:	2364      	movs	r3, #100	; 0x64
 800bed4:	9302      	str	r3, [sp, #8]
 800bed6:	2302      	movs	r3, #2
 800bed8:	9301      	str	r3, [sp, #4]
 800beda:	f107 0308 	add.w	r3, r7, #8
 800bede:	9300      	str	r3, [sp, #0]
 800bee0:	2301      	movs	r3, #1
 800bee2:	2202      	movs	r2, #2
 800bee4:	2180      	movs	r1, #128	; 0x80
 800bee6:	480d      	ldr	r0, [pc, #52]	; (800bf1c <INA219_Trigger_Conversion+0x90>)
 800bee8:	f7f6 fd4a 	bl	8002980 <HAL_I2C_Mem_Read>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d001      	beq.n	800bef6 <INA219_Trigger_Conversion+0x6a>
		{
			return INA_I2C_READ_ERROR;
 800bef2:	2302      	movs	r3, #2
 800bef4:	e00d      	b.n	800bf12 <INA219_Trigger_Conversion+0x86>
		}
		u_temp = (temp[0]<<8) | temp[1];
 800bef6:	7a3b      	ldrb	r3, [r7, #8]
 800bef8:	021b      	lsls	r3, r3, #8
 800befa:	b21a      	sxth	r2, r3
 800befc:	7a7b      	ldrb	r3, [r7, #9]
 800befe:	b21b      	sxth	r3, r3
 800bf00:	4313      	orrs	r3, r2
 800bf02:	b21b      	sxth	r3, r3
 800bf04:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bf06:	89bb      	ldrh	r3, [r7, #12]
 800bf08:	f003 0302 	and.w	r3, r3, #2
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d0e0      	beq.n	800bed2 <INA219_Trigger_Conversion+0x46>
	}
	return INA_OK;
 800bf10:	2300      	movs	r3, #0
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop
 800bf1c:	200024ac 	.word	0x200024ac

0800bf20 <INA219_Get_Shunt_Voltage>:

INA_Status_t INA219_Get_Shunt_Voltage(int16_t *Shunt_Voltage)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b088      	sub	sp, #32
 800bf24:	af04      	add	r7, sp, #16
 800bf26:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bf28:	2300      	movs	r3, #0
 800bf2a:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_SHUNT_REG,2,temp,2,100)!= HAL_OK)
 800bf2c:	2364      	movs	r3, #100	; 0x64
 800bf2e:	9302      	str	r3, [sp, #8]
 800bf30:	2302      	movs	r3, #2
 800bf32:	9301      	str	r3, [sp, #4]
 800bf34:	f107 030c 	add.w	r3, r7, #12
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	2302      	movs	r3, #2
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	2180      	movs	r1, #128	; 0x80
 800bf40:	4824      	ldr	r0, [pc, #144]	; (800bfd4 <INA219_Get_Shunt_Voltage+0xb4>)
 800bf42:	f7f6 fd1d 	bl	8002980 <HAL_I2C_Mem_Read>
 800bf46:	4603      	mov	r3, r0
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d001      	beq.n	800bf50 <INA219_Get_Shunt_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bf4c:	2302      	movs	r3, #2
 800bf4e:	e03d      	b.n	800bfcc <INA219_Get_Shunt_Voltage+0xac>
	}
	//convert to signed 16 bit word
	*Shunt_Voltage = (temp[0]<<8) | temp[1];
 800bf50:	7b3b      	ldrb	r3, [r7, #12]
 800bf52:	021b      	lsls	r3, r3, #8
 800bf54:	b21a      	sxth	r2, r3
 800bf56:	7b7b      	ldrb	r3, [r7, #13]
 800bf58:	b21b      	sxth	r3, r3
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	b21a      	sxth	r2, r3
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	801a      	strh	r2, [r3, #0]
	//mulitply by PG gain
	switch(ina.Init.INA_SHUNT_PGA_RANGE)
 800bf62:	4b1d      	ldr	r3, [pc, #116]	; (800bfd8 <INA219_Get_Shunt_Voltage+0xb8>)
 800bf64:	885b      	ldrh	r3, [r3, #2]
 800bf66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf6a:	d01b      	beq.n	800bfa4 <INA219_Get_Shunt_Voltage+0x84>
 800bf6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf70:	dc02      	bgt.n	800bf78 <INA219_Get_Shunt_Voltage+0x58>
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d01f      	beq.n	800bfb6 <INA219_Get_Shunt_Voltage+0x96>
 800bf76:	e028      	b.n	800bfca <INA219_Get_Shunt_Voltage+0xaa>
 800bf78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf7c:	d008      	beq.n	800bf90 <INA219_Get_Shunt_Voltage+0x70>
 800bf7e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800bf82:	d122      	bne.n	800bfca <INA219_Get_Shunt_Voltage+0xaa>
	{
		case INA219_CONFIG_PG_8:
			*Shunt_Voltage = *Shunt_Voltage*1;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f9b3 2000 	ldrsh.w	r2, [r3]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	801a      	strh	r2, [r3, #0]
			break;
 800bf8e:	e01c      	b.n	800bfca <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_4:
			*Shunt_Voltage = *Shunt_Voltage*4;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	b21a      	sxth	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	801a      	strh	r2, [r3, #0]
			break;
 800bfa2:	e012      	b.n	800bfca <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_2:
			*Shunt_Voltage = *Shunt_Voltage*8;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	00db      	lsls	r3, r3, #3
 800bfae:	b29b      	uxth	r3, r3
 800bfb0:	b21a      	sxth	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	801a      	strh	r2, [r3, #0]
		case INA219_CONFIG_PG_1:
			*Shunt_Voltage = *Shunt_Voltage*16;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	011b      	lsls	r3, r3, #4
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	b21a      	sxth	r2, r3
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	801a      	strh	r2, [r3, #0]
			break;
 800bfc8:	bf00      	nop
	}
	return INA_OK;
 800bfca:	2300      	movs	r3, #0
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3710      	adds	r7, #16
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	200024ac 	.word	0x200024ac
 800bfd8:	200024a0 	.word	0x200024a0

0800bfdc <INA219_Get_Bus_Voltage>:

INA_Status_t INA219_Get_Bus_Voltage(int16_t *Bus_Voltage)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b088      	sub	sp, #32
 800bfe0:	af04      	add	r7, sp, #16
 800bfe2:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bfe8:	2364      	movs	r3, #100	; 0x64
 800bfea:	9302      	str	r3, [sp, #8]
 800bfec:	2302      	movs	r3, #2
 800bfee:	9301      	str	r3, [sp, #4]
 800bff0:	f107 030c 	add.w	r3, r7, #12
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	2301      	movs	r3, #1
 800bff8:	2202      	movs	r2, #2
 800bffa:	2180      	movs	r1, #128	; 0x80
 800bffc:	480e      	ldr	r0, [pc, #56]	; (800c038 <INA219_Get_Bus_Voltage+0x5c>)
 800bffe:	f7f6 fcbf 	bl	8002980 <HAL_I2C_Mem_Read>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <INA219_Get_Bus_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c008:	2302      	movs	r3, #2
 800c00a:	e010      	b.n	800c02e <INA219_Get_Bus_Voltage+0x52>
	}
	uint16_t u_temp = (temp[0]<<8) | temp[1];
 800c00c:	7b3b      	ldrb	r3, [r7, #12]
 800c00e:	021b      	lsls	r3, r3, #8
 800c010:	b21a      	sxth	r2, r3
 800c012:	7b7b      	ldrb	r3, [r7, #13]
 800c014:	b21b      	sxth	r3, r3
 800c016:	4313      	orrs	r3, r2
 800c018:	b21b      	sxth	r3, r3
 800c01a:	81fb      	strh	r3, [r7, #14]
	*Bus_Voltage = (int16_t)((u_temp >>3)*4); //remove conv and MOF flags
 800c01c:	89fb      	ldrh	r3, [r7, #14]
 800c01e:	08db      	lsrs	r3, r3, #3
 800c020:	b29b      	uxth	r3, r3
 800c022:	009b      	lsls	r3, r3, #2
 800c024:	b29b      	uxth	r3, r3
 800c026:	b21a      	sxth	r2, r3
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c02c:	2300      	movs	r3, #0
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3710      	adds	r7, #16
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	200024ac 	.word	0x200024ac

0800c03c <INA219_Get_Current>:

INA_Status_t INA219_Get_Current(int16_t *current)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b088      	sub	sp, #32
 800c040:	af04      	add	r7, sp, #16
 800c042:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c044:	2300      	movs	r3, #0
 800c046:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CURRENT_REG,1,temp,2,100)!= HAL_OK)
 800c048:	2364      	movs	r3, #100	; 0x64
 800c04a:	9302      	str	r3, [sp, #8]
 800c04c:	2302      	movs	r3, #2
 800c04e:	9301      	str	r3, [sp, #4]
 800c050:	f107 030c 	add.w	r3, r7, #12
 800c054:	9300      	str	r3, [sp, #0]
 800c056:	2301      	movs	r3, #1
 800c058:	2204      	movs	r2, #4
 800c05a:	2180      	movs	r1, #128	; 0x80
 800c05c:	480a      	ldr	r0, [pc, #40]	; (800c088 <INA219_Get_Current+0x4c>)
 800c05e:	f7f6 fc8f 	bl	8002980 <HAL_I2C_Mem_Read>
 800c062:	4603      	mov	r3, r0
 800c064:	2b00      	cmp	r3, #0
 800c066:	d001      	beq.n	800c06c <INA219_Get_Current+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c068:	2302      	movs	r3, #2
 800c06a:	e009      	b.n	800c080 <INA219_Get_Current+0x44>
	}
	*current = (temp[0]<<8) | temp[1];
 800c06c:	7b3b      	ldrb	r3, [r7, #12]
 800c06e:	021b      	lsls	r3, r3, #8
 800c070:	b21a      	sxth	r2, r3
 800c072:	7b7b      	ldrb	r3, [r7, #13]
 800c074:	b21b      	sxth	r3, r3
 800c076:	4313      	orrs	r3, r2
 800c078:	b21a      	sxth	r2, r3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c07e:	2300      	movs	r3, #0
}
 800c080:	4618      	mov	r0, r3
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	200024ac 	.word	0x200024ac

0800c08c <INA219_Get_Power>:

INA_Status_t INA219_Get_Power(int16_t *power)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b088      	sub	sp, #32
 800c090:	af04      	add	r7, sp, #16
 800c092:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c094:	2300      	movs	r3, #0
 800c096:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,POWER_REG,1,temp,2,100)!= HAL_OK)
 800c098:	2364      	movs	r3, #100	; 0x64
 800c09a:	9302      	str	r3, [sp, #8]
 800c09c:	2302      	movs	r3, #2
 800c09e:	9301      	str	r3, [sp, #4]
 800c0a0:	f107 030c 	add.w	r3, r7, #12
 800c0a4:	9300      	str	r3, [sp, #0]
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	2203      	movs	r2, #3
 800c0aa:	2180      	movs	r1, #128	; 0x80
 800c0ac:	480a      	ldr	r0, [pc, #40]	; (800c0d8 <INA219_Get_Power+0x4c>)
 800c0ae:	f7f6 fc67 	bl	8002980 <HAL_I2C_Mem_Read>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d001      	beq.n	800c0bc <INA219_Get_Power+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	e009      	b.n	800c0d0 <INA219_Get_Power+0x44>
	}
	*power = (temp[0]<<8) | temp[1];
 800c0bc:	7b3b      	ldrb	r3, [r7, #12]
 800c0be:	021b      	lsls	r3, r3, #8
 800c0c0:	b21a      	sxth	r2, r3
 800c0c2:	7b7b      	ldrb	r3, [r7, #13]
 800c0c4:	b21b      	sxth	r3, r3
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	b21a      	sxth	r2, r3
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c0ce:	2300      	movs	r3, #0
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3710      	adds	r7, #16
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	200024ac 	.word	0x200024ac

0800c0dc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_UART5_Init(void)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	af00      	add	r7, sp, #0
  huart5.Instance = UART5;
 800c0e0:	4b14      	ldr	r3, [pc, #80]	; (800c134 <MX_UART5_Init+0x58>)
 800c0e2:	4a15      	ldr	r2, [pc, #84]	; (800c138 <MX_UART5_Init+0x5c>)
 800c0e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 800c0e6:	4b13      	ldr	r3, [pc, #76]	; (800c134 <MX_UART5_Init+0x58>)
 800c0e8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800c0ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800c0ee:	4b11      	ldr	r3, [pc, #68]	; (800c134 <MX_UART5_Init+0x58>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800c0f4:	4b0f      	ldr	r3, [pc, #60]	; (800c134 <MX_UART5_Init+0x58>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800c0fa:	4b0e      	ldr	r3, [pc, #56]	; (800c134 <MX_UART5_Init+0x58>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800c100:	4b0c      	ldr	r3, [pc, #48]	; (800c134 <MX_UART5_Init+0x58>)
 800c102:	220c      	movs	r2, #12
 800c104:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c106:	4b0b      	ldr	r3, [pc, #44]	; (800c134 <MX_UART5_Init+0x58>)
 800c108:	2200      	movs	r2, #0
 800c10a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800c10c:	4b09      	ldr	r3, [pc, #36]	; (800c134 <MX_UART5_Init+0x58>)
 800c10e:	2200      	movs	r2, #0
 800c110:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800c112:	4b08      	ldr	r3, [pc, #32]	; (800c134 <MX_UART5_Init+0x58>)
 800c114:	2200      	movs	r2, #0
 800c116:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c118:	4b06      	ldr	r3, [pc, #24]	; (800c134 <MX_UART5_Init+0x58>)
 800c11a:	2200      	movs	r2, #0
 800c11c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800c11e:	4805      	ldr	r0, [pc, #20]	; (800c134 <MX_UART5_Init+0x58>)
 800c120:	f7fb fcd9 	bl	8007ad6 <HAL_UART_Init>
 800c124:	4603      	mov	r3, r0
 800c126:	2b00      	cmp	r3, #0
 800c128:	d001      	beq.n	800c12e <MX_UART5_Init+0x52>
  {
    return HAL_ERROR;
 800c12a:	2301      	movs	r3, #1
 800c12c:	e000      	b.n	800c130 <MX_UART5_Init+0x54>
  }

  return HAL_OK;
 800c12e:	2300      	movs	r3, #0
}
 800c130:	4618      	mov	r0, r3
 800c132:	bd80      	pop	{r7, pc}
 800c134:	20003748 	.word	0x20003748
 800c138:	40005000 	.word	0x40005000

0800c13c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
  if(DMA2_Channel2->CCR != 0)
 800c142:	4b33      	ldr	r3, [pc, #204]	; (800c210 <MX_DMA_Init+0xd4>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d00d      	beq.n	800c166 <MX_DMA_Init+0x2a>
  {
   //clear channel to reset state
   hdma_uart5_rx.Instance = DMA2_Channel2;
 800c14a:	4b32      	ldr	r3, [pc, #200]	; (800c214 <MX_DMA_Init+0xd8>)
 800c14c:	4a30      	ldr	r2, [pc, #192]	; (800c210 <MX_DMA_Init+0xd4>)
 800c14e:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800c150:	4b30      	ldr	r3, [pc, #192]	; (800c214 <MX_DMA_Init+0xd8>)
 800c152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c154:	4a30      	ldr	r2, [pc, #192]	; (800c218 <MX_DMA_Init+0xdc>)
 800c156:	6812      	ldr	r2, [r2, #0]
 800c158:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.ChannelIndex = 2;
 800c15a:	4b2e      	ldr	r3, [pc, #184]	; (800c214 <MX_DMA_Init+0xd8>)
 800c15c:	2202      	movs	r2, #2
 800c15e:	645a      	str	r2, [r3, #68]	; 0x44
   HAL_DMA_DeInit(&hdma_uart5_rx);
 800c160:	482c      	ldr	r0, [pc, #176]	; (800c214 <MX_DMA_Init+0xd8>)
 800c162:	f7f5 fcd7 	bl	8001b14 <HAL_DMA_DeInit>
  }
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c166:	4a2d      	ldr	r2, [pc, #180]	; (800c21c <MX_DMA_Init+0xe0>)
 800c168:	4b2c      	ldr	r3, [pc, #176]	; (800c21c <MX_DMA_Init+0xe0>)
 800c16a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c16c:	f043 0302 	orr.w	r3, r3, #2
 800c170:	6493      	str	r3, [r2, #72]	; 0x48
 800c172:	4b2a      	ldr	r3, [pc, #168]	; (800c21c <MX_DMA_Init+0xe0>)
 800c174:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c176:	f003 0302 	and.w	r3, r3, #2
 800c17a:	607b      	str	r3, [r7, #4]
 800c17c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c17e:	4a27      	ldr	r2, [pc, #156]	; (800c21c <MX_DMA_Init+0xe0>)
 800c180:	4b26      	ldr	r3, [pc, #152]	; (800c21c <MX_DMA_Init+0xe0>)
 800c182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c184:	f043 0301 	orr.w	r3, r3, #1
 800c188:	6493      	str	r3, [r2, #72]	; 0x48
 800c18a:	4b24      	ldr	r3, [pc, #144]	; (800c21c <MX_DMA_Init+0xe0>)
 800c18c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c18e:	f003 0301 	and.w	r3, r3, #1
 800c192:	603b      	str	r3, [r7, #0]
 800c194:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c196:	4b22      	ldr	r3, [pc, #136]	; (800c220 <MX_DMA_Init+0xe4>)
 800c198:	4a22      	ldr	r2, [pc, #136]	; (800c224 <MX_DMA_Init+0xe8>)
 800c19a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_0;
 800c19c:	4b20      	ldr	r3, [pc, #128]	; (800c220 <MX_DMA_Init+0xe4>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800c1a2:	4b1f      	ldr	r3, [pc, #124]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c1a8:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800c1aa:	4b1d      	ldr	r3, [pc, #116]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1ac:	2240      	movs	r2, #64	; 0x40
 800c1ae:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 800c1b0:	4b1b      	ldr	r3, [pc, #108]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1b2:	2280      	movs	r2, #128	; 0x80
 800c1b4:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c1b6:	4b1a      	ldr	r3, [pc, #104]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c1bc:	4b18      	ldr	r3, [pc, #96]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1be:	2200      	movs	r2, #0
 800c1c0:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800c1c2:	4b17      	ldr	r3, [pc, #92]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800c1c8:	4b15      	ldr	r3, [pc, #84]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c1ce:	4814      	ldr	r0, [pc, #80]	; (800c220 <MX_DMA_Init+0xe4>)
 800c1d0:	f7f5 fbe8 	bl	80019a4 <HAL_DMA_Init>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d001      	beq.n	800c1de <MX_DMA_Init+0xa2>
  {
	  return HAL_ERROR;
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e013      	b.n	800c206 <MX_DMA_Init+0xca>
  }

  /* DMA interrupt init */
  HAL_NVIC_ClearPendingIRQ(DMA2_Channel2_IRQn);
 800c1de:	2039      	movs	r0, #57	; 0x39
 800c1e0:	f7f5 fbd1 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	2100      	movs	r1, #0
 800c1e8:	200c      	movs	r0, #12
 800c1ea:	f7f5 fb82 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800c1ee:	200c      	movs	r0, #12
 800c1f0:	f7f5 fb9b 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	2100      	movs	r1, #0
 800c1f8:	2039      	movs	r0, #57	; 0x39
 800c1fa:	f7f5 fb7a 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800c1fe:	2039      	movs	r0, #57	; 0x39
 800c200:	f7f5 fb93 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800c204:	2300      	movs	r3, #0

}
 800c206:	4618      	mov	r0, r3
 800c208:	3708      	adds	r7, #8
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}
 800c20e:	bf00      	nop
 800c210:	4002041c 	.word	0x4002041c
 800c214:	20003818 	.word	0x20003818
 800c218:	40020400 	.word	0x40020400
 800c21c:	40021000 	.word	0x40021000
 800c220:	200037cc 	.word	0x200037cc
 800c224:	4002001c 	.word	0x4002001c

0800c228 <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b086      	sub	sp, #24
 800c22c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c22e:	1d3b      	adds	r3, r7, #4
 800c230:	2200      	movs	r2, #0
 800c232:	601a      	str	r2, [r3, #0]
 800c234:	605a      	str	r2, [r3, #4]
 800c236:	609a      	str	r2, [r3, #8]
 800c238:	60da      	str	r2, [r3, #12]
 800c23a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c23c:	4a1b      	ldr	r2, [pc, #108]	; (800c2ac <MX_GPIO_Init+0x84>)
 800c23e:	4b1b      	ldr	r3, [pc, #108]	; (800c2ac <MX_GPIO_Init+0x84>)
 800c240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c242:	f043 0304 	orr.w	r3, r3, #4
 800c246:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c248:	4b18      	ldr	r3, [pc, #96]	; (800c2ac <MX_GPIO_Init+0x84>)
 800c24a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c24c:	f003 0304 	and.w	r3, r3, #4
 800c250:	603b      	str	r3, [r7, #0]
 800c252:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */

  /*Configure GPIO pins : LD2_Pin IR_OnOff_Pin */
  GPIO_InitStruct.Pin =  IR_OnOff_Pin;
 800c254:	2380      	movs	r3, #128	; 0x80
 800c256:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c258:	2301      	movs	r3, #1
 800c25a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c25c:	2300      	movs	r3, #0
 800c25e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c260:	2300      	movs	r3, #0
 800c262:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c264:	1d3b      	adds	r3, r7, #4
 800c266:	4619      	mov	r1, r3
 800c268:	4811      	ldr	r0, [pc, #68]	; (800c2b0 <MX_GPIO_Init+0x88>)
 800c26a:	f7f5 feef 	bl	800204c <HAL_GPIO_Init>
  /* Disable Internal Pull Down Resistor*/
  HAL_PWREx_DisableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c26e:	2180      	movs	r1, #128	; 0x80
 800c270:	2002      	movs	r0, #2
 800c272:	f7f7 f9e1 	bl	8003638 <HAL_PWREx_DisableGPIOPullDown>
  HAL_PWREx_DisablePullUpPullDownConfig();
 800c276:	f7f7 fa5d 	bl	8003734 <HAL_PWREx_DisablePullUpPullDownConfig>

  /*Configure GPIO pins : IR_RIng_Pin IR_NetAv_Pin */
  GPIO_InitStruct.Pin = IR_Ring_Pin|IR_NetAv_Pin;
 800c27a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800c27e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c280:	4b0c      	ldr	r3, [pc, #48]	; (800c2b4 <MX_GPIO_Init+0x8c>)
 800c282:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c284:	2302      	movs	r3, #2
 800c286:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c288:	1d3b      	adds	r3, r7, #4
 800c28a:	4619      	mov	r1, r3
 800c28c:	4808      	ldr	r0, [pc, #32]	; (800c2b0 <MX_GPIO_Init+0x88>)
 800c28e:	f7f5 fedd 	bl	800204c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c292:	2200      	movs	r2, #0
 800c294:	2100      	movs	r1, #0
 800c296:	2028      	movs	r0, #40	; 0x28
 800c298:	f7f5 fb2b 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c29c:	2028      	movs	r0, #40	; 0x28
 800c29e:	f7f5 fb44 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800c2a2:	2300      	movs	r3, #0

}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3718      	adds	r7, #24
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}
 800c2ac:	40021000 	.word	0x40021000
 800c2b0:	48000800 	.word	0x48000800
 800c2b4:	10110000 	.word	0x10110000

0800c2b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_TIM3_Init(void)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b094      	sub	sp, #80	; 0x50
 800c2bc:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c2be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	601a      	str	r2, [r3, #0]
 800c2c6:	605a      	str	r2, [r3, #4]
 800c2c8:	609a      	str	r2, [r3, #8]
 800c2ca:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800c2cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	601a      	str	r2, [r3, #0]
 800c2d4:	605a      	str	r2, [r3, #4]
 800c2d6:	609a      	str	r2, [r3, #8]
 800c2d8:	60da      	str	r2, [r3, #12]
 800c2da:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c2dc:	f107 0320 	add.w	r3, r7, #32
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	601a      	str	r2, [r3, #0]
 800c2e4:	605a      	str	r2, [r3, #4]
 800c2e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c2e8:	1d3b      	adds	r3, r7, #4
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	601a      	str	r2, [r3, #0]
 800c2ee:	605a      	str	r2, [r3, #4]
 800c2f0:	609a      	str	r2, [r3, #8]
 800c2f2:	60da      	str	r2, [r3, #12]
 800c2f4:	611a      	str	r2, [r3, #16]
 800c2f6:	615a      	str	r2, [r3, #20]
 800c2f8:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800c2fa:	4b3c      	ldr	r3, [pc, #240]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c2fc:	4a3c      	ldr	r2, [pc, #240]	; (800c3f0 <MX_TIM3_Init+0x138>)
 800c2fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800c300:	4b3a      	ldr	r3, [pc, #232]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c302:	2200      	movs	r2, #0
 800c304:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c306:	4b39      	ldr	r3, [pc, #228]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c308:	2200      	movs	r2, #0
 800c30a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800c30c:	4b37      	ldr	r3, [pc, #220]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c30e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c312:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c314:	4b35      	ldr	r3, [pc, #212]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c316:	2200      	movs	r2, #0
 800c318:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c31a:	4b34      	ldr	r3, [pc, #208]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c31c:	2200      	movs	r2, #0
 800c31e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800c320:	4832      	ldr	r0, [pc, #200]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c322:	f7f9 feb8 	bl	8006096 <HAL_TIM_Base_Init>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d001      	beq.n	800c330 <MX_TIM3_Init+0x78>
  {
    return HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	e058      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c334:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800c336:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c33a:	4619      	mov	r1, r3
 800c33c:	482b      	ldr	r0, [pc, #172]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c33e:	f7fa fbe3 	bl	8006b08 <HAL_TIM_ConfigClockSource>
 800c342:	4603      	mov	r3, r0
 800c344:	2b00      	cmp	r3, #0
 800c346:	d001      	beq.n	800c34c <MX_TIM3_Init+0x94>
  {
    return HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	e04a      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800c34c:	4827      	ldr	r0, [pc, #156]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c34e:	f7f9 ff7b 	bl	8006248 <HAL_TIM_OC_Init>
 800c352:	4603      	mov	r3, r0
 800c354:	2b00      	cmp	r3, #0
 800c356:	d001      	beq.n	800c35c <MX_TIM3_Init+0xa4>
  {
    return HAL_ERROR;
 800c358:	2301      	movs	r3, #1
 800c35a:	e042      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800c35c:	2304      	movs	r3, #4
 800c35e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800c360:	2370      	movs	r3, #112	; 0x70
 800c362:	633b      	str	r3, [r7, #48]	; 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800c364:	2300      	movs	r3, #0
 800c366:	637b      	str	r3, [r7, #52]	; 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800c368:	2300      	movs	r3, #0
 800c36a:	63bb      	str	r3, [r7, #56]	; 0x38
  sSlaveConfig.TriggerFilter = 0;
 800c36c:	2300      	movs	r3, #0
 800c36e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800c370:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c374:	4619      	mov	r1, r3
 800c376:	481d      	ldr	r0, [pc, #116]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c378:	f7fa fc7f 	bl	8006c7a <HAL_TIM_SlaveConfigSynchro>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d001      	beq.n	800c386 <MX_TIM3_Init+0xce>
  {
    return HAL_ERROR;
 800c382:	2301      	movs	r3, #1
 800c384:	e02d      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c386:	2300      	movs	r3, #0
 800c388:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c38a:	2300      	movs	r3, #0
 800c38c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c38e:	f107 0320 	add.w	r3, r7, #32
 800c392:	4619      	mov	r1, r3
 800c394:	4815      	ldr	r0, [pc, #84]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c396:	f7fb faa9 	bl	80078ec <HAL_TIMEx_MasterConfigSynchronization>
 800c39a:	4603      	mov	r3, r0
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d001      	beq.n	800c3a4 <MX_TIM3_Init+0xec>
  {
    return HAL_ERROR;
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	e01e      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM_TIM3_ETR_COMP1) != HAL_OK)
 800c3a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c3a8:	4810      	ldr	r0, [pc, #64]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c3aa:	f7fb fb25 	bl	80079f8 <HAL_TIMEx_RemapConfig>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d001      	beq.n	800c3b8 <MX_TIM3_Init+0x100>
  {
    return HAL_ERROR;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	e014      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11520;
 800c3bc:	f44f 5334 	mov.w	r3, #11520	; 0x2d00
 800c3c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800c3c2:	2302      	movs	r3, #2
 800c3c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c3ca:	1d3b      	adds	r3, r7, #4
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	4806      	ldr	r0, [pc, #24]	; (800c3ec <MX_TIM3_Init+0x134>)
 800c3d2:	f7fa fa7f 	bl	80068d4 <HAL_TIM_OC_ConfigChannel>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d001      	beq.n	800c3e0 <MX_TIM3_Init+0x128>
  {
    return HAL_ERROR;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	e000      	b.n	800c3e2 <MX_TIM3_Init+0x12a>
  }
  return HAL_OK;
 800c3e0:	2300      	movs	r3, #0
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3750      	adds	r7, #80	; 0x50
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	bf00      	nop
 800c3ec:	20003700 	.word	0x20003700
 800c3f0:	40000400 	.word	0x40000400

0800c3f4 <IR_Clear_Buffer>:
 */

//======================= 5. Utility Function Definition ==================================

void  IR_Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b082      	sub	sp, #8
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800c3fe:	683a      	ldr	r2, [r7, #0]
 800c400:	2100      	movs	r1, #0
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f003 fa6f 	bl	800f8e6 <memset>
}
 800c408:	bf00      	nop
 800c40a:	3708      	adds	r7, #8
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <IR_Calculate_Checksum>:

uint16_t IR_Calculate_Checksum(uint8_t* messagebuff, uint8_t size)
{
 800c410:	b480      	push	{r7}
 800c412:	b085      	sub	sp, #20
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	460b      	mov	r3, r1
 800c41a:	70fb      	strb	r3, [r7, #3]
	uint32_t sum = 0;
 800c41c:	2300      	movs	r3, #0
 800c41e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c420:	2300      	movs	r3, #0
 800c422:	60bb      	str	r3, [r7, #8]
 800c424:	e00a      	b.n	800c43c <IR_Calculate_Checksum+0x2c>
	{
		sum+= messagebuff[i];
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	687a      	ldr	r2, [r7, #4]
 800c42a:	4413      	add	r3, r2
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	461a      	mov	r2, r3
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	4413      	add	r3, r2
 800c434:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	3301      	adds	r3, #1
 800c43a:	60bb      	str	r3, [r7, #8]
 800c43c:	78fa      	ldrb	r2, [r7, #3]
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	429a      	cmp	r2, r3
 800c442:	dcf0      	bgt.n	800c426 <IR_Calculate_Checksum+0x16>
	}
	//return last 16 bits
	return (uint16_t)(sum & 0xFFFF);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	b29b      	uxth	r3, r3
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3714      	adds	r7, #20
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bc80      	pop	{r7}
 800c450:	4770      	bx	lr
	...

0800c454 <IR_Init_Module>:
 * @param: none
 *
 * @retval: IR_Status_t
 */
IR_Status_t IR_Init_Module(void)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b082      	sub	sp, #8
 800c458:	af00      	add	r7, sp, #0
	 if(MX_GPIO_Init() != HAL_OK){return IR_Pin_CFG_Error;}
 800c45a:	f7ff fee5 	bl	800c228 <MX_GPIO_Init>
 800c45e:	4603      	mov	r3, r0
 800c460:	2b00      	cmp	r3, #0
 800c462:	d001      	beq.n	800c468 <IR_Init_Module+0x14>
 800c464:	2301      	movs	r3, #1
 800c466:	e036      	b.n	800c4d6 <IR_Init_Module+0x82>
	 if(MX_DMA_Init()  != HAL_OK){return IR_Pin_CFG_Error;}
 800c468:	f7ff fe68 	bl	800c13c <MX_DMA_Init>
 800c46c:	4603      	mov	r3, r0
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d001      	beq.n	800c476 <IR_Init_Module+0x22>
 800c472:	2301      	movs	r3, #1
 800c474:	e02f      	b.n	800c4d6 <IR_Init_Module+0x82>
	 if(MX_UART5_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c476:	f7ff fe31 	bl	800c0dc <MX_UART5_Init>
 800c47a:	4603      	mov	r3, r0
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d001      	beq.n	800c484 <IR_Init_Module+0x30>
 800c480:	2301      	movs	r3, #1
 800c482:	e028      	b.n	800c4d6 <IR_Init_Module+0x82>
	 if(MX_TIM3_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c484:	f7ff ff18 	bl	800c2b8 <MX_TIM3_Init>
 800c488:	4603      	mov	r3, r0
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d001      	beq.n	800c492 <IR_Init_Module+0x3e>
 800c48e:	2301      	movs	r3, #1
 800c490:	e021      	b.n	800c4d6 <IR_Init_Module+0x82>
	 IR_OnOff_GPIO_Port->ODR |= 0b1<<15;
 800c492:	4a13      	ldr	r2, [pc, #76]	; (800c4e0 <IR_Init_Module+0x8c>)
 800c494:	4b12      	ldr	r3, [pc, #72]	; (800c4e0 <IR_Init_Module+0x8c>)
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c49c:	6153      	str	r3, [r2, #20]
	  //send acknowledgement
	 char* msg;
	 if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c49e:	4811      	ldr	r0, [pc, #68]	; (800c4e4 <IR_Init_Module+0x90>)
 800c4a0:	f000 f87c 	bl	800c59c <IR_send_AT_CMD>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d10d      	bne.n	800c4c6 <IR_Init_Module+0x72>
	 {
	 	msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c4aa:	490f      	ldr	r1, [pc, #60]	; (800c4e8 <IR_Init_Module+0x94>)
 800c4ac:	480f      	ldr	r0, [pc, #60]	; (800c4ec <IR_Init_Module+0x98>)
 800c4ae:	f004 fc49 	bl	8010d44 <strtok>
 800c4b2:	6078      	str	r0, [r7, #4]
	 	if(strcmp(msg,(char*)"OK") != 0)
 800c4b4:	490e      	ldr	r1, [pc, #56]	; (800c4f0 <IR_Init_Module+0x9c>)
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f7f3 fe8a 	bl	80001d0 <strcmp>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d003      	beq.n	800c4ca <IR_Init_Module+0x76>
	 	{
	 	  return IR_Ack_Error;
 800c4c2:	2307      	movs	r3, #7
 800c4c4:	e007      	b.n	800c4d6 <IR_Init_Module+0x82>
	 	}
	 }else
	 {
	 	  return IR_Ack_Error;
 800c4c6:	2307      	movs	r3, #7
 800c4c8:	e005      	b.n	800c4d6 <IR_Init_Module+0x82>
	 }
	 	  //analyse message
	 	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c4ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c4ce:	4809      	ldr	r0, [pc, #36]	; (800c4f4 <IR_Init_Module+0xa0>)
 800c4d0:	f7ff ff90 	bl	800c3f4 <IR_Clear_Buffer>
	 	  return IR_OK;
 800c4d4:	2300      	movs	r3, #0
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3708      	adds	r7, #8
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	48000800 	.word	0x48000800
 800c4e4:	08017440 	.word	0x08017440
 800c4e8:	08017444 	.word	0x08017444
 800c4ec:	2000350a 	.word	0x2000350a
 800c4f0:	08017448 	.word	0x08017448
 800c4f4:	20003508 	.word	0x20003508

0800c4f8 <IR_DeInit_Module>:
 *
 * NB: Ensure that HAL_TIM_BASE_DeInit calls the user defined MSP DeInit otherwise the peripheral will not
 * 	   be cleared
 */
IR_Status_t IR_DeInit_Module(void)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	af00      	add	r7, sp, #0
	/* Deinitialize TIMx Peripheral*/
	if(htim3.Instance != IR_TIM_PORT)
 800c4fc:	4b20      	ldr	r3, [pc, #128]	; (800c580 <IR_DeInit_Module+0x88>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a20      	ldr	r2, [pc, #128]	; (800c584 <IR_DeInit_Module+0x8c>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d002      	beq.n	800c50c <IR_DeInit_Module+0x14>
	{
		htim3.Instance = IR_TIM_PORT;
 800c506:	4b1e      	ldr	r3, [pc, #120]	; (800c580 <IR_DeInit_Module+0x88>)
 800c508:	4a1e      	ldr	r2, [pc, #120]	; (800c584 <IR_DeInit_Module+0x8c>)
 800c50a:	601a      	str	r2, [r3, #0]
	}
	HAL_TIM_Base_Stop_IT(&htim3);
 800c50c:	481c      	ldr	r0, [pc, #112]	; (800c580 <IR_DeInit_Module+0x88>)
 800c50e:	f7f9 fe71 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 800c512:	481b      	ldr	r0, [pc, #108]	; (800c580 <IR_DeInit_Module+0x88>)
 800c514:	f7f9 fdea 	bl	80060ec <HAL_TIM_Base_DeInit>
 800c518:	4603      	mov	r3, r0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d001      	beq.n	800c522 <IR_DeInit_Module+0x2a>
	{
		return IR_CFG_Error;
 800c51e:	2308      	movs	r3, #8
 800c520:	e02b      	b.n	800c57a <IR_DeInit_Module+0x82>
	}
	/* Deinitialize UARTx Peripheral*/
	if(huart5.Instance != UART5)
 800c522:	4b19      	ldr	r3, [pc, #100]	; (800c588 <IR_DeInit_Module+0x90>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a19      	ldr	r2, [pc, #100]	; (800c58c <IR_DeInit_Module+0x94>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d002      	beq.n	800c532 <IR_DeInit_Module+0x3a>
	{
		huart5.Instance = IR_USART_PORT;
 800c52c:	4b16      	ldr	r3, [pc, #88]	; (800c588 <IR_DeInit_Module+0x90>)
 800c52e:	4a17      	ldr	r2, [pc, #92]	; (800c58c <IR_DeInit_Module+0x94>)
 800c530:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(&huart5) != HAL_OK)
 800c532:	4815      	ldr	r0, [pc, #84]	; (800c588 <IR_DeInit_Module+0x90>)
 800c534:	f7fb fb1d 	bl	8007b72 <HAL_UART_DeInit>
 800c538:	4603      	mov	r3, r0
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d001      	beq.n	800c542 <IR_DeInit_Module+0x4a>
	{
		return IR_CFG_Error;
 800c53e:	2308      	movs	r3, #8
 800c540:	e01b      	b.n	800c57a <IR_DeInit_Module+0x82>
	}

	/* Deinitialize DMA MEM Channel*/
	if(hdma_memtomem_dma1_channel2.Instance != DMA1_Channel2)
 800c542:	4b13      	ldr	r3, [pc, #76]	; (800c590 <IR_DeInit_Module+0x98>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	4a13      	ldr	r2, [pc, #76]	; (800c594 <IR_DeInit_Module+0x9c>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d002      	beq.n	800c552 <IR_DeInit_Module+0x5a>
	{
		hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c54c:	4b10      	ldr	r3, [pc, #64]	; (800c590 <IR_DeInit_Module+0x98>)
 800c54e:	4a11      	ldr	r2, [pc, #68]	; (800c594 <IR_DeInit_Module+0x9c>)
 800c550:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c552:	480f      	ldr	r0, [pc, #60]	; (800c590 <IR_DeInit_Module+0x98>)
 800c554:	f7f5 fade 	bl	8001b14 <HAL_DMA_DeInit>
 800c558:	4603      	mov	r3, r0
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d001      	beq.n	800c562 <IR_DeInit_Module+0x6a>
	{
		return IR_CFG_Error;
 800c55e:	2308      	movs	r3, #8
 800c560:	e00b      	b.n	800c57a <IR_DeInit_Module+0x82>
	}
	//set On/Off Pin to low and enable pull down resistor
	HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,RESET);
 800c562:	2200      	movs	r2, #0
 800c564:	2180      	movs	r1, #128	; 0x80
 800c566:	480c      	ldr	r0, [pc, #48]	; (800c598 <IR_DeInit_Module+0xa0>)
 800c568:	f7f6 f80a 	bl	8002580 <HAL_GPIO_WritePin>
	HAL_PWREx_EnableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c56c:	2180      	movs	r1, #128	; 0x80
 800c56e:	2002      	movs	r0, #2
 800c570:	f7f6 ffbe 	bl	80034f0 <HAL_PWREx_EnableGPIOPullDown>
	HAL_PWREx_EnablePullUpPullDownConfig();
 800c574:	f7f7 f8d0 	bl	8003718 <HAL_PWREx_EnablePullUpPullDownConfig>

	return IR_OK;
 800c578:	2300      	movs	r3, #0
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	20003700 	.word	0x20003700
 800c584:	40000400 	.word	0x40000400
 800c588:	20003748 	.word	0x20003748
 800c58c:	40005000 	.word	0x40005000
 800c590:	200037cc 	.word	0x200037cc
 800c594:	4002001c 	.word	0x4002001c
 800c598:	48000800 	.word	0x48000800

0800c59c <IR_send_AT_CMD>:
	  return IR_OK;
}

IR_Status_t IR_send_AT_CMD(char* cmd)

{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]

	int size = strlen(cmd);
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f7f3 fe1d 	bl	80001e4 <strlen>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	60fb      	str	r3, [r7, #12]
	if(Session_Flag == SBDWB)
 800c5ae:	4b33      	ldr	r3, [pc, #204]	; (800c67c <IR_send_AT_CMD+0xe0>)
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	2b01      	cmp	r3, #1
 800c5b4:	d102      	bne.n	800c5bc <IR_send_AT_CMD+0x20>
	{
		size = IR_Bin_Message_Length;
 800c5b6:	4b32      	ldr	r3, [pc, #200]	; (800c680 <IR_send_AT_CMD+0xe4>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	60fb      	str	r3, [r7, #12]
	}
	memcpy(IR_TX_Buffer,cmd,size);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	461a      	mov	r2, r3
 800c5c0:	6879      	ldr	r1, [r7, #4]
 800c5c2:	4830      	ldr	r0, [pc, #192]	; (800c684 <IR_send_AT_CMD+0xe8>)
 800c5c4:	f003 f984 	bl	800f8d0 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	b29a      	uxth	r2, r3
 800c5cc:	2364      	movs	r3, #100	; 0x64
 800c5ce:	492d      	ldr	r1, [pc, #180]	; (800c684 <IR_send_AT_CMD+0xe8>)
 800c5d0:	482d      	ldr	r0, [pc, #180]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c5d2:	f7fb fb03 	bl	8007bdc <HAL_UART_Transmit>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d001      	beq.n	800c5e0 <IR_send_AT_CMD+0x44>
	{
		return IR_Tx_Error;
 800c5dc:	2303      	movs	r3, #3
 800c5de:	e049      	b.n	800c674 <IR_send_AT_CMD+0xd8>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c5e0:	4b2a      	ldr	r3, [pc, #168]	; (800c68c <IR_send_AT_CMD+0xf0>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4a29      	ldr	r2, [pc, #164]	; (800c68c <IR_send_AT_CMD+0xf0>)
 800c5e6:	6812      	ldr	r2, [r2, #0]
 800c5e8:	6812      	ldr	r2, [r2, #0]
 800c5ea:	f042 0202 	orr.w	r2, r2, #2
 800c5ee:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c5f0:	4b25      	ldr	r3, [pc, #148]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	69db      	ldr	r3, [r3, #28]
 800c5f6:	f003 0310 	and.w	r3, r3, #16
 800c5fa:	2b10      	cmp	r3, #16
 800c5fc:	d103      	bne.n	800c606 <IR_send_AT_CMD+0x6a>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c5fe:	4b22      	ldr	r3, [pc, #136]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	2210      	movs	r2, #16
 800c604:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c606:	4b20      	ldr	r3, [pc, #128]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	4a1f      	ldr	r2, [pc, #124]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c60c:	6812      	ldr	r2, [r2, #0]
 800c60e:	6812      	ldr	r2, [r2, #0]
 800c610:	f042 0210 	orr.w	r2, r2, #16
 800c614:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c616:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c61a:	491d      	ldr	r1, [pc, #116]	; (800c690 <IR_send_AT_CMD+0xf4>)
 800c61c:	481a      	ldr	r0, [pc, #104]	; (800c688 <IR_send_AT_CMD+0xec>)
 800c61e:	f7fb fcb9 	bl	8007f94 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c622:	4b1c      	ldr	r3, [pc, #112]	; (800c694 <IR_send_AT_CMD+0xf8>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	4a1b      	ldr	r2, [pc, #108]	; (800c694 <IR_send_AT_CMD+0xf8>)
 800c628:	6812      	ldr	r2, [r2, #0]
 800c62a:	68d2      	ldr	r2, [r2, #12]
 800c62c:	f042 0202 	orr.w	r2, r2, #2
 800c630:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c632:	2100      	movs	r1, #0
 800c634:	4817      	ldr	r0, [pc, #92]	; (800c694 <IR_send_AT_CMD+0xf8>)
 800c636:	f7f9 fe3b 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c63a:	4816      	ldr	r0, [pc, #88]	; (800c694 <IR_send_AT_CMD+0xf8>)
 800c63c:	f7f9 fdb0 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	while(IR_RX_Flag == RESET);
 800c640:	bf00      	nop
 800c642:	4b15      	ldr	r3, [pc, #84]	; (800c698 <IR_send_AT_CMD+0xfc>)
 800c644:	f993 3000 	ldrsb.w	r3, [r3]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d0fa      	beq.n	800c642 <IR_send_AT_CMD+0xa6>

	if(IR_RX_Flag == -2)
 800c64c:	4b12      	ldr	r3, [pc, #72]	; (800c698 <IR_send_AT_CMD+0xfc>)
 800c64e:	f993 3000 	ldrsb.w	r3, [r3]
 800c652:	f113 0f02 	cmn.w	r3, #2
 800c656:	d101      	bne.n	800c65c <IR_send_AT_CMD+0xc0>
	{
		return IR_Rx_Timeout;
 800c658:	2305      	movs	r3, #5
 800c65a:	e00b      	b.n	800c674 <IR_send_AT_CMD+0xd8>
	}if(IR_RX_Flag == -1)
 800c65c:	4b0e      	ldr	r3, [pc, #56]	; (800c698 <IR_send_AT_CMD+0xfc>)
 800c65e:	f993 3000 	ldrsb.w	r3, [r3]
 800c662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c666:	d101      	bne.n	800c66c <IR_send_AT_CMD+0xd0>
	{
		return IR_Rx_Error;
 800c668:	2302      	movs	r3, #2
 800c66a:	e003      	b.n	800c674 <IR_send_AT_CMD+0xd8>
	}
	IR_RX_Flag = 0;
 800c66c:	4b0a      	ldr	r3, [pc, #40]	; (800c698 <IR_send_AT_CMD+0xfc>)
 800c66e:	2200      	movs	r2, #0
 800c670:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c672:	2300      	movs	r3, #0
}
 800c674:	4618      	mov	r0, r3
 800c676:	3710      	adds	r7, #16
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}
 800c67c:	20003745 	.word	0x20003745
 800c680:	200036fc 	.word	0x200036fc
 800c684:	20002508 	.word	0x20002508
 800c688:	20003748 	.word	0x20003748
 800c68c:	20003818 	.word	0x20003818
 800c690:	20002d08 	.word	0x20002d08
 800c694:	20003700 	.word	0x20003700
 800c698:	20003814 	.word	0x20003814

0800c69c <IR_start_SBD_Session>:

//======================= 7. Transmit/Recieve Function Definition ==================================

IR_Status_t IR_start_SBD_Session(SBDX_Status_t* sbd)
{
 800c69c:	b590      	push	{r4, r7, lr}
 800c69e:	b08f      	sub	sp, #60	; 0x3c
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
	//increase prescaler to lengthen timeout
	htim3.Instance->PSC = 5;
 800c6a4:	4b74      	ldr	r3, [pc, #464]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	2205      	movs	r2, #5
 800c6aa:	629a      	str	r2, [r3, #40]	; 0x28
	Session_Flag = SBDIX;
 800c6ac:	4b73      	ldr	r3, [pc, #460]	; (800c87c <IR_start_SBD_Session+0x1e0>)
 800c6ae:	2202      	movs	r2, #2
 800c6b0:	701a      	strb	r2, [r3, #0]
	char* cmd = "AT+SBDIX\r";
 800c6b2:	4b73      	ldr	r3, [pc, #460]	; (800c880 <IR_start_SBD_Session+0x1e4>)
 800c6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	int size = strlen(cmd);
 800c6b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6b8:	f7f3 fd94 	bl	80001e4 <strlen>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	62bb      	str	r3, [r7, #40]	; 0x28
		memcpy(IR_TX_Buffer,cmd,size);
 800c6c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c6c6:	486f      	ldr	r0, [pc, #444]	; (800c884 <IR_start_SBD_Session+0x1e8>)
 800c6c8:	f003 f902 	bl	800f8d0 <memcpy>
		if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ce:	b29a      	uxth	r2, r3
 800c6d0:	2364      	movs	r3, #100	; 0x64
 800c6d2:	496c      	ldr	r1, [pc, #432]	; (800c884 <IR_start_SBD_Session+0x1e8>)
 800c6d4:	486c      	ldr	r0, [pc, #432]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c6d6:	f7fb fa81 	bl	8007bdc <HAL_UART_Transmit>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d001      	beq.n	800c6e4 <IR_start_SBD_Session+0x48>
		{
			return IR_Tx_Error;
 800c6e0:	2303      	movs	r3, #3
 800c6e2:	e0c5      	b.n	800c870 <IR_start_SBD_Session+0x1d4>
		}
		__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c6e4:	4b69      	ldr	r3, [pc, #420]	; (800c88c <IR_start_SBD_Session+0x1f0>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a68      	ldr	r2, [pc, #416]	; (800c88c <IR_start_SBD_Session+0x1f0>)
 800c6ea:	6812      	ldr	r2, [r2, #0]
 800c6ec:	6812      	ldr	r2, [r2, #0]
 800c6ee:	f042 0202 	orr.w	r2, r2, #2
 800c6f2:	601a      	str	r2, [r3, #0]
		if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c6f4:	4b64      	ldr	r3, [pc, #400]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	69db      	ldr	r3, [r3, #28]
 800c6fa:	f003 0310 	and.w	r3, r3, #16
 800c6fe:	2b10      	cmp	r3, #16
 800c700:	d103      	bne.n	800c70a <IR_start_SBD_Session+0x6e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c702:	4b61      	ldr	r3, [pc, #388]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	2210      	movs	r2, #16
 800c708:	621a      	str	r2, [r3, #32]
		}
		__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c70a:	4b5f      	ldr	r3, [pc, #380]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4a5e      	ldr	r2, [pc, #376]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c710:	6812      	ldr	r2, [r2, #0]
 800c712:	6812      	ldr	r2, [r2, #0]
 800c714:	f042 0210 	orr.w	r2, r2, #16
 800c718:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c71a:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c71e:	495c      	ldr	r1, [pc, #368]	; (800c890 <IR_start_SBD_Session+0x1f4>)
 800c720:	4859      	ldr	r0, [pc, #356]	; (800c888 <IR_start_SBD_Session+0x1ec>)
 800c722:	f7fb fc37 	bl	8007f94 <HAL_UART_Receive_DMA>
		__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800c726:	4b54      	ldr	r3, [pc, #336]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4a53      	ldr	r2, [pc, #332]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c72c:	6812      	ldr	r2, [r2, #0]
 800c72e:	68d2      	ldr	r2, [r2, #12]
 800c730:	f022 0202 	bic.w	r2, r2, #2
 800c734:	60da      	str	r2, [r3, #12]
		__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);
 800c736:	4b50      	ldr	r3, [pc, #320]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	4a4f      	ldr	r2, [pc, #316]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c73c:	6812      	ldr	r2, [r2, #0]
 800c73e:	68d2      	ldr	r2, [r2, #12]
 800c740:	f042 0201 	orr.w	r2, r2, #1
 800c744:	60da      	str	r2, [r3, #12]
		HAL_NVIC_ClearPendingIRQ(TIM3_IRQn);
 800c746:	201d      	movs	r0, #29
 800c748:	f7f5 f91d 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
		__HAL_TIM_ENABLE(&htim3);
 800c74c:	4b4a      	ldr	r3, [pc, #296]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	4a49      	ldr	r2, [pc, #292]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c752:	6812      	ldr	r2, [r2, #0]
 800c754:	6812      	ldr	r2, [r2, #0]
 800c756:	f042 0201 	orr.w	r2, r2, #1
 800c75a:	601a      	str	r2, [r3, #0]
		while(IR_RX_Flag == RESET);
 800c75c:	bf00      	nop
 800c75e:	4b4d      	ldr	r3, [pc, #308]	; (800c894 <IR_start_SBD_Session+0x1f8>)
 800c760:	f993 3000 	ldrsb.w	r3, [r3]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d0fa      	beq.n	800c75e <IR_start_SBD_Session+0xc2>
		if(IR_RX_Flag == -2)
 800c768:	4b4a      	ldr	r3, [pc, #296]	; (800c894 <IR_start_SBD_Session+0x1f8>)
 800c76a:	f993 3000 	ldrsb.w	r3, [r3]
 800c76e:	f113 0f02 	cmn.w	r3, #2
 800c772:	d106      	bne.n	800c782 <IR_start_SBD_Session+0xe6>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c774:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c778:	4847      	ldr	r0, [pc, #284]	; (800c898 <IR_start_SBD_Session+0x1fc>)
 800c77a:	f7ff fe3b 	bl	800c3f4 <IR_Clear_Buffer>
			return IR_Rx_Timeout;
 800c77e:	2305      	movs	r3, #5
 800c780:	e076      	b.n	800c870 <IR_start_SBD_Session+0x1d4>
		}if(IR_RX_Flag == -1)
 800c782:	4b44      	ldr	r3, [pc, #272]	; (800c894 <IR_start_SBD_Session+0x1f8>)
 800c784:	f993 3000 	ldrsb.w	r3, [r3]
 800c788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c78c:	d106      	bne.n	800c79c <IR_start_SBD_Session+0x100>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c78e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c792:	4841      	ldr	r0, [pc, #260]	; (800c898 <IR_start_SBD_Session+0x1fc>)
 800c794:	f7ff fe2e 	bl	800c3f4 <IR_Clear_Buffer>
			return IR_Rx_Error;
 800c798:	2302      	movs	r3, #2
 800c79a:	e069      	b.n	800c870 <IR_start_SBD_Session+0x1d4>
		}
		IR_RX_Flag = RESET;
 800c79c:	4b3d      	ldr	r3, [pc, #244]	; (800c894 <IR_start_SBD_Session+0x1f8>)
 800c79e:	2200      	movs	r2, #0
 800c7a0:	701a      	strb	r2, [r3, #0]
		//decode SBD Message
		char* status = strtok((char*)&RM_Buffer[2],"\r\n");
 800c7a2:	493e      	ldr	r1, [pc, #248]	; (800c89c <IR_start_SBD_Session+0x200>)
 800c7a4:	483e      	ldr	r0, [pc, #248]	; (800c8a0 <IR_start_SBD_Session+0x204>)
 800c7a6:	f004 facd 	bl	8010d44 <strtok>
 800c7aa:	6278      	str	r0, [r7, #36]	; 0x24
		char* msg = strtok(NULL,"\r\n");
 800c7ac:	493b      	ldr	r1, [pc, #236]	; (800c89c <IR_start_SBD_Session+0x200>)
 800c7ae:	2000      	movs	r0, #0
 800c7b0:	f004 fac8 	bl	8010d44 <strtok>
 800c7b4:	6238      	str	r0, [r7, #32]
		if(strcmp(msg,"OK") != 0)
 800c7b6:	493b      	ldr	r1, [pc, #236]	; (800c8a4 <IR_start_SBD_Session+0x208>)
 800c7b8:	6a38      	ldr	r0, [r7, #32]
 800c7ba:	f7f3 fd09 	bl	80001d0 <strcmp>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d006      	beq.n	800c7d2 <IR_start_SBD_Session+0x136>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c7c4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c7c8:	4833      	ldr	r0, [pc, #204]	; (800c898 <IR_start_SBD_Session+0x1fc>)
 800c7ca:	f7ff fe13 	bl	800c3f4 <IR_Clear_Buffer>
			return IR_SBDIX_SESSION_ERROR;
 800c7ce:	230f      	movs	r3, #15
 800c7d0:	e04e      	b.n	800c870 <IR_start_SBD_Session+0x1d4>
		}
		char* temp = strtok(&status[7],", ");
 800c7d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7d4:	3307      	adds	r3, #7
 800c7d6:	4934      	ldr	r1, [pc, #208]	; (800c8a8 <IR_start_SBD_Session+0x20c>)
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f004 fab3 	bl	8010d44 <strtok>
 800c7de:	6378      	str	r0, [r7, #52]	; 0x34
		int temp_sbd[6] = {atoi(temp),0};
 800c7e0:	f107 0308 	add.w	r3, r7, #8
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	601a      	str	r2, [r3, #0]
 800c7e8:	605a      	str	r2, [r3, #4]
 800c7ea:	609a      	str	r2, [r3, #8]
 800c7ec:	60da      	str	r2, [r3, #12]
 800c7ee:	611a      	str	r2, [r3, #16]
 800c7f0:	615a      	str	r2, [r3, #20]
 800c7f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c7f4:	f002 fd29 	bl	800f24a <atoi>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	60bb      	str	r3, [r7, #8]
		int count = 1;
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	633b      	str	r3, [r7, #48]	; 0x30
		while(temp != NULL)
 800c800:	e011      	b.n	800c826 <IR_start_SBD_Session+0x18a>
		{
			temp = strtok(NULL, ", ");
 800c802:	4929      	ldr	r1, [pc, #164]	; (800c8a8 <IR_start_SBD_Session+0x20c>)
 800c804:	2000      	movs	r0, #0
 800c806:	f004 fa9d 	bl	8010d44 <strtok>
 800c80a:	6378      	str	r0, [r7, #52]	; 0x34
			temp_sbd[count++] = atoi(temp);
 800c80c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800c80e:	1c63      	adds	r3, r4, #1
 800c810:	633b      	str	r3, [r7, #48]	; 0x30
 800c812:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c814:	f002 fd19 	bl	800f24a <atoi>
 800c818:	4602      	mov	r2, r0
 800c81a:	00a3      	lsls	r3, r4, #2
 800c81c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800c820:	440b      	add	r3, r1
 800c822:	f843 2c30 	str.w	r2, [r3, #-48]
		while(temp != NULL)
 800c826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d1ea      	bne.n	800c802 <IR_start_SBD_Session+0x166>
		}
		sbd->MO_Status= temp_sbd[0];
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	b2da      	uxtb	r2, r3
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	701a      	strb	r2, [r3, #0]
		sbd->MO_MSN = temp_sbd[1];
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	461a      	mov	r2, r3
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	605a      	str	r2, [r3, #4]
		sbd->MT_Status = temp_sbd[2];
 800c83c:	693b      	ldr	r3, [r7, #16]
 800c83e:	b2da      	uxtb	r2, r3
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	721a      	strb	r2, [r3, #8]
		sbd->MT_MSN = temp_sbd[3];
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	461a      	mov	r2, r3
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	60da      	str	r2, [r3, #12]
		sbd->MT_length = temp_sbd[4];
 800c84c:	69bb      	ldr	r3, [r7, #24]
 800c84e:	461a      	mov	r2, r3
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	611a      	str	r2, [r3, #16]
		sbd->MT_Queued = temp_sbd[5];
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	461a      	mov	r2, r3
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	615a      	str	r2, [r3, #20]
		//reset prescaler
		htim3.Instance->PSC = 0;
 800c85c:	4b06      	ldr	r3, [pc, #24]	; (800c878 <IR_start_SBD_Session+0x1dc>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	2200      	movs	r2, #0
 800c862:	629a      	str	r2, [r3, #40]	; 0x28
		IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c864:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c868:	480b      	ldr	r0, [pc, #44]	; (800c898 <IR_start_SBD_Session+0x1fc>)
 800c86a:	f7ff fdc3 	bl	800c3f4 <IR_Clear_Buffer>
		return IR_OK;
 800c86e:	2300      	movs	r3, #0

}
 800c870:	4618      	mov	r0, r3
 800c872:	373c      	adds	r7, #60	; 0x3c
 800c874:	46bd      	mov	sp, r7
 800c876:	bd90      	pop	{r4, r7, pc}
 800c878:	20003700 	.word	0x20003700
 800c87c:	20003745 	.word	0x20003745
 800c880:	08017460 	.word	0x08017460
 800c884:	20002508 	.word	0x20002508
 800c888:	20003748 	.word	0x20003748
 800c88c:	20003818 	.word	0x20003818
 800c890:	20002d08 	.word	0x20002d08
 800c894:	20003814 	.word	0x20003814
 800c898:	20003508 	.word	0x20003508
 800c89c:	0801745c 	.word	0x0801745c
 800c8a0:	2000350a 	.word	0x2000350a
 800c8a4:	08017448 	.word	0x08017448
 800c8a8:	0801746c 	.word	0x0801746c

0800c8ac <IR_send_Bin_String>:

IR_Status_t IR_send_Bin_String(uint8_t* bin_string,uint32_t len)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b086      	sub	sp, #24
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	6039      	str	r1, [r7, #0]

	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c8b6:	4862      	ldr	r0, [pc, #392]	; (800ca40 <IR_send_Bin_String+0x194>)
 800c8b8:	f7ff fe70 	bl	800c59c <IR_send_AT_CMD>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d10d      	bne.n	800c8de <IR_send_Bin_String+0x32>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c8c2:	4960      	ldr	r1, [pc, #384]	; (800ca44 <IR_send_Bin_String+0x198>)
 800c8c4:	4860      	ldr	r0, [pc, #384]	; (800ca48 <IR_send_Bin_String+0x19c>)
 800c8c6:	f004 fa3d 	bl	8010d44 <strtok>
 800c8ca:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"OK") != 0)
 800c8cc:	495f      	ldr	r1, [pc, #380]	; (800ca4c <IR_send_Bin_String+0x1a0>)
 800c8ce:	6978      	ldr	r0, [r7, #20]
 800c8d0:	f7f3 fc7e 	bl	80001d0 <strcmp>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d003      	beq.n	800c8e2 <IR_send_Bin_String+0x36>
		  {
		    return IR_Ack_Error;
 800c8da:	2307      	movs	r3, #7
 800c8dc:	e0ab      	b.n	800ca36 <IR_send_Bin_String+0x18a>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800c8de:	2307      	movs	r3, #7
 800c8e0:	e0a9      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c8e2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c8e6:	485a      	ldr	r0, [pc, #360]	; (800ca50 <IR_send_Bin_String+0x1a4>)
 800c8e8:	f7ff fd84 	bl	800c3f4 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800c8ec:	4859      	ldr	r0, [pc, #356]	; (800ca54 <IR_send_Bin_String+0x1a8>)
 800c8ee:	f7ff fe55 	bl	800c59c <IR_send_AT_CMD>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10d      	bne.n	800c914 <IR_send_Bin_String+0x68>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c8f8:	4952      	ldr	r1, [pc, #328]	; (800ca44 <IR_send_Bin_String+0x198>)
 800c8fa:	4853      	ldr	r0, [pc, #332]	; (800ca48 <IR_send_Bin_String+0x19c>)
 800c8fc:	f004 fa22 	bl	8010d44 <strtok>
 800c900:	6178      	str	r0, [r7, #20]
			if(strcmp(msg,(char*)"OK") != 0)
 800c902:	4952      	ldr	r1, [pc, #328]	; (800ca4c <IR_send_Bin_String+0x1a0>)
 800c904:	6978      	ldr	r0, [r7, #20]
 800c906:	f7f3 fc63 	bl	80001d0 <strcmp>
 800c90a:	4603      	mov	r3, r0
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d003      	beq.n	800c918 <IR_send_Bin_String+0x6c>
			{
				return IR_CFG_Error;
 800c910:	2308      	movs	r3, #8
 800c912:	e090      	b.n	800ca36 <IR_send_Bin_String+0x18a>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800c914:	2308      	movs	r3, #8
 800c916:	e08e      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c918:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c91c:	484c      	ldr	r0, [pc, #304]	; (800ca50 <IR_send_Bin_String+0x1a4>)
 800c91e:	f7ff fd69 	bl	800c3f4 <IR_Clear_Buffer>
	  //prepare Iridium for binary message reception
	  sprintf((char*)IR_TX_Buffer,"AT+SBDWB=%lu\r",len);
 800c922:	683a      	ldr	r2, [r7, #0]
 800c924:	494c      	ldr	r1, [pc, #304]	; (800ca58 <IR_send_Bin_String+0x1ac>)
 800c926:	484d      	ldr	r0, [pc, #308]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c928:	f003 fbb2 	bl	8010090 <sprintf>
	  if(IR_send_AT_CMD((char*)IR_TX_Buffer) == IR_OK)
 800c92c:	484b      	ldr	r0, [pc, #300]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c92e:	f7ff fe35 	bl	800c59c <IR_send_AT_CMD>
 800c932:	4603      	mov	r3, r0
 800c934:	2b00      	cmp	r3, #0
 800c936:	d112      	bne.n	800c95e <IR_send_Bin_String+0xb2>
	  {
		  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800c938:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c93c:	4847      	ldr	r0, [pc, #284]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c93e:	f7ff fd59 	bl	800c3f4 <IR_Clear_Buffer>
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c942:	4940      	ldr	r1, [pc, #256]	; (800ca44 <IR_send_Bin_String+0x198>)
 800c944:	4840      	ldr	r0, [pc, #256]	; (800ca48 <IR_send_Bin_String+0x19c>)
 800c946:	f004 f9fd 	bl	8010d44 <strtok>
 800c94a:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"READY") != 0)
 800c94c:	4944      	ldr	r1, [pc, #272]	; (800ca60 <IR_send_Bin_String+0x1b4>)
 800c94e:	6978      	ldr	r0, [r7, #20]
 800c950:	f7f3 fc3e 	bl	80001d0 <strcmp>
 800c954:	4603      	mov	r3, r0
 800c956:	2b00      	cmp	r3, #0
 800c958:	d001      	beq.n	800c95e <IR_send_Bin_String+0xb2>
		  {
		  	return IR_CFG_Error;
 800c95a:	2308      	movs	r3, #8
 800c95c:	e06b      	b.n	800ca36 <IR_send_Bin_String+0x18a>
		  }
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c95e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c962:	483b      	ldr	r0, [pc, #236]	; (800ca50 <IR_send_Bin_String+0x1a4>)
 800c964:	f7ff fd46 	bl	800c3f4 <IR_Clear_Buffer>
	  //create a binary message complete with checksum
	  memcpy(IR_TX_Buffer,bin_string,len);
 800c968:	683a      	ldr	r2, [r7, #0]
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	483b      	ldr	r0, [pc, #236]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c96e:	f002 ffaf 	bl	800f8d0 <memcpy>
	  uint16_t temp = IR_Calculate_Checksum(bin_string,len);
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	b2db      	uxtb	r3, r3
 800c976:	4619      	mov	r1, r3
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	f7ff fd49 	bl	800c410 <IR_Calculate_Checksum>
 800c97e:	4603      	mov	r3, r0
 800c980:	827b      	strh	r3, [r7, #18]
	  uint8_t check_sum[3]  = {(uint8_t)((temp&0xFF00)>>8),(uint8_t)temp&0xFF,0x0d};
 800c982:	8a7b      	ldrh	r3, [r7, #18]
 800c984:	0a1b      	lsrs	r3, r3, #8
 800c986:	b29b      	uxth	r3, r3
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	733b      	strb	r3, [r7, #12]
 800c98c:	8a7b      	ldrh	r3, [r7, #18]
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	737b      	strb	r3, [r7, #13]
 800c992:	230d      	movs	r3, #13
 800c994:	73bb      	strb	r3, [r7, #14]
	  memcpy(&IR_TX_Buffer[len],check_sum,3);
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	4a30      	ldr	r2, [pc, #192]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c99a:	4413      	add	r3, r2
 800c99c:	461a      	mov	r2, r3
 800c99e:	f107 030c 	add.w	r3, r7, #12
 800c9a2:	8819      	ldrh	r1, [r3, #0]
 800c9a4:	789b      	ldrb	r3, [r3, #2]
 800c9a6:	8011      	strh	r1, [r2, #0]
 800c9a8:	7093      	strb	r3, [r2, #2]
	  //upload to message buffer
	  Session_Flag = SBDWB;
 800c9aa:	4b2e      	ldr	r3, [pc, #184]	; (800ca64 <IR_send_Bin_String+0x1b8>)
 800c9ac:	2201      	movs	r2, #1
 800c9ae:	701a      	strb	r2, [r3, #0]
	  IR_Bin_Message_Length = len+3;
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	3303      	adds	r3, #3
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	4b2c      	ldr	r3, [pc, #176]	; (800ca68 <IR_send_Bin_String+0x1bc>)
 800c9b8:	601a      	str	r2, [r3, #0]
	  IR_send_AT_CMD((char*)IR_TX_Buffer);
 800c9ba:	4828      	ldr	r0, [pc, #160]	; (800ca5c <IR_send_Bin_String+0x1b0>)
 800c9bc:	f7ff fdee 	bl	800c59c <IR_send_AT_CMD>
	  Session_Flag = NONE;
 800c9c0:	4b28      	ldr	r3, [pc, #160]	; (800ca64 <IR_send_Bin_String+0x1b8>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	701a      	strb	r2, [r3, #0]
	  msg = strtok((char*)(&RM_Buffer[2]),"\r\n");
 800c9c6:	4929      	ldr	r1, [pc, #164]	; (800ca6c <IR_send_Bin_String+0x1c0>)
 800c9c8:	481f      	ldr	r0, [pc, #124]	; (800ca48 <IR_send_Bin_String+0x19c>)
 800c9ca:	f004 f9bb 	bl	8010d44 <strtok>
 800c9ce:	6178      	str	r0, [r7, #20]
	  int8_t ret_val = *(msg) -48;
 800c9d0:	697b      	ldr	r3, [r7, #20]
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	3b30      	subs	r3, #48	; 0x30
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	747b      	strb	r3, [r7, #17]
	  msg = strtok(NULL,"\r\n");
 800c9da:	4924      	ldr	r1, [pc, #144]	; (800ca6c <IR_send_Bin_String+0x1c0>)
 800c9dc:	2000      	movs	r0, #0
 800c9de:	f004 f9b1 	bl	8010d44 <strtok>
 800c9e2:	6178      	str	r0, [r7, #20]
	  if(ret_val < 0 || ret_val > 9)
 800c9e4:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	db03      	blt.n	800c9f4 <IR_send_Bin_String+0x148>
 800c9ec:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c9f0:	2b09      	cmp	r3, #9
 800c9f2:	dd01      	ble.n	800c9f8 <IR_send_Bin_String+0x14c>
	  {
		  return IR_SBDWB_STATUS_ERROR;
 800c9f4:	230b      	movs	r3, #11
 800c9f6:	e01e      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  }
	  if(strcmp(msg,(char*)"OK") == 0)
 800c9f8:	4914      	ldr	r1, [pc, #80]	; (800ca4c <IR_send_Bin_String+0x1a0>)
 800c9fa:	6978      	ldr	r0, [r7, #20]
 800c9fc:	f7f3 fbe8 	bl	80001d0 <strcmp>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d116      	bne.n	800ca34 <IR_send_Bin_String+0x188>
	 {
		  switch(ret_val)
 800ca06:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800ca0a:	2b03      	cmp	r3, #3
 800ca0c:	d812      	bhi.n	800ca34 <IR_send_Bin_String+0x188>
 800ca0e:	a201      	add	r2, pc, #4	; (adr r2, 800ca14 <IR_send_Bin_String+0x168>)
 800ca10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca14:	0800ca25 	.word	0x0800ca25
 800ca18:	0800ca29 	.word	0x0800ca29
 800ca1c:	0800ca2d 	.word	0x0800ca2d
 800ca20:	0800ca31 	.word	0x0800ca31
	  	  {
	  	  	  case 0:
	  		  	  return IR_MSG_UPLOAD_OK;
 800ca24:	230a      	movs	r3, #10
 800ca26:	e006      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  	  	  case 1:
	  		  	  return IR_SBDWB_TIMEOUT;
 800ca28:	230c      	movs	r3, #12
 800ca2a:	e004      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  	  	  case 2:
	  		  	  return IR_SBDWB_CHECKSUM_ERROR;
 800ca2c:	230e      	movs	r3, #14
 800ca2e:	e002      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  	  	  case 3:
	  		  	  return IR_SBDWB_MSGOVERRUN_ERROR;
 800ca30:	230d      	movs	r3, #13
 800ca32:	e000      	b.n	800ca36 <IR_send_Bin_String+0x18a>
	  	  }
	 	 }
	  //decode return pack
	  //return status

	  return IR_MSG_UPLOAD_ERROR;
 800ca34:	2309      	movs	r3, #9
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3718      	adds	r7, #24
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	08017440 	.word	0x08017440
 800ca44:	08017444 	.word	0x08017444
 800ca48:	2000350a 	.word	0x2000350a
 800ca4c:	08017448 	.word	0x08017448
 800ca50:	20003508 	.word	0x20003508
 800ca54:	0801744c 	.word	0x0801744c
 800ca58:	08017470 	.word	0x08017470
 800ca5c:	20002508 	.word	0x20002508
 800ca60:	08017480 	.word	0x08017480
 800ca64:	20003745 	.word	0x20003745
 800ca68:	200036fc 	.word	0x200036fc
 800ca6c:	0801745c 	.word	0x0801745c

0800ca70 <IR_recieve_String>:
	}
	  return IR_MSG_UPLOAD_OK;
}

IR_Status_t IR_recieve_String(uint8_t* MSG_Buff,uint32_t MSG_BUFF_SIZE, uint16_t *num_messages)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b08e      	sub	sp, #56	; 0x38
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	60f8      	str	r0, [r7, #12]
 800ca78:	60b9      	str	r1, [r7, #8]
 800ca7a:	607a      	str	r2, [r7, #4]
	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800ca7c:	4842      	ldr	r0, [pc, #264]	; (800cb88 <IR_recieve_String+0x118>)
 800ca7e:	f7ff fd8d 	bl	800c59c <IR_send_AT_CMD>
 800ca82:	4603      	mov	r3, r0
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d10d      	bne.n	800caa4 <IR_recieve_String+0x34>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800ca88:	4940      	ldr	r1, [pc, #256]	; (800cb8c <IR_recieve_String+0x11c>)
 800ca8a:	4841      	ldr	r0, [pc, #260]	; (800cb90 <IR_recieve_String+0x120>)
 800ca8c:	f004 f95a 	bl	8010d44 <strtok>
 800ca90:	6378      	str	r0, [r7, #52]	; 0x34
		  if(strcmp(msg,(char*)"OK") != 0)
 800ca92:	4940      	ldr	r1, [pc, #256]	; (800cb94 <IR_recieve_String+0x124>)
 800ca94:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ca96:	f7f3 fb9b 	bl	80001d0 <strcmp>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d003      	beq.n	800caa8 <IR_recieve_String+0x38>
		  {
		    return IR_Ack_Error;
 800caa0:	2307      	movs	r3, #7
 800caa2:	e06c      	b.n	800cb7e <IR_recieve_String+0x10e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800caa4:	2307      	movs	r3, #7
 800caa6:	e06a      	b.n	800cb7e <IR_recieve_String+0x10e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800caa8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800caac:	483a      	ldr	r0, [pc, #232]	; (800cb98 <IR_recieve_String+0x128>)
 800caae:	f7ff fca1 	bl	800c3f4 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800cab2:	483a      	ldr	r0, [pc, #232]	; (800cb9c <IR_recieve_String+0x12c>)
 800cab4:	f7ff fd72 	bl	800c59c <IR_send_AT_CMD>
 800cab8:	4603      	mov	r3, r0
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d10d      	bne.n	800cada <IR_recieve_String+0x6a>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800cabe:	4933      	ldr	r1, [pc, #204]	; (800cb8c <IR_recieve_String+0x11c>)
 800cac0:	4833      	ldr	r0, [pc, #204]	; (800cb90 <IR_recieve_String+0x120>)
 800cac2:	f004 f93f 	bl	8010d44 <strtok>
 800cac6:	6378      	str	r0, [r7, #52]	; 0x34
			if(strcmp(msg,(char*)"OK") != 0)
 800cac8:	4932      	ldr	r1, [pc, #200]	; (800cb94 <IR_recieve_String+0x124>)
 800caca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cacc:	f7f3 fb80 	bl	80001d0 <strcmp>
 800cad0:	4603      	mov	r3, r0
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d003      	beq.n	800cade <IR_recieve_String+0x6e>
			{
				return IR_CFG_Error;
 800cad6:	2308      	movs	r3, #8
 800cad8:	e051      	b.n	800cb7e <IR_recieve_String+0x10e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800cada:	2308      	movs	r3, #8
 800cadc:	e04f      	b.n	800cb7e <IR_recieve_String+0x10e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cade:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cae2:	482d      	ldr	r0, [pc, #180]	; (800cb98 <IR_recieve_String+0x128>)
 800cae4:	f7ff fc86 	bl	800c3f4 <IR_Clear_Buffer>
	SBDX_Status_t sbd;
	IR_Status_t flag = IR_start_SBD_Session(&sbd);
 800cae8:	f107 0314 	add.w	r3, r7, #20
 800caec:	4618      	mov	r0, r3
 800caee:	f7ff fdd5 	bl	800c69c <IR_start_SBD_Session>
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(flag != IR_OK)
 800caf8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d002      	beq.n	800cb06 <IR_recieve_String+0x96>
	{
		return flag;
 800cb00:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cb04:	e03b      	b.n	800cb7e <IR_recieve_String+0x10e>
	}
	//check SBDIX return status of mobile Terminated buffer
	switch(sbd.MT_Status)
 800cb06:	7f3b      	ldrb	r3, [r7, #28]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d015      	beq.n	800cb38 <IR_recieve_String+0xc8>
 800cb0c:	2b02      	cmp	r3, #2
 800cb0e:	d015      	beq.n	800cb3c <IR_recieve_String+0xcc>
	case 0:
		return IR_SBDIX_NO_NEW_MESSAGE;
	case 2:
		return IR_SBDIX_MAIL_CHECK_ERROR;
	default:
		break;
 800cb10:	bf00      	nop
	}
	// Download Message to your controller
	*num_messages = sbd.MT_Queued;
 800cb12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb14:	b29a      	uxth	r2, r3
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	801a      	strh	r2, [r3, #0]
	IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cb1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cb1e:	481e      	ldr	r0, [pc, #120]	; (800cb98 <IR_recieve_String+0x128>)
 800cb20:	f7ff fc68 	bl	800c3f4 <IR_Clear_Buffer>
	Session_Flag = SBDRT;
 800cb24:	4b1e      	ldr	r3, [pc, #120]	; (800cba0 <IR_recieve_String+0x130>)
 800cb26:	2203      	movs	r2, #3
 800cb28:	701a      	strb	r2, [r3, #0]
	if(IR_send_AT_CMD("AT+SBDRT\r") != IR_OK)
 800cb2a:	481e      	ldr	r0, [pc, #120]	; (800cba4 <IR_recieve_String+0x134>)
 800cb2c:	f7ff fd36 	bl	800c59c <IR_send_AT_CMD>
 800cb30:	4603      	mov	r3, r0
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d006      	beq.n	800cb44 <IR_recieve_String+0xd4>
 800cb36:	e003      	b.n	800cb40 <IR_recieve_String+0xd0>
		return IR_SBDIX_NO_NEW_MESSAGE;
 800cb38:	2310      	movs	r3, #16
 800cb3a:	e020      	b.n	800cb7e <IR_recieve_String+0x10e>
		return IR_SBDIX_MAIL_CHECK_ERROR;
 800cb3c:	2311      	movs	r3, #17
 800cb3e:	e01e      	b.n	800cb7e <IR_recieve_String+0x10e>
	{
		return IR_SBDRT_Rx_Error;
 800cb40:	2312      	movs	r3, #18
 800cb42:	e01c      	b.n	800cb7e <IR_recieve_String+0x10e>
	}
	// SBDRT return type : +SBDRT\r\n<msg>\r\n<return_status>
	char* temp = strtok((char*)&RM_Buffer[10],"\r\n");
 800cb44:	4918      	ldr	r1, [pc, #96]	; (800cba8 <IR_recieve_String+0x138>)
 800cb46:	4819      	ldr	r0, [pc, #100]	; (800cbac <IR_recieve_String+0x13c>)
 800cb48:	f004 f8fc 	bl	8010d44 <strtok>
 800cb4c:	62f8      	str	r0, [r7, #44]	; 0x2c
	msg = strtok(NULL,"\r\n");
 800cb4e:	4916      	ldr	r1, [pc, #88]	; (800cba8 <IR_recieve_String+0x138>)
 800cb50:	2000      	movs	r0, #0
 800cb52:	f004 f8f7 	bl	8010d44 <strtok>
 800cb56:	6378      	str	r0, [r7, #52]	; 0x34
	 if(strcmp(msg,(char*)"OK") != 0)
 800cb58:	490e      	ldr	r1, [pc, #56]	; (800cb94 <IR_recieve_String+0x124>)
 800cb5a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cb5c:	f7f3 fb38 	bl	80001d0 <strcmp>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d001      	beq.n	800cb6a <IR_recieve_String+0xfa>
	 {
		return IR_Ack_Error;
 800cb66:	2307      	movs	r3, #7
 800cb68:	e009      	b.n	800cb7e <IR_recieve_String+0x10e>
	 }
	memcpy(MSG_Buff,temp,strlen(temp));
 800cb6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cb6c:	f7f3 fb3a 	bl	80001e4 <strlen>
 800cb70:	4603      	mov	r3, r0
 800cb72:	461a      	mov	r2, r3
 800cb74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cb76:	68f8      	ldr	r0, [r7, #12]
 800cb78:	f002 feaa 	bl	800f8d0 <memcpy>
 	return IR_OK;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3738      	adds	r7, #56	; 0x38
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	08017440 	.word	0x08017440
 800cb8c:	08017444 	.word	0x08017444
 800cb90:	2000350a 	.word	0x2000350a
 800cb94:	08017448 	.word	0x08017448
 800cb98:	20003508 	.word	0x20003508
 800cb9c:	0801744c 	.word	0x0801744c
 800cba0:	20003745 	.word	0x20003745
 800cba4:	08017494 	.word	0x08017494
 800cba8:	0801745c 	.word	0x0801745c
 800cbac:	20003512 	.word	0x20003512

0800cbb0 <DMA_Iridium_Periph_IRQHandler>:

//======================= 8. Handler Function Definition ==================================

void DMA_Iridium_Periph_IRQHandler(UART_HandleTypeDef *huart)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]

	huart->hdmarx->DmaBaseAddress->IFCR |= (DMA_IFCR_CTCIF2|DMA_IFCR_CGIF2);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cbbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbbe:	687a      	ldr	r2, [r7, #4]
 800cbc0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800cbc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cbc4:	6852      	ldr	r2, [r2, #4]
 800cbc6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800cbca:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 800cbcc:	482b      	ldr	r0, [pc, #172]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cbce:	f7f9 fb11 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1|TIM_IT_UPDATE);
 800cbd2:	4b2a      	ldr	r3, [pc, #168]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f06f 0203 	mvn.w	r2, #3
 800cbda:	611a      	str	r2, [r3, #16]

	__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800cbdc:	4b28      	ldr	r3, [pc, #160]	; (800cc80 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	2210      	movs	r2, #16
 800cbe2:	621a      	str	r2, [r3, #32]
	__HAL_UART_DISABLE_IT(&huart5,UART_IT_IDLE);
 800cbe4:	4b26      	ldr	r3, [pc, #152]	; (800cc80 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	4a25      	ldr	r2, [pc, #148]	; (800cc80 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800cbea:	6812      	ldr	r2, [r2, #0]
 800cbec:	6812      	ldr	r2, [r2, #0]
 800cbee:	f022 0210 	bic.w	r2, r2, #16
 800cbf2:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800cbf4:	4b21      	ldr	r3, [pc, #132]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	4a20      	ldr	r2, [pc, #128]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cbfa:	6812      	ldr	r2, [r2, #0]
 800cbfc:	68d2      	ldr	r2, [r2, #12]
 800cbfe:	f022 0202 	bic.w	r2, r2, #2
 800cc02:	60da      	str	r2, [r3, #12]

	if(__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1))
 800cc04:	4b1d      	ldr	r3, [pc, #116]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	691b      	ldr	r3, [r3, #16]
 800cc0a:	f003 0302 	and.w	r3, r3, #2
 800cc0e:	2b02      	cmp	r3, #2
 800cc10:	d104      	bne.n	800cc1c <DMA_Iridium_Periph_IRQHandler+0x6c>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3,TIM_FLAG_CC1);
 800cc12:	4b1a      	ldr	r3, [pc, #104]	; (800cc7c <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f06f 0202 	mvn.w	r2, #2
 800cc1a:	611a      	str	r2, [r3, #16]
	}
	//begin transfer of collected data to memory
    uint8_t* ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800cc1c:	210d      	movs	r1, #13
 800cc1e:	4819      	ldr	r0, [pc, #100]	; (800cc84 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800cc20:	f003 fa5a 	bl	80100d8 <strchr>
 800cc24:	4603      	mov	r3, r0
 800cc26:	3301      	adds	r3, #1
 800cc28:	60fb      	str	r3, [r7, #12]
	int len = (ind - IR_RX_Buffer)+1; // chope off the \0
 800cc2a:	68fa      	ldr	r2, [r7, #12]
 800cc2c:	4b15      	ldr	r3, [pc, #84]	; (800cc84 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800cc2e:	f1c3 0301 	rsb	r3, r3, #1
 800cc32:	4413      	add	r3, r2
 800cc34:	60bb      	str	r3, [r7, #8]
	msg_len = IR_length -len-1;
 800cc36:	4b14      	ldr	r3, [pc, #80]	; (800cc88 <DMA_Iridium_Periph_IRQHandler+0xd8>)
 800cc38:	681a      	ldr	r2, [r3, #0]
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	1ad3      	subs	r3, r2, r3
 800cc3e:	3b01      	subs	r3, #1
 800cc40:	4a12      	ldr	r2, [pc, #72]	; (800cc8c <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800cc42:	6013      	str	r3, [r2, #0]
	if(len > 0)
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	dd11      	ble.n	800cc6e <DMA_Iridium_Periph_IRQHandler+0xbe>
	{
	   	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800cc4a:	4b11      	ldr	r3, [pc, #68]	; (800cc90 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	4a10      	ldr	r2, [pc, #64]	; (800cc90 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800cc50:	6812      	ldr	r2, [r2, #0]
 800cc52:	6812      	ldr	r2, [r2, #0]
 800cc54:	f042 0202 	orr.w	r2, r2, #2
 800cc58:	601a      	str	r2, [r3, #0]
	   	HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len]),(uint32_t)RM_Buffer,msg_len);
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	4a09      	ldr	r2, [pc, #36]	; (800cc84 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800cc5e:	4413      	add	r3, r2
 800cc60:	4619      	mov	r1, r3
 800cc62:	4a0c      	ldr	r2, [pc, #48]	; (800cc94 <DMA_Iridium_Periph_IRQHandler+0xe4>)
 800cc64:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4809      	ldr	r0, [pc, #36]	; (800cc90 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800cc6a:	f7f4 ffe5 	bl	8001c38 <HAL_DMA_Start>
	}
	IR_TIM_IDLE_Timeout = RESET;
 800cc6e:	4b0a      	ldr	r3, [pc, #40]	; (800cc98 <DMA_Iridium_Periph_IRQHandler+0xe8>)
 800cc70:	2200      	movs	r2, #0
 800cc72:	701a      	strb	r2, [r3, #0]
}
 800cc74:	bf00      	nop
 800cc76:	3710      	adds	r7, #16
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	bd80      	pop	{r7, pc}
 800cc7c:	20003700 	.word	0x20003700
 800cc80:	20003748 	.word	0x20003748
 800cc84:	20002d08 	.word	0x20002d08
 800cc88:	20003740 	.word	0x20003740
 800cc8c:	200037c8 	.word	0x200037c8
 800cc90:	200037cc 	.word	0x200037cc
 800cc94:	20003508 	.word	0x20003508
 800cc98:	20003744 	.word	0x20003744

0800cc9c <DMA_Iridium_MEM_IRQHandler>:

void DMA_Iridium_MEM_IRQHandler(DMA_HandleTypeDef *hdma_mem)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b082      	sub	sp, #8
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
	//clear the rx buffer
	IR_Clear_Buffer(IR_RX_Buffer,RX_BUFFER_SIZE);
 800cca4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cca8:	482f      	ldr	r0, [pc, #188]	; (800cd68 <DMA_Iridium_MEM_IRQHandler+0xcc>)
 800ccaa:	f7ff fba3 	bl	800c3f4 <IR_Clear_Buffer>
	msg_len = strlen((char*)RM_Buffer);
 800ccae:	482f      	ldr	r0, [pc, #188]	; (800cd6c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ccb0:	f7f3 fa98 	bl	80001e4 <strlen>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	4b2e      	ldr	r3, [pc, #184]	; (800cd70 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800ccb8:	601a      	str	r2, [r3, #0]
	//check message to see if valid
	//valid messages follow the format "\r\nMSG_STRING\r\n"
	if((RM_Buffer[0] == '\r') && (RM_Buffer[1] =='\n') &&(RM_Buffer[msg_len - 2] == '\r') && (RM_Buffer[msg_len -1] == '\n' ))
 800ccba:	4b2c      	ldr	r3, [pc, #176]	; (800cd6c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ccbc:	781b      	ldrb	r3, [r3, #0]
 800ccbe:	2b0d      	cmp	r3, #13
 800ccc0:	d115      	bne.n	800ccee <DMA_Iridium_MEM_IRQHandler+0x52>
 800ccc2:	4b2a      	ldr	r3, [pc, #168]	; (800cd6c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ccc4:	785b      	ldrb	r3, [r3, #1]
 800ccc6:	2b0a      	cmp	r3, #10
 800ccc8:	d111      	bne.n	800ccee <DMA_Iridium_MEM_IRQHandler+0x52>
 800ccca:	4b29      	ldr	r3, [pc, #164]	; (800cd70 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	3b02      	subs	r3, #2
 800ccd0:	4a26      	ldr	r2, [pc, #152]	; (800cd6c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ccd2:	5cd3      	ldrb	r3, [r2, r3]
 800ccd4:	2b0d      	cmp	r3, #13
 800ccd6:	d10a      	bne.n	800ccee <DMA_Iridium_MEM_IRQHandler+0x52>
 800ccd8:	4b25      	ldr	r3, [pc, #148]	; (800cd70 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	4a23      	ldr	r2, [pc, #140]	; (800cd6c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cce0:	5cd3      	ldrb	r3, [r2, r3]
 800cce2:	2b0a      	cmp	r3, #10
 800cce4:	d103      	bne.n	800ccee <DMA_Iridium_MEM_IRQHandler+0x52>
	{
		IR_RX_Flag = SET;
 800cce6:	4b23      	ldr	r3, [pc, #140]	; (800cd74 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cce8:	2201      	movs	r2, #1
 800ccea:	701a      	strb	r2, [r3, #0]
 800ccec:	e002      	b.n	800ccf4 <DMA_Iridium_MEM_IRQHandler+0x58>
	}else
	{
		//invalid message returned
		IR_RX_Flag = -1;
 800ccee:	4b21      	ldr	r3, [pc, #132]	; (800cd74 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800ccf0:	22ff      	movs	r2, #255	; 0xff
 800ccf2:	701a      	strb	r2, [r3, #0]
	}
	__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_TC2);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	4b1f      	ldr	r3, [pc, #124]	; (800cd78 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	d903      	bls.n	800cd08 <DMA_Iridium_MEM_IRQHandler+0x6c>
 800cd00:	4b1e      	ldr	r3, [pc, #120]	; (800cd7c <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cd02:	2220      	movs	r2, #32
 800cd04:	605a      	str	r2, [r3, #4]
 800cd06:	e002      	b.n	800cd0e <DMA_Iridium_MEM_IRQHandler+0x72>
 800cd08:	4b1d      	ldr	r3, [pc, #116]	; (800cd80 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cd0a:	2220      	movs	r2, #32
 800cd0c:	605a      	str	r2, [r3, #4]
	if(__HAL_DMA_GET_FLAG(hdma_mem,DMA_FLAG_HT2))
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	461a      	mov	r2, r3
 800cd14:	4b18      	ldr	r3, [pc, #96]	; (800cd78 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d909      	bls.n	800cd2e <DMA_Iridium_MEM_IRQHandler+0x92>
 800cd1a:	4b18      	ldr	r3, [pc, #96]	; (800cd7c <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	bf14      	ite	ne
 800cd26:	2301      	movne	r3, #1
 800cd28:	2300      	moveq	r3, #0
 800cd2a:	b2db      	uxtb	r3, r3
 800cd2c:	e008      	b.n	800cd40 <DMA_Iridium_MEM_IRQHandler+0xa4>
 800cd2e:	4b14      	ldr	r3, [pc, #80]	; (800cd80 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	bf14      	ite	ne
 800cd3a:	2301      	movne	r3, #1
 800cd3c:	2300      	moveq	r3, #0
 800cd3e:	b2db      	uxtb	r3, r3
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d00c      	beq.n	800cd5e <DMA_Iridium_MEM_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	4b0b      	ldr	r3, [pc, #44]	; (800cd78 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d903      	bls.n	800cd58 <DMA_Iridium_MEM_IRQHandler+0xbc>
 800cd50:	4b0a      	ldr	r3, [pc, #40]	; (800cd7c <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cd52:	2240      	movs	r2, #64	; 0x40
 800cd54:	605a      	str	r2, [r3, #4]
	}
}
 800cd56:	e002      	b.n	800cd5e <DMA_Iridium_MEM_IRQHandler+0xc2>
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cd58:	4b09      	ldr	r3, [pc, #36]	; (800cd80 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cd5a:	2240      	movs	r2, #64	; 0x40
 800cd5c:	605a      	str	r2, [r3, #4]
}
 800cd5e:	bf00      	nop
 800cd60:	3708      	adds	r7, #8
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
 800cd66:	bf00      	nop
 800cd68:	20002d08 	.word	0x20002d08
 800cd6c:	20003508 	.word	0x20003508
 800cd70:	200037c8 	.word	0x200037c8
 800cd74:	20003814 	.word	0x20003814
 800cd78:	40020080 	.word	0x40020080
 800cd7c:	40020400 	.word	0x40020400
 800cd80:	40020000 	.word	0x40020000

0800cd84 <USART_RTO_IRQHandler>:

void USART_RTO_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	68db      	ldr	r3, [r3, #12]
 800cd92:	f003 0302 	and.w	r3, r3, #2
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	d11e      	bne.n	800cdd8 <USART_RTO_IRQHandler+0x54>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	f06f 0203 	mvn.w	r2, #3
 800cda2:	611a      	str	r2, [r3, #16]
		if(Session_Flag != CSQ)
 800cda4:	4b1f      	ldr	r3, [pc, #124]	; (800ce24 <USART_RTO_IRQHandler+0xa0>)
 800cda6:	781b      	ldrb	r3, [r3, #0]
 800cda8:	2b04      	cmp	r3, #4
 800cdaa:	d015      	beq.n	800cdd8 <USART_RTO_IRQHandler+0x54>
		{
		htim->Instance->CR1 &= ~TIM_CR1_CEN;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	6812      	ldr	r2, [r2, #0]
 800cdb4:	6812      	ldr	r2, [r2, #0]
 800cdb6:	f022 0201 	bic.w	r2, r2, #1
 800cdba:	601a      	str	r2, [r3, #0]

			//set reciever timeout flag
			IR_TIM_IDLE_Timeout = 1;
 800cdbc:	4b1a      	ldr	r3, [pc, #104]	; (800ce28 <USART_RTO_IRQHandler+0xa4>)
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	701a      	strb	r2, [r3, #0]
			//disable timer
			HAL_TIM_Base_Stop_IT(htim);
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f7f9 fa16 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop_IT(&htim3,TIM_CHANNEL_1);
 800cdc8:	2100      	movs	r1, #0
 800cdca:	4818      	ldr	r0, [pc, #96]	; (800ce2c <USART_RTO_IRQHandler+0xa8>)
 800cdcc:	f7f9 fb0e 	bl	80063ec <HAL_TIM_OC_Stop_IT>
			__HAL_TIM_SET_COUNTER(htim,0);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	625a      	str	r2, [r3, #36]	; 0x24
		}

	}
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_UPDATE))
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	68db      	ldr	r3, [r3, #12]
 800cdde:	f003 0301 	and.w	r3, r3, #1
 800cde2:	2b01      	cmp	r3, #1
 800cde4:	d11a      	bne.n	800ce1c <USART_RTO_IRQHandler+0x98>
	{
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f06f 0203 	mvn.w	r2, #3
 800cdee:	611a      	str	r2, [r3, #16]
		if(Session_Flag == SBDIX || Session_Flag ==CSQ)
 800cdf0:	4b0c      	ldr	r3, [pc, #48]	; (800ce24 <USART_RTO_IRQHandler+0xa0>)
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d003      	beq.n	800ce00 <USART_RTO_IRQHandler+0x7c>
 800cdf8:	4b0a      	ldr	r3, [pc, #40]	; (800ce24 <USART_RTO_IRQHandler+0xa0>)
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	2b04      	cmp	r3, #4
 800cdfe:	d103      	bne.n	800ce08 <USART_RTO_IRQHandler+0x84>
		{
			Session_Flag = NONE;
 800ce00:	4b08      	ldr	r3, [pc, #32]	; (800ce24 <USART_RTO_IRQHandler+0xa0>)
 800ce02:	2200      	movs	r2, #0
 800ce04:	701a      	strb	r2, [r3, #0]
 800ce06:	e008      	b.n	800ce1a <USART_RTO_IRQHandler+0x96>
		}else
		{
			IR_TIM_IDLE_Timeout = 1;
 800ce08:	4b07      	ldr	r3, [pc, #28]	; (800ce28 <USART_RTO_IRQHandler+0xa4>)
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	701a      	strb	r2, [r3, #0]
			IR_RX_Flag = -2;
 800ce0e:	4b08      	ldr	r3, [pc, #32]	; (800ce30 <USART_RTO_IRQHandler+0xac>)
 800ce10:	22fe      	movs	r2, #254	; 0xfe
 800ce12:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f7f9 f9ed 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
 800ce1a:	bf00      	nop
		}
		__NOP();

	}
}
 800ce1c:	bf00      	nop
 800ce1e:	3708      	adds	r7, #8
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}
 800ce24:	20003745 	.word	0x20003745
 800ce28:	20003744 	.word	0x20003744
 800ce2c:	20003700 	.word	0x20003700
 800ce30:	20003814 	.word	0x20003814

0800ce34 <USART_Iridium_IRQHandler>:

void USART_Iridium_IRQHandler(UART_HandleTypeDef *huart)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b086      	sub	sp, #24
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	f003 0310 	and.w	r3, r3, #16
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	f000 8094 	beq.w	800cf74 <USART_Iridium_IRQHandler+0x140>
	{
		uint32_t temp = huart->Instance->ISR;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	69db      	ldr	r3, [r3, #28]
 800ce52:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ce5a:	b29b      	uxth	r3, r3
 800ce5c:	60fb      	str	r3, [r7, #12]
		(void)temp;
		//check for reciever timeout
		if(IR_TIM_IDLE_Timeout)
 800ce5e:	4b63      	ldr	r3, [pc, #396]	; (800cfec <USART_Iridium_IRQHandler+0x1b8>)
 800ce60:	f993 3000 	ldrsb.w	r3, [r3]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	f000 8081 	beq.w	800cf6c <USART_Iridium_IRQHandler+0x138>
		{
			//check data counter
			HAL_UART_DMAStop(huart);
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f7fb f9ae 	bl	80081cc <HAL_UART_DMAStop>
			IR_length = (sizeof(IR_RX_Buffer)/sizeof(IR_RX_Buffer[0])) - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800ce7c:	3306      	adds	r3, #6
 800ce7e:	4a5c      	ldr	r2, [pc, #368]	; (800cff0 <USART_Iridium_IRQHandler+0x1bc>)
 800ce80:	6013      	str	r3, [r2, #0]
			if(IR_length > 0)
 800ce82:	4b5b      	ldr	r3, [pc, #364]	; (800cff0 <USART_Iridium_IRQHandler+0x1bc>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d066      	beq.n	800cf58 <USART_Iridium_IRQHandler+0x124>
			{
				// transfer incomplete, move transfered data to message buffer
				uint8_t* ind;
				int len;
				if(Session_Flag == SBDWB)
 800ce8a:	4b5a      	ldr	r3, [pc, #360]	; (800cff4 <USART_Iridium_IRQHandler+0x1c0>)
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d10a      	bne.n	800cea8 <USART_Iridium_IRQHandler+0x74>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r');
 800ce92:	210d      	movs	r1, #13
 800ce94:	4858      	ldr	r0, [pc, #352]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800ce96:	f003 f91f 	bl	80100d8 <strchr>
 800ce9a:	6178      	str	r0, [r7, #20]
					len = strlen((char*)ind);
 800ce9c:	6978      	ldr	r0, [r7, #20]
 800ce9e:	f7f3 f9a1 	bl	80001e4 <strlen>
 800cea2:	4603      	mov	r3, r0
 800cea4:	613b      	str	r3, [r7, #16]
 800cea6:	e02d      	b.n	800cf04 <USART_Iridium_IRQHandler+0xd0>
				}else if (Session_Flag == SBDRT)
 800cea8:	4b52      	ldr	r3, [pc, #328]	; (800cff4 <USART_Iridium_IRQHandler+0x1c0>)
 800ceaa:	781b      	ldrb	r3, [r3, #0]
 800ceac:	2b03      	cmp	r3, #3
 800ceae:	d10c      	bne.n	800ceca <USART_Iridium_IRQHandler+0x96>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r') + 1 ;
 800ceb0:	210d      	movs	r1, #13
 800ceb2:	4851      	ldr	r0, [pc, #324]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800ceb4:	f003 f910 	bl	80100d8 <strchr>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	3301      	adds	r3, #1
 800cebc:	617b      	str	r3, [r7, #20]
					len = strlen((char*)ind);
 800cebe:	6978      	ldr	r0, [r7, #20]
 800cec0:	f7f3 f990 	bl	80001e4 <strlen>
 800cec4:	4603      	mov	r3, r0
 800cec6:	613b      	str	r3, [r7, #16]
 800cec8:	e01c      	b.n	800cf04 <USART_Iridium_IRQHandler+0xd0>
				}
				else
				{
					if(strcmp((char*)IR_RX_Buffer,"AT+SBDIX\r") != 0)
 800ceca:	494c      	ldr	r1, [pc, #304]	; (800cffc <USART_Iridium_IRQHandler+0x1c8>)
 800cecc:	484a      	ldr	r0, [pc, #296]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800cece:	f7f3 f97f 	bl	80001d0 <strcmp>
 800ced2:	4603      	mov	r3, r0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d013      	beq.n	800cf00 <USART_Iridium_IRQHandler+0xcc>
					{
						ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800ced8:	210d      	movs	r1, #13
 800ceda:	4847      	ldr	r0, [pc, #284]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800cedc:	f003 f8fc 	bl	80100d8 <strchr>
 800cee0:	4603      	mov	r3, r0
 800cee2:	3301      	adds	r3, #1
 800cee4:	617b      	str	r3, [r7, #20]
						len = (ind - IR_RX_Buffer) -1; // chope off the \0
 800cee6:	697a      	ldr	r2, [r7, #20]
 800cee8:	4b43      	ldr	r3, [pc, #268]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800ceea:	43db      	mvns	r3, r3
 800ceec:	4413      	add	r3, r2
 800ceee:	613b      	str	r3, [r7, #16]
						msg_len = IR_length -len-1;
 800cef0:	4b3f      	ldr	r3, [pc, #252]	; (800cff0 <USART_Iridium_IRQHandler+0x1bc>)
 800cef2:	681a      	ldr	r2, [r3, #0]
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	1ad3      	subs	r3, r2, r3
 800cef8:	3b01      	subs	r3, #1
 800cefa:	4a41      	ldr	r2, [pc, #260]	; (800d000 <USART_Iridium_IRQHandler+0x1cc>)
 800cefc:	6013      	str	r3, [r2, #0]
 800cefe:	e001      	b.n	800cf04 <USART_Iridium_IRQHandler+0xd0>
					}else
					{
						len = 0;
 800cf00:	2300      	movs	r3, #0
 800cf02:	613b      	str	r3, [r7, #16]
					}

				}

			    if(len > 0)
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	dd22      	ble.n	800cf50 <USART_Iridium_IRQHandler+0x11c>
			    {
			    	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800cf0a:	4b3e      	ldr	r3, [pc, #248]	; (800d004 <USART_Iridium_IRQHandler+0x1d0>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4a3d      	ldr	r2, [pc, #244]	; (800d004 <USART_Iridium_IRQHandler+0x1d0>)
 800cf10:	6812      	ldr	r2, [r2, #0]
 800cf12:	6812      	ldr	r2, [r2, #0]
 800cf14:	f042 0202 	orr.w	r2, r2, #2
 800cf18:	601a      	str	r2, [r3, #0]
			    	if(Session_Flag == SBDWB || Session_Flag == SBDRT)
 800cf1a:	4b36      	ldr	r3, [pc, #216]	; (800cff4 <USART_Iridium_IRQHandler+0x1c0>)
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d003      	beq.n	800cf2a <USART_Iridium_IRQHandler+0xf6>
 800cf22:	4b34      	ldr	r3, [pc, #208]	; (800cff4 <USART_Iridium_IRQHandler+0x1c0>)
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	2b03      	cmp	r3, #3
 800cf28:	d106      	bne.n	800cf38 <USART_Iridium_IRQHandler+0x104>
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(ind),(uint32_t)RM_Buffer,len);
 800cf2a:	6979      	ldr	r1, [r7, #20]
 800cf2c:	4a36      	ldr	r2, [pc, #216]	; (800d008 <USART_Iridium_IRQHandler+0x1d4>)
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	4834      	ldr	r0, [pc, #208]	; (800d004 <USART_Iridium_IRQHandler+0x1d0>)
 800cf32:	f7f4 fe81 	bl	8001c38 <HAL_DMA_Start>
 800cf36:	e012      	b.n	800cf5e <USART_Iridium_IRQHandler+0x12a>
			    	}else
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len+1]),(uint32_t)RM_Buffer,msg_len);
 800cf38:	693b      	ldr	r3, [r7, #16]
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	4a2e      	ldr	r2, [pc, #184]	; (800cff8 <USART_Iridium_IRQHandler+0x1c4>)
 800cf3e:	4413      	add	r3, r2
 800cf40:	4619      	mov	r1, r3
 800cf42:	4a31      	ldr	r2, [pc, #196]	; (800d008 <USART_Iridium_IRQHandler+0x1d4>)
 800cf44:	4b2e      	ldr	r3, [pc, #184]	; (800d000 <USART_Iridium_IRQHandler+0x1cc>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	482e      	ldr	r0, [pc, #184]	; (800d004 <USART_Iridium_IRQHandler+0x1d0>)
 800cf4a:	f7f4 fe75 	bl	8001c38 <HAL_DMA_Start>
 800cf4e:	e006      	b.n	800cf5e <USART_Iridium_IRQHandler+0x12a>
			    	}
			    }else
			    {
			    	IR_RX_Flag = -1;
 800cf50:	4b2e      	ldr	r3, [pc, #184]	; (800d00c <USART_Iridium_IRQHandler+0x1d8>)
 800cf52:	22ff      	movs	r2, #255	; 0xff
 800cf54:	701a      	strb	r2, [r3, #0]
 800cf56:	e002      	b.n	800cf5e <USART_Iridium_IRQHandler+0x12a>
			    (void)ind;

			}else
			{
				//reciever timeout
				IR_RX_Flag = -2;
 800cf58:	4b2c      	ldr	r3, [pc, #176]	; (800d00c <USART_Iridium_IRQHandler+0x1d8>)
 800cf5a:	22fe      	movs	r2, #254	; 0xfe
 800cf5c:	701a      	strb	r2, [r3, #0]
			}
			IR_TIM_IDLE_Timeout = 0;
 800cf5e:	4b23      	ldr	r3, [pc, #140]	; (800cfec <USART_Iridium_IRQHandler+0x1b8>)
 800cf60:	2200      	movs	r2, #0
 800cf62:	701a      	strb	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2210      	movs	r2, #16
 800cf6a:	621a      	str	r2, [r3, #32]

		}
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	2210      	movs	r2, #16
 800cf72:	621a      	str	r2, [r3, #32]
	}
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	689b      	ldr	r3, [r3, #8]
 800cf7a:	f003 0301 	and.w	r3, r3, #1
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d030      	beq.n	800cfe4 <USART_Iridium_IRQHandler+0x1b0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	69db      	ldr	r3, [r3, #28]
 800cf88:	f003 0302 	and.w	r3, r3, #2
 800cf8c:	2b02      	cmp	r3, #2
 800cf8e:	d103      	bne.n	800cf98 <USART_Iridium_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	2202      	movs	r2, #2
 800cf96:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	69db      	ldr	r3, [r3, #28]
 800cf9e:	f003 0304 	and.w	r3, r3, #4
 800cfa2:	2b04      	cmp	r3, #4
 800cfa4:	d103      	bne.n	800cfae <USART_Iridium_IRQHandler+0x17a>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	2204      	movs	r2, #4
 800cfac:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	69db      	ldr	r3, [r3, #28]
 800cfb4:	f003 0308 	and.w	r3, r3, #8
 800cfb8:	2b08      	cmp	r3, #8
 800cfba:	d108      	bne.n	800cfce <USART_Iridium_IRQHandler+0x19a>
		{
			uint8_t temp = huart->Instance->RDR;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cfc2:	b29b      	uxth	r3, r3
 800cfc4:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	2208      	movs	r2, #8
 800cfcc:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	69db      	ldr	r3, [r3, #28]
 800cfd4:	f003 0301 	and.w	r3, r3, #1
 800cfd8:	2b01      	cmp	r3, #1
 800cfda:	d103      	bne.n	800cfe4 <USART_Iridium_IRQHandler+0x1b0>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	621a      	str	r2, [r3, #32]
		}
	}
}
 800cfe4:	bf00      	nop
 800cfe6:	3718      	adds	r7, #24
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	20003744 	.word	0x20003744
 800cff0:	20003740 	.word	0x20003740
 800cff4:	20003745 	.word	0x20003745
 800cff8:	20002d08 	.word	0x20002d08
 800cffc:	08017460 	.word	0x08017460
 800d000:	200037c8 	.word	0x200037c8
 800d004:	200037cc 	.word	0x200037cc
 800d008:	20003508 	.word	0x20003508
 800d00c:	20003814 	.word	0x20003814

0800d010 <Iridium_ControlPin_IRQHandler>:

void Iridium_ControlPin_IRQHandler(void)
{
 800d010:	b480      	push	{r7}
 800d012:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(IR_Ring_Pin))
 800d014:	4b0b      	ldr	r3, [pc, #44]	; (800d044 <Iridium_ControlPin_IRQHandler+0x34>)
 800d016:	695b      	ldr	r3, [r3, #20]
 800d018:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d003      	beq.n	800d028 <Iridium_ControlPin_IRQHandler+0x18>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_Ring_Pin);
 800d020:	4b08      	ldr	r3, [pc, #32]	; (800d044 <Iridium_ControlPin_IRQHandler+0x34>)
 800d022:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d026:	615a      	str	r2, [r3, #20]
		//download messages
	}

	if(__HAL_GPIO_EXTI_GET_IT(IR_NetAv_Pin))
 800d028:	4b06      	ldr	r3, [pc, #24]	; (800d044 <Iridium_ControlPin_IRQHandler+0x34>)
 800d02a:	695b      	ldr	r3, [r3, #20]
 800d02c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d030:	2b00      	cmp	r3, #0
 800d032:	d003      	beq.n	800d03c <Iridium_ControlPin_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_NetAv_Pin);
 800d034:	4b03      	ldr	r3, [pc, #12]	; (800d044 <Iridium_ControlPin_IRQHandler+0x34>)
 800d036:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d03a:	615a      	str	r2, [r3, #20]

	}
}
 800d03c:	bf00      	nop
 800d03e:	46bd      	mov	sp, r7
 800d040:	bc80      	pop	{r7}
 800d042:	4770      	bx	lr
 800d044:	40010400 	.word	0x40010400

0800d048 <Init_Debug>:


static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};

HAL_StatusTypeDef Init_Debug(void)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b086      	sub	sp, #24
 800d04c:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 800d04e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d052:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d054:	2302      	movs	r3, #2
 800d056:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d058:	2300      	movs	r3, #0
 800d05a:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d05c:	2300      	movs	r3, #0
 800d05e:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800d060:	2300      	movs	r3, #0
 800d062:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d064:	1d3b      	adds	r3, r7, #4
 800d066:	4619      	mov	r1, r3
 800d068:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d06c:	f7f4 ffee 	bl	800204c <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800d070:	2200      	movs	r2, #0
 800d072:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800d076:	2000      	movs	r0, #0
 800d078:	f7f7 f84c 	bl	8004114 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 800d07c:	4b26      	ldr	r3, [pc, #152]	; (800d118 <Init_Debug+0xd0>)
 800d07e:	4a27      	ldr	r2, [pc, #156]	; (800d11c <Init_Debug+0xd4>)
 800d080:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 800d082:	4b25      	ldr	r3, [pc, #148]	; (800d118 <Init_Debug+0xd0>)
 800d084:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d088:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800d08a:	4b23      	ldr	r3, [pc, #140]	; (800d118 <Init_Debug+0xd0>)
 800d08c:	2200      	movs	r2, #0
 800d08e:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800d090:	4b21      	ldr	r3, [pc, #132]	; (800d118 <Init_Debug+0xd0>)
 800d092:	2200      	movs	r2, #0
 800d094:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800d096:	4b20      	ldr	r3, [pc, #128]	; (800d118 <Init_Debug+0xd0>)
 800d098:	2200      	movs	r2, #0
 800d09a:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 800d09c:	4b1e      	ldr	r3, [pc, #120]	; (800d118 <Init_Debug+0xd0>)
 800d09e:	220c      	movs	r2, #12
 800d0a0:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d0a2:	4b1d      	ldr	r3, [pc, #116]	; (800d118 <Init_Debug+0xd0>)
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800d0a8:	4b1b      	ldr	r3, [pc, #108]	; (800d118 <Init_Debug+0xd0>)
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800d0ae:	4b1a      	ldr	r3, [pc, #104]	; (800d118 <Init_Debug+0xd0>)
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d0b4:	4b18      	ldr	r3, [pc, #96]	; (800d118 <Init_Debug+0xd0>)
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800d0ba:	4817      	ldr	r0, [pc, #92]	; (800d118 <Init_Debug+0xd0>)
 800d0bc:	f7fa fd0b 	bl	8007ad6 <HAL_UART_Init>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d001      	beq.n	800d0ca <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e022      	b.n	800d110 <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 800d0ca:	4b15      	ldr	r3, [pc, #84]	; (800d120 <Init_Debug+0xd8>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	2100      	movs	r1, #0
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	f002 ff08 	bl	800fee8 <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800d0d8:	2200      	movs	r2, #0
 800d0da:	2120      	movs	r1, #32
 800d0dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d0e0:	f7f5 fa4e 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d0e4:	2304      	movs	r3, #4
 800d0e6:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d0e8:	2303      	movs	r3, #3
 800d0ea:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d0f0:	1d3b      	adds	r3, r7, #4
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	480b      	ldr	r0, [pc, #44]	; (800d124 <Init_Debug+0xdc>)
 800d0f6:	f7f4 ffa9 	bl	800204c <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	2120      	movs	r1, #32
 800d0fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d102:	f7f5 fa3d 	bl	8002580 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 800d106:	f7f4 facd 	bl	80016a4 <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 800d10a:	f7f4 fabd 	bl	8001688 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3718      	adds	r7, #24
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	2000387c 	.word	0x2000387c
 800d11c:	40004400 	.word	0x40004400
 800d120:	20000014 	.word	0x20000014
 800d124:	48000c00 	.word	0x48000c00

0800d128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b0b8      	sub	sp, #224	; 0xe0
 800d12c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d12e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800d132:	2244      	movs	r2, #68	; 0x44
 800d134:	2100      	movs	r1, #0
 800d136:	4618      	mov	r0, r3
 800d138:	f002 fbd5 	bl	800f8e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d13c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800d140:	2200      	movs	r2, #0
 800d142:	601a      	str	r2, [r3, #0]
 800d144:	605a      	str	r2, [r3, #4]
 800d146:	609a      	str	r2, [r3, #8]
 800d148:	60da      	str	r2, [r3, #12]
 800d14a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d14c:	463b      	mov	r3, r7
 800d14e:	2288      	movs	r2, #136	; 0x88
 800d150:	2100      	movs	r1, #0
 800d152:	4618      	mov	r0, r3
 800d154:	f002 fbc7 	bl	800f8e6 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800d158:	f7f6 f8e4 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800d15c:	4a3c      	ldr	r2, [pc, #240]	; (800d250 <SystemClock_Config+0x128>)
 800d15e:	4b3c      	ldr	r3, [pc, #240]	; (800d250 <SystemClock_Config+0x128>)
 800d160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d164:	f023 0318 	bic.w	r3, r3, #24
 800d168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800d16c:	2316      	movs	r3, #22
 800d16e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800d172:	2301      	movs	r3, #1
 800d174:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d178:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d17c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800d180:	2310      	movs	r3, #16
 800d182:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800d186:	2301      	movs	r3, #1
 800d188:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800d18c:	2300      	movs	r3, #0
 800d18e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800d192:	2360      	movs	r3, #96	; 0x60
 800d194:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d198:	2302      	movs	r3, #2
 800d19a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800d19e:	2301      	movs	r3, #1
 800d1a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 800d1aa:	231a      	movs	r3, #26
 800d1ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800d1b0:	2307      	movs	r3, #7
 800d1b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800d1b6:	2302      	movs	r3, #2
 800d1b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800d1bc:	2302      	movs	r3, #2
 800d1be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d1c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7f6 fadc 	bl	8003784 <HAL_RCC_OscConfig>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d001      	beq.n	800d1d6 <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	e037      	b.n	800d246 <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d1d6:	230f      	movs	r3, #15
 800d1d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d1dc:	2303      	movs	r3, #3
 800d1de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800d1e2:	2380      	movs	r3, #128	; 0x80
 800d1e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800d1f4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800d1f8:	2101      	movs	r1, #1
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7f6 fea8 	bl	8003f50 <HAL_RCC_ClockConfig>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d001      	beq.n	800d20a <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 800d206:	2301      	movs	r3, #1
 800d208:	e01d      	b.n	800d246 <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 800d20a:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 800d20e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800d210:	2308      	movs	r3, #8
 800d212:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800d214:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d218:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d21c:	463b      	mov	r3, r7
 800d21e:	4618      	mov	r0, r3
 800d220:	f7f7 f8cc 	bl	80043bc <HAL_RCCEx_PeriphCLKConfig>
 800d224:	4603      	mov	r3, r0
 800d226:	2b00      	cmp	r3, #0
 800d228:	d001      	beq.n	800d22e <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 800d22a:	2301      	movs	r3, #1
 800d22c:	e00b      	b.n	800d246 <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800d22e:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d232:	f7f6 f8ed 	bl	8003410 <HAL_PWREx_ControlVoltageScaling>
 800d236:	4603      	mov	r3, r0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d001      	beq.n	800d240 <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 800d23c:	2301      	movs	r3, #1
 800d23e:	e002      	b.n	800d246 <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800d240:	f7f7 fba2 	bl	8004988 <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 800d244:	2300      	movs	r3, #0
}
 800d246:	4618      	mov	r0, r3
 800d248:	37e0      	adds	r7, #224	; 0xe0
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	40021000 	.word	0x40021000

0800d254 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b084      	sub	sp, #16
 800d258:	af00      	add	r7, sp, #0
 800d25a:	4603      	mov	r3, r0
 800d25c:	6039      	str	r1, [r7, #0]
 800d25e:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 800d260:	4a16      	ldr	r2, [pc, #88]	; (800d2bc <Go_To_Sleep+0x68>)
 800d262:	4b16      	ldr	r3, [pc, #88]	; (800d2bc <Go_To_Sleep+0x68>)
 800d264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d26a:	6593      	str	r3, [r2, #88]	; 0x58
 800d26c:	4b13      	ldr	r3, [pc, #76]	; (800d2bc <Go_To_Sleep+0x68>)
 800d26e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d274:	60fb      	str	r3, [r7, #12]
 800d276:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	//set alarm
	if(seconds > 0)
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d00b      	beq.n	800d296 <Go_To_Sleep+0x42>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	3b01      	subs	r3, #1
 800d282:	2204      	movs	r2, #4
 800d284:	4619      	mov	r1, r3
 800d286:	480e      	ldr	r0, [pc, #56]	; (800d2c0 <Go_To_Sleep+0x6c>)
 800d288:	f7f7 ffac 	bl	80051e4 <HAL_RTCEx_SetWakeUpTimer_IT>
 800d28c:	4603      	mov	r3, r0
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d001      	beq.n	800d296 <Go_To_Sleep+0x42>
	  {
		 return HAL_ERROR;
 800d292:	2301      	movs	r3, #1
 800d294:	e00d      	b.n	800d2b2 <Go_To_Sleep+0x5e>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 800d296:	f7f6 f90f 	bl	80034b8 <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 800d29a:	79fb      	ldrb	r3, [r7, #7]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d102      	bne.n	800d2a6 <Go_To_Sleep+0x52>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 800d2a0:	f7f6 fa56 	bl	8003750 <HAL_PWREx_EnterSHUTDOWNMode>
 800d2a4:	e004      	b.n	800d2b0 <Go_To_Sleep+0x5c>
	 }
	 else if(mode == STDBY)
 800d2a6:	79fb      	ldrb	r3, [r7, #7]
 800d2a8:	2b01      	cmp	r3, #1
 800d2aa:	d101      	bne.n	800d2b0 <Go_To_Sleep+0x5c>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 800d2ac:	f7f6 f88a 	bl	80033c4 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 800d2b0:	2300      	movs	r3, #0
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3710      	adds	r7, #16
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	40021000 	.word	0x40021000
 800d2c0:	20003900 	.word	0x20003900

0800d2c4 <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b090      	sub	sp, #64	; 0x40
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	460b      	mov	r3, r1
 800d2ce:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	3b01      	subs	r3, #1
 800d2d4:	2b0f      	cmp	r3, #15
 800d2d6:	f200 808a 	bhi.w	800d3ee <set_WUP_Pin+0x12a>
 800d2da:	a201      	add	r2, pc, #4	; (adr r2, 800d2e0 <set_WUP_Pin+0x1c>)
 800d2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2e0:	0800d321 	.word	0x0800d321
 800d2e4:	0800d34b 	.word	0x0800d34b
 800d2e8:	0800d3ef 	.word	0x0800d3ef
 800d2ec:	0800d375 	.word	0x0800d375
 800d2f0:	0800d3ef 	.word	0x0800d3ef
 800d2f4:	0800d3ef 	.word	0x0800d3ef
 800d2f8:	0800d3ef 	.word	0x0800d3ef
 800d2fc:	0800d39d 	.word	0x0800d39d
 800d300:	0800d3ef 	.word	0x0800d3ef
 800d304:	0800d3ef 	.word	0x0800d3ef
 800d308:	0800d3ef 	.word	0x0800d3ef
 800d30c:	0800d3ef 	.word	0x0800d3ef
 800d310:	0800d3ef 	.word	0x0800d3ef
 800d314:	0800d3ef 	.word	0x0800d3ef
 800d318:	0800d3ef 	.word	0x0800d3ef
 800d31c:	0800d3c7 	.word	0x0800d3c7
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800d320:	4a69      	ldr	r2, [pc, #420]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d322:	4b69      	ldr	r3, [pc, #420]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d326:	f043 0301 	orr.w	r3, r3, #1
 800d32a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d32c:	4b66      	ldr	r3, [pc, #408]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d32e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d330:	f003 0301 	and.w	r3, r3, #1
 800d334:	623b      	str	r3, [r7, #32]
 800d336:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 800d338:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d33c:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800d33e:	2301      	movs	r3, #1
 800d340:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 800d342:	2306      	movs	r3, #6
 800d344:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d348:	e052      	b.n	800d3f0 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800d34a:	4a5f      	ldr	r2, [pc, #380]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d34c:	4b5e      	ldr	r3, [pc, #376]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d34e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d350:	f043 0304 	orr.w	r3, r3, #4
 800d354:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d356:	4b5c      	ldr	r3, [pc, #368]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d35a:	f003 0304 	and.w	r3, r3, #4
 800d35e:	61fb      	str	r3, [r7, #28]
 800d360:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 800d362:	4b5a      	ldr	r3, [pc, #360]	; (800d4cc <set_WUP_Pin+0x208>)
 800d364:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 800d366:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d36a:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 800d36c:	2328      	movs	r3, #40	; 0x28
 800d36e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d372:	e03d      	b.n	800d3f0 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 800d374:	4a54      	ldr	r2, [pc, #336]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d376:	4b54      	ldr	r3, [pc, #336]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d37a:	f043 0310 	orr.w	r3, r3, #16
 800d37e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d380:	4b51      	ldr	r3, [pc, #324]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d384:	f003 0310 	and.w	r3, r3, #16
 800d388:	61bb      	str	r3, [r7, #24]
 800d38a:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 800d38c:	4b50      	ldr	r3, [pc, #320]	; (800d4d0 <set_WUP_Pin+0x20c>)
 800d38e:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d390:	2340      	movs	r3, #64	; 0x40
 800d392:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800d394:	2317      	movs	r3, #23
 800d396:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d39a:	e029      	b.n	800d3f0 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800d39c:	4a4a      	ldr	r2, [pc, #296]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d39e:	4b4a      	ldr	r3, [pc, #296]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d3a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3a2:	f043 0301 	orr.w	r3, r3, #1
 800d3a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d3a8:	4b47      	ldr	r3, [pc, #284]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d3aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3ac:	f003 0301 	and.w	r3, r3, #1
 800d3b0:	617b      	str	r3, [r7, #20]
 800d3b2:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d3b4:	2304      	movs	r3, #4
 800d3b6:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 800d3b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 800d3be:	2308      	movs	r3, #8
 800d3c0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d3c4:	e014      	b.n	800d3f0 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800d3c6:	4a40      	ldr	r2, [pc, #256]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d3c8:	4b3f      	ldr	r3, [pc, #252]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d3ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3cc:	f043 0304 	orr.w	r3, r3, #4
 800d3d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d3d2:	4b3d      	ldr	r3, [pc, #244]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d3d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3d6:	f003 0304 	and.w	r3, r3, #4
 800d3da:	613b      	str	r3, [r7, #16]
 800d3dc:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 800d3de:	4b3b      	ldr	r3, [pc, #236]	; (800d4cc <set_WUP_Pin+0x208>)
 800d3e0:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 800d3e2:	2320      	movs	r3, #32
 800d3e4:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800d3e6:	2317      	movs	r3, #23
 800d3e8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d3ec:	e000      	b.n	800d3f0 <set_WUP_Pin+0x12c>
		default:
			break;
 800d3ee:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800d3f0:	4b38      	ldr	r3, [pc, #224]	; (800d4d4 <set_WUP_Pin+0x210>)
 800d3f2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800d3f4:	2302      	movs	r3, #2
 800d3f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d3f8:	2302      	movs	r3, #2
 800d3fa:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 800d3fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d400:	4619      	mov	r1, r3
 800d402:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d404:	f7f4 fe22 	bl	800204c <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 800d408:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d40c:	2200      	movs	r2, #0
 800d40e:	210f      	movs	r1, #15
 800d410:	4618      	mov	r0, r3
 800d412:	f7f4 fa6e 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 800d416:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d41a:	4618      	mov	r0, r3
 800d41c:	f7f4 fa85 	bl	800192a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 800d420:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d424:	4618      	mov	r0, r3
 800d426:	f7f4 faae 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 800d42a:	4a27      	ldr	r2, [pc, #156]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d42c:	4b26      	ldr	r3, [pc, #152]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d42e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d434:	6593      	str	r3, [r2, #88]	; 0x58
 800d436:	4b24      	ldr	r3, [pc, #144]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d43a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d43e:	60fb      	str	r3, [r7, #12]
 800d440:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 800d442:	78fb      	ldrb	r3, [r7, #3]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10f      	bne.n	800d468 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 800d448:	4a1f      	ldr	r2, [pc, #124]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d44a:	4b1f      	ldr	r3, [pc, #124]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d44c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d44e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d452:	6593      	str	r3, [r2, #88]	; 0x58
 800d454:	4b1c      	ldr	r3, [pc, #112]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d45c:	60bb      	str	r3, [r7, #8]
 800d45e:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	f7f5 ff7b 	bl	800335c <HAL_PWR_EnableWakeUpPin>
 800d466:	e005      	b.n	800d474 <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 800d468:	78fb      	ldrb	r3, [r7, #3]
 800d46a:	2b01      	cmp	r3, #1
 800d46c:	d102      	bne.n	800d474 <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 800d46e:	6878      	ldr	r0, [r7, #4]
 800d470:	f7f5 ff94 	bl	800339c <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 800d474:	4b18      	ldr	r3, [pc, #96]	; (800d4d8 <set_WUP_Pin+0x214>)
 800d476:	2201      	movs	r2, #1
 800d478:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 800d47a:	4b17      	ldr	r3, [pc, #92]	; (800d4d8 <set_WUP_Pin+0x214>)
 800d47c:	2202      	movs	r2, #2
 800d47e:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 800d480:	4b15      	ldr	r3, [pc, #84]	; (800d4d8 <set_WUP_Pin+0x214>)
 800d482:	2204      	movs	r2, #4
 800d484:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 800d486:	4b14      	ldr	r3, [pc, #80]	; (800d4d8 <set_WUP_Pin+0x214>)
 800d488:	2208      	movs	r2, #8
 800d48a:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 800d48c:	4b12      	ldr	r3, [pc, #72]	; (800d4d8 <set_WUP_Pin+0x214>)
 800d48e:	2210      	movs	r2, #16
 800d490:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 800d492:	4b12      	ldr	r3, [pc, #72]	; (800d4dc <set_WUP_Pin+0x218>)
 800d494:	4a12      	ldr	r2, [pc, #72]	; (800d4e0 <set_WUP_Pin+0x21c>)
 800d496:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 800d498:	4b10      	ldr	r3, [pc, #64]	; (800d4dc <set_WUP_Pin+0x218>)
 800d49a:	4a12      	ldr	r2, [pc, #72]	; (800d4e4 <set_WUP_Pin+0x220>)
 800d49c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 800d49e:	4b0f      	ldr	r3, [pc, #60]	; (800d4dc <set_WUP_Pin+0x218>)
 800d4a0:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800d4a4:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 800d4a6:	4b0d      	ldr	r3, [pc, #52]	; (800d4dc <set_WUP_Pin+0x218>)
 800d4a8:	4a0f      	ldr	r2, [pc, #60]	; (800d4e8 <set_WUP_Pin+0x224>)
 800d4aa:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 800d4ac:	4b0b      	ldr	r3, [pc, #44]	; (800d4dc <set_WUP_Pin+0x218>)
 800d4ae:	4a0f      	ldr	r2, [pc, #60]	; (800d4ec <set_WUP_Pin+0x228>)
 800d4b0:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d4b2:	4a05      	ldr	r2, [pc, #20]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d4b4:	4b04      	ldr	r3, [pc, #16]	; (800d4c8 <set_WUP_Pin+0x204>)
 800d4b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d4bc:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d4be:	bf00      	nop
 800d4c0:	3740      	adds	r7, #64	; 0x40
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	40021000 	.word	0x40021000
 800d4cc:	48000800 	.word	0x48000800
 800d4d0:	48001000 	.word	0x48001000
 800d4d4:	10110000 	.word	0x10110000
 800d4d8:	40007000 	.word	0x40007000
 800d4dc:	40010400 	.word	0x40010400
 800d4e0:	16000005 	.word	0x16000005
 800d4e4:	1600000d 	.word	0x1600000d
 800d4e8:	16000002 	.word	0x16000002
 800d4ec:	16000006 	.word	0x16000006

0800d4f0 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 800d4f8:	1d39      	adds	r1, r7, #4
 800d4fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d4fe:	2201      	movs	r2, #1
 800d500:	4803      	ldr	r0, [pc, #12]	; (800d510 <__io_putchar+0x20>)
 800d502:	f7fa fb6b 	bl	8007bdc <HAL_UART_Transmit>
	return ch;
 800d506:	687b      	ldr	r3, [r7, #4]
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	2000387c 	.word	0x2000387c

0800d514 <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b08a      	sub	sp, #40	; 0x28
 800d518:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d51a:	f107 0314 	add.w	r3, r7, #20
 800d51e:	2200      	movs	r2, #0
 800d520:	601a      	str	r2, [r3, #0]
 800d522:	605a      	str	r2, [r3, #4]
 800d524:	609a      	str	r2, [r3, #8]
 800d526:	60da      	str	r2, [r3, #12]
 800d528:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d52a:	4a3e      	ldr	r2, [pc, #248]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d52c:	4b3d      	ldr	r3, [pc, #244]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d52e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d530:	f043 0304 	orr.w	r3, r3, #4
 800d534:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d536:	4b3b      	ldr	r3, [pc, #236]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d53a:	f003 0304 	and.w	r3, r3, #4
 800d53e:	613b      	str	r3, [r7, #16]
 800d540:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d542:	4a38      	ldr	r2, [pc, #224]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d544:	4b37      	ldr	r3, [pc, #220]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d54c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d54e:	4b35      	ldr	r3, [pc, #212]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d556:	60fb      	str	r3, [r7, #12]
 800d558:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d55a:	4a32      	ldr	r2, [pc, #200]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d55c:	4b31      	ldr	r3, [pc, #196]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d55e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d560:	f043 0301 	orr.w	r3, r3, #1
 800d564:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d566:	4b2f      	ldr	r3, [pc, #188]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d56a:	f003 0301 	and.w	r3, r3, #1
 800d56e:	60bb      	str	r3, [r7, #8]
 800d570:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d572:	4a2c      	ldr	r2, [pc, #176]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d574:	4b2b      	ldr	r3, [pc, #172]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d578:	f043 0302 	orr.w	r3, r3, #2
 800d57c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d57e:	4b29      	ldr	r3, [pc, #164]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d582:	f003 0302 	and.w	r3, r3, #2
 800d586:	607b      	str	r3, [r7, #4]
 800d588:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d58a:	4a26      	ldr	r2, [pc, #152]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d58c:	4b25      	ldr	r3, [pc, #148]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d58e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d590:	f043 0308 	orr.w	r3, r3, #8
 800d594:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d596:	4b23      	ldr	r3, [pc, #140]	; (800d624 <GPIO_Set_Pin_LP+0x110>)
 800d598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d59a:	f003 0308 	and.w	r3, r3, #8
 800d59e:	603b      	str	r3, [r7, #0]
 800d5a0:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	2120      	movs	r1, #32
 800d5a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d5aa:	f7f4 ffe9 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800d5ae:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800d5b2:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d5b4:	2303      	movs	r3, #3
 800d5b6:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d5bc:	f107 0314 	add.w	r3, r7, #20
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	4819      	ldr	r0, [pc, #100]	; (800d628 <GPIO_Set_Pin_LP+0x114>)
 800d5c4:	f7f4 fd42 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800d5c8:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800d5cc:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d5ce:	2303      	movs	r3, #3
 800d5d0:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5d6:	f107 0314 	add.w	r3, r7, #20
 800d5da:	4619      	mov	r1, r3
 800d5dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d5e0:	f7f4 fd34 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800d5e4:	2320      	movs	r3, #32
 800d5e6:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800d5f4:	f107 0314 	add.w	r3, r7, #20
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d5fe:	f7f4 fd25 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800d602:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d606:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d608:	2303      	movs	r3, #3
 800d60a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d60c:	2300      	movs	r3, #0
 800d60e:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d610:	f107 0314 	add.w	r3, r7, #20
 800d614:	4619      	mov	r1, r3
 800d616:	4805      	ldr	r0, [pc, #20]	; (800d62c <GPIO_Set_Pin_LP+0x118>)
 800d618:	f7f4 fd18 	bl	800204c <HAL_GPIO_Init>

}
 800d61c:	bf00      	nop
 800d61e:	3728      	adds	r7, #40	; 0x28
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}
 800d624:	40021000 	.word	0x40021000
 800d628:	48000800 	.word	0x48000800
 800d62c:	48000400 	.word	0x48000400

0800d630 <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800d630:	b480      	push	{r7}
 800d632:	b087      	sub	sp, #28
 800d634:	af00      	add	r7, sp, #0
 800d636:	4603      	mov	r3, r0
 800d638:	6039      	str	r1, [r7, #0]
 800d63a:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800d63c:	79fb      	ldrb	r3, [r7, #7]
 800d63e:	2b03      	cmp	r3, #3
 800d640:	d831      	bhi.n	800d6a6 <Get_Current_Address_Pointer+0x76>
 800d642:	79fb      	ldrb	r3, [r7, #7]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d02e      	beq.n	800d6a6 <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800d648:	4a1a      	ldr	r2, [pc, #104]	; (800d6b4 <Get_Current_Address_Pointer+0x84>)
 800d64a:	4b1a      	ldr	r3, [pc, #104]	; (800d6b4 <Get_Current_Address_Pointer+0x84>)
 800d64c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d64e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d652:	6593      	str	r3, [r2, #88]	; 0x58
 800d654:	4b17      	ldr	r3, [pc, #92]	; (800d6b4 <Get_Current_Address_Pointer+0x84>)
 800d656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d65c:	60bb      	str	r3, [r7, #8]
 800d65e:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800d660:	79fb      	ldrb	r3, [r7, #7]
 800d662:	009a      	lsls	r2, r3, #2
 800d664:	4b14      	ldr	r3, [pc, #80]	; (800d6b8 <Get_Current_Address_Pointer+0x88>)
 800d666:	4413      	add	r3, r2
 800d668:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800d66a:	693b      	ldr	r3, [r7, #16]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800d670:	2300      	movs	r3, #0
 800d672:	617b      	str	r3, [r7, #20]
 800d674:	e00c      	b.n	800d690 <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	683a      	ldr	r2, [r7, #0]
 800d67a:	4413      	add	r3, r2
 800d67c:	697a      	ldr	r2, [r7, #20]
 800d67e:	00d2      	lsls	r2, r2, #3
 800d680:	68f9      	ldr	r1, [r7, #12]
 800d682:	fa21 f202 	lsr.w	r2, r1, r2
 800d686:	b2d2      	uxtb	r2, r2
 800d688:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	3301      	adds	r3, #1
 800d68e:	617b      	str	r3, [r7, #20]
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	2b02      	cmp	r3, #2
 800d694:	ddef      	ble.n	800d676 <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800d696:	4a07      	ldr	r2, [pc, #28]	; (800d6b4 <Get_Current_Address_Pointer+0x84>)
 800d698:	4b06      	ldr	r3, [pc, #24]	; (800d6b4 <Get_Current_Address_Pointer+0x84>)
 800d69a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d69c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6a0:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	e000      	b.n	800d6a8 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800d6a6:	2300      	movs	r3, #0
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	371c      	adds	r7, #28
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bc80      	pop	{r7}
 800d6b0:	4770      	bx	lr
 800d6b2:	bf00      	nop
 800d6b4:	40021000 	.word	0x40021000
 800d6b8:	40002854 	.word	0x40002854

0800d6bc <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b087      	sub	sp, #28
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	6039      	str	r1, [r7, #0]
 800d6c6:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800d6c8:	79fb      	ldrb	r3, [r7, #7]
 800d6ca:	2b04      	cmp	r3, #4
 800d6cc:	d836      	bhi.n	800d73c <Set_Current_Address_Pointer+0x80>
 800d6ce:	79fb      	ldrb	r3, [r7, #7]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d033      	beq.n	800d73c <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800d6d4:	4a1c      	ldr	r2, [pc, #112]	; (800d748 <Set_Current_Address_Pointer+0x8c>)
 800d6d6:	4b1c      	ldr	r3, [pc, #112]	; (800d748 <Set_Current_Address_Pointer+0x8c>)
 800d6d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d6da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d6de:	6593      	str	r3, [r2, #88]	; 0x58
 800d6e0:	4b19      	ldr	r3, [pc, #100]	; (800d748 <Set_Current_Address_Pointer+0x8c>)
 800d6e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d6e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d6e8:	60bb      	str	r3, [r7, #8]
 800d6ea:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800d6ec:	79fb      	ldrb	r3, [r7, #7]
 800d6ee:	009a      	lsls	r2, r3, #2
 800d6f0:	4b16      	ldr	r3, [pc, #88]	; (800d74c <Set_Current_Address_Pointer+0x90>)
 800d6f2:	4413      	add	r3, r2
 800d6f4:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	613b      	str	r3, [r7, #16]
 800d6fe:	e00f      	b.n	800d720 <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	4413      	add	r3, r2
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	461a      	mov	r2, r3
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	00db      	lsls	r3, r3, #3
 800d70e:	fa02 f303 	lsl.w	r3, r2, r3
 800d712:	461a      	mov	r2, r3
 800d714:	697b      	ldr	r3, [r7, #20]
 800d716:	4313      	orrs	r3, r2
 800d718:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	3301      	adds	r3, #1
 800d71e:	613b      	str	r3, [r7, #16]
 800d720:	693b      	ldr	r3, [r7, #16]
 800d722:	2b02      	cmp	r3, #2
 800d724:	ddec      	ble.n	800d700 <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	697a      	ldr	r2, [r7, #20]
 800d72a:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800d72c:	4a06      	ldr	r2, [pc, #24]	; (800d748 <Set_Current_Address_Pointer+0x8c>)
 800d72e:	4b06      	ldr	r3, [pc, #24]	; (800d748 <Set_Current_Address_Pointer+0x8c>)
 800d730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d736:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800d738:	2301      	movs	r3, #1
 800d73a:	e000      	b.n	800d73e <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800d73c:	2300      	movs	r3, #0
}
 800d73e:	4618      	mov	r0, r3
 800d740:	371c      	adds	r7, #28
 800d742:	46bd      	mov	sp, r7
 800d744:	bc80      	pop	{r7}
 800d746:	4770      	bx	lr
 800d748:	40021000 	.word	0x40021000
 800d74c:	40002854 	.word	0x40002854

0800d750 <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800d750:	b480      	push	{r7}
 800d752:	b083      	sub	sp, #12
 800d754:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800d756:	4a0e      	ldr	r2, [pc, #56]	; (800d790 <Get_Active_Chip+0x40>)
 800d758:	4b0d      	ldr	r3, [pc, #52]	; (800d790 <Get_Active_Chip+0x40>)
 800d75a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d75c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d760:	6593      	str	r3, [r2, #88]	; 0x58
 800d762:	4b0b      	ldr	r3, [pc, #44]	; (800d790 <Get_Active_Chip+0x40>)
 800d764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d76a:	603b      	str	r3, [r7, #0]
 800d76c:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800d76e:	4b09      	ldr	r3, [pc, #36]	; (800d794 <Get_Active_Chip+0x44>)
 800d770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d772:	0a1b      	lsrs	r3, r3, #8
 800d774:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d776:	4a06      	ldr	r2, [pc, #24]	; (800d790 <Get_Active_Chip+0x40>)
 800d778:	4b05      	ldr	r3, [pc, #20]	; (800d790 <Get_Active_Chip+0x40>)
 800d77a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d77c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d780:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800d782:	79fb      	ldrb	r3, [r7, #7]
}
 800d784:	4618      	mov	r0, r3
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	bc80      	pop	{r7}
 800d78c:	4770      	bx	lr
 800d78e:	bf00      	nop
 800d790:	40021000 	.word	0x40021000
 800d794:	40002800 	.word	0x40002800

0800d798 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800d798:	b480      	push	{r7}
 800d79a:	b085      	sub	sp, #20
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	4603      	mov	r3, r0
 800d7a0:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800d7a2:	4a12      	ldr	r2, [pc, #72]	; (800d7ec <Set_Active_Chip+0x54>)
 800d7a4:	4b11      	ldr	r3, [pc, #68]	; (800d7ec <Set_Active_Chip+0x54>)
 800d7a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d7ac:	6593      	str	r3, [r2, #88]	; 0x58
 800d7ae:	4b0f      	ldr	r3, [pc, #60]	; (800d7ec <Set_Active_Chip+0x54>)
 800d7b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7b6:	60bb      	str	r3, [r7, #8]
 800d7b8:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800d7ba:	4b0d      	ldr	r3, [pc, #52]	; (800d7f0 <Set_Active_Chip+0x58>)
 800d7bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d7c2:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800d7c4:	79fb      	ldrb	r3, [r7, #7]
 800d7c6:	021b      	lsls	r3, r3, #8
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	4313      	orrs	r3, r2
 800d7ce:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800d7d0:	4a07      	ldr	r2, [pc, #28]	; (800d7f0 <Set_Active_Chip+0x58>)
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800d7d6:	4a05      	ldr	r2, [pc, #20]	; (800d7ec <Set_Active_Chip+0x54>)
 800d7d8:	4b04      	ldr	r3, [pc, #16]	; (800d7ec <Set_Active_Chip+0x54>)
 800d7da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d7e0:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d7e2:	bf00      	nop
 800d7e4:	3714      	adds	r7, #20
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bc80      	pop	{r7}
 800d7ea:	4770      	bx	lr
 800d7ec:	40021000 	.word	0x40021000
 800d7f0:	40002800 	.word	0x40002800

0800d7f4 <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b083      	sub	sp, #12
 800d7f8:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800d7fa:	4a0e      	ldr	r2, [pc, #56]	; (800d834 <Get_Next_Active_Chip+0x40>)
 800d7fc:	4b0d      	ldr	r3, [pc, #52]	; (800d834 <Get_Next_Active_Chip+0x40>)
 800d7fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d804:	6593      	str	r3, [r2, #88]	; 0x58
 800d806:	4b0b      	ldr	r3, [pc, #44]	; (800d834 <Get_Next_Active_Chip+0x40>)
 800d808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d80a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d80e:	603b      	str	r3, [r7, #0]
 800d810:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800d812:	4b09      	ldr	r3, [pc, #36]	; (800d838 <Get_Next_Active_Chip+0x44>)
 800d814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d816:	0e1b      	lsrs	r3, r3, #24
 800d818:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d81a:	4a06      	ldr	r2, [pc, #24]	; (800d834 <Get_Next_Active_Chip+0x40>)
 800d81c:	4b05      	ldr	r3, [pc, #20]	; (800d834 <Get_Next_Active_Chip+0x40>)
 800d81e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d824:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800d826:	79fb      	ldrb	r3, [r7, #7]
}
 800d828:	4618      	mov	r0, r3
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bc80      	pop	{r7}
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	40021000 	.word	0x40021000
 800d838:	40002800 	.word	0x40002800

0800d83c <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800d83c:	b480      	push	{r7}
 800d83e:	b085      	sub	sp, #20
 800d840:	af00      	add	r7, sp, #0
 800d842:	4603      	mov	r3, r0
 800d844:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800d846:	4a12      	ldr	r2, [pc, #72]	; (800d890 <Set_Next_Active_Chip+0x54>)
 800d848:	4b11      	ldr	r3, [pc, #68]	; (800d890 <Set_Next_Active_Chip+0x54>)
 800d84a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d84c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d850:	6593      	str	r3, [r2, #88]	; 0x58
 800d852:	4b0f      	ldr	r3, [pc, #60]	; (800d890 <Set_Next_Active_Chip+0x54>)
 800d854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d85a:	60bb      	str	r3, [r7, #8]
 800d85c:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800d85e:	4b0d      	ldr	r3, [pc, #52]	; (800d894 <Set_Next_Active_Chip+0x58>)
 800d860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d862:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d866:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800d868:	79fb      	ldrb	r3, [r7, #7]
 800d86a:	061b      	lsls	r3, r3, #24
 800d86c:	461a      	mov	r2, r3
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	4313      	orrs	r3, r2
 800d872:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800d874:	4a07      	ldr	r2, [pc, #28]	; (800d894 <Set_Next_Active_Chip+0x58>)
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800d87a:	4a05      	ldr	r2, [pc, #20]	; (800d890 <Set_Next_Active_Chip+0x54>)
 800d87c:	4b04      	ldr	r3, [pc, #16]	; (800d890 <Set_Next_Active_Chip+0x54>)
 800d87e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d884:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d886:	bf00      	nop
 800d888:	3714      	adds	r7, #20
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bc80      	pop	{r7}
 800d88e:	4770      	bx	lr
 800d890:	40021000 	.word	0x40021000
 800d894:	40002800 	.word	0x40002800

0800d898 <to_binary_format>:

uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800d898:	b084      	sub	sp, #16
 800d89a:	b580      	push	{r7, lr}
 800d89c:	b082      	sub	sp, #8
 800d89e:	af00      	add	r7, sp, #0
 800d8a0:	f107 0e10 	add.w	lr, r7, #16
 800d8a4:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		int16_t  s_halfword;
		unsigned char bytes[2];
	}halfword_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800d8a8:	4a38      	ldr	r2, [pc, #224]	; (800d98c <to_binary_format+0xf4>)
 800d8aa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800d8ae:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800d8b0:	693b      	ldr	r3, [r7, #16]
 800d8b2:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	4a35      	ldr	r2, [pc, #212]	; (800d98c <to_binary_format+0xf4>)
 800d8b8:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	4a32      	ldr	r2, [pc, #200]	; (800d98c <to_binary_format+0xf4>)
 800d8c4:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800d8c8:	69bb      	ldr	r3, [r7, #24]
 800d8ca:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	4a2f      	ldr	r2, [pc, #188]	; (800d98c <to_binary_format+0xf4>)
 800d8d0:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800d8d4:	7fba      	ldrb	r2, [r7, #30]
 800d8d6:	4b2d      	ldr	r3, [pc, #180]	; (800d98c <to_binary_format+0xf4>)
 800d8d8:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800d8da:	7ffa      	ldrb	r2, [r7, #31]
 800d8dc:	4b2b      	ldr	r3, [pc, #172]	; (800d98c <to_binary_format+0xf4>)
 800d8de:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800d8e0:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d8e4:	4b29      	ldr	r3, [pc, #164]	; (800d98c <to_binary_format+0xf4>)
 800d8e6:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800d8e8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d8ec:	4b27      	ldr	r3, [pc, #156]	; (800d98c <to_binary_format+0xf4>)
 800d8ee:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800d8f0:	7f3a      	ldrb	r2, [r7, #28]
 800d8f2:	4b26      	ldr	r3, [pc, #152]	; (800d98c <to_binary_format+0xf4>)
 800d8f4:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800d8f6:	7f7a      	ldrb	r2, [r7, #29]
 800d8f8:	4b24      	ldr	r3, [pc, #144]	; (800d98c <to_binary_format+0xf4>)
 800d8fa:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800d8fc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800d900:	4b22      	ldr	r3, [pc, #136]	; (800d98c <to_binary_format+0xf4>)
 800d902:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800d904:	4b21      	ldr	r3, [pc, #132]	; (800d98c <to_binary_format+0xf4>)
 800d906:	7cdb      	ldrb	r3, [r3, #19]
 800d908:	009b      	lsls	r3, r3, #2
 800d90a:	b2da      	uxtb	r2, r3
 800d90c:	4b1f      	ldr	r3, [pc, #124]	; (800d98c <to_binary_format+0xf4>)
 800d90e:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800d910:	4b1e      	ldr	r3, [pc, #120]	; (800d98c <to_binary_format+0xf4>)
 800d912:	7cda      	ldrb	r2, [r3, #19]
 800d914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d918:	4313      	orrs	r3, r2
 800d91a:	b2da      	uxtb	r2, r3
 800d91c:	4b1b      	ldr	r3, [pc, #108]	; (800d98c <to_binary_format+0xf4>)
 800d91e:	74da      	strb	r2, [r3, #19]

	//breakdown temperature into 4 unsigned bytes
	byte_converter.num = (uint32_t)gps_data.env_Temp;
 800d920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d922:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[20],byte_converter.bytes,sizeof(uint32_t));
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	4a19      	ldr	r2, [pc, #100]	; (800d98c <to_binary_format+0xf4>)
 800d928:	6153      	str	r3, [r2, #20]

	//break down pressure into 4 unsigned bytes
	byte_converter.num = gps_data.atm_Press;
 800d92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d92c:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[24],byte_converter.bytes,sizeof(uint32_t));
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	4a16      	ldr	r2, [pc, #88]	; (800d98c <to_binary_format+0xf4>)
 800d932:	6193      	str	r3, [r2, #24]

	//shunt voltage
	halfword_converter.s_halfword = gps_data.shunt_v;
 800d934:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800d938:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[29],halfword_converter.bytes,sizeof(int16_t));
 800d93a:	883b      	ldrh	r3, [r7, #0]
 800d93c:	4a13      	ldr	r2, [pc, #76]	; (800d98c <to_binary_format+0xf4>)
 800d93e:	f8a2 301d 	strh.w	r3, [r2, #29]

	//bus voltage
	halfword_converter.s_halfword = gps_data.bus_v;
 800d942:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800d946:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[31],halfword_converter.bytes,sizeof(int16_t));
 800d948:	883b      	ldrh	r3, [r7, #0]
 800d94a:	4a10      	ldr	r2, [pc, #64]	; (800d98c <to_binary_format+0xf4>)
 800d94c:	f8a2 301f 	strh.w	r3, [r2, #31]

	//current
	halfword_converter.s_halfword = gps_data.current;
 800d950:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800d954:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[33],halfword_converter.bytes,sizeof(int16_t));
 800d956:	883b      	ldrh	r3, [r7, #0]
 800d958:	4a0c      	ldr	r2, [pc, #48]	; (800d98c <to_binary_format+0xf4>)
 800d95a:	f8a2 3021 	strh.w	r3, [r2, #33]	; 0x21

	//power
	halfword_converter.s_halfword = gps_data.power;
 800d95e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800d962:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[35],halfword_converter.bytes,sizeof(int16_t));
 800d964:	883b      	ldrh	r3, [r7, #0]
 800d966:	4a09      	ldr	r2, [pc, #36]	; (800d98c <to_binary_format+0xf4>)
 800d968:	f8a2 3023 	strh.w	r3, [r2, #35]	; 0x23

	driftbuffer[get_driftBuffer_Size() -1] = 0xd; //end of packet character
 800d96c:	f000 f810 	bl	800d990 <get_driftBuffer_Size>
 800d970:	4603      	mov	r3, r0
 800d972:	3b01      	subs	r3, #1
 800d974:	4a05      	ldr	r2, [pc, #20]	; (800d98c <to_binary_format+0xf4>)
 800d976:	210d      	movs	r1, #13
 800d978:	54d1      	strb	r1, [r2, r3]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800d97a:	4b04      	ldr	r3, [pc, #16]	; (800d98c <to_binary_format+0xf4>)
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3708      	adds	r7, #8
 800d980:	46bd      	mov	sp, r7
 800d982:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d986:	b004      	add	sp, #16
 800d988:	4770      	bx	lr
 800d98a:	bf00      	nop
 800d98c:	200008fc 	.word	0x200008fc

0800d990 <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800d990:	b480      	push	{r7}
 800d992:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800d994:	2326      	movs	r3, #38	; 0x26
}
 800d996:	4618      	mov	r0, r3
 800d998:	46bd      	mov	sp, r7
 800d99a:	bc80      	pop	{r7}
 800d99c:	4770      	bx	lr
	...

0800d9a0 <Routine_ASYNC_IRIDIUM_RX>:
/*
 * @brief: Routine for Ring Alert Detection on IRidium Ring Pin
 */

void Routine_ASYNC_IRIDIUM_RX(void)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b09a      	sub	sp, #104	; 0x68
 800d9a4:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800d9a6:	480f      	ldr	r0, [pc, #60]	; (800d9e4 <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800d9a8:	f002 fa0e 	bl	800fdc8 <printf>
	//intialise modem
	if(IR_Init_Module() == IR_OK)
 800d9ac:	f7fe fd52 	bl	800c454 <IR_Init_Module>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d10f      	bne.n	800d9d6 <Routine_ASYNC_IRIDIUM_RX+0x36>
	{
		//recieve message
		uint8_t message[100] = {0};
 800d9b6:	463b      	mov	r3, r7
 800d9b8:	2264      	movs	r2, #100	; 0x64
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f001 ff92 	bl	800f8e6 <memset>
		uint16_t num_messages = 0;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		IR_recieve_String(message,100,&num_messages);
 800d9c8:	f107 0266 	add.w	r2, r7, #102	; 0x66
 800d9cc:	463b      	mov	r3, r7
 800d9ce:	2164      	movs	r1, #100	; 0x64
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	f7ff f84d 	bl	800ca70 <IR_recieve_String>
	}
	printf("Message Received!\r\n");
 800d9d6:	4804      	ldr	r0, [pc, #16]	; (800d9e8 <Routine_ASYNC_IRIDIUM_RX+0x48>)
 800d9d8:	f002 fa6e 	bl	800feb8 <puts>
}
 800d9dc:	bf00      	nop
 800d9de:	3768      	adds	r7, #104	; 0x68
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}
 800d9e4:	080174b4 	.word	0x080174b4
 800d9e8:	080174e4 	.word	0x080174e4

0800d9ec <Routine_Async_IMUevent_Sample>:

/*
 * @brief: Routine for IMU event detection
 */
void Routine_Async_IMUevent_Sample(void)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	af00      	add	r7, sp, #0

		 printf("IMU Event Detected while awake: Sampling...");
 800d9f0:	4803      	ldr	r0, [pc, #12]	; (800da00 <Routine_Async_IMUevent_Sample+0x14>)
 800d9f2:	f002 f9e9 	bl	800fdc8 <printf>

		printf("Done\r\n");
 800d9f6:	4803      	ldr	r0, [pc, #12]	; (800da04 <Routine_Async_IMUevent_Sample+0x18>)
 800d9f8:	f002 fa5e 	bl	800feb8 <puts>
		//ROUTINE END
}
 800d9fc:	bf00      	nop
 800d9fe:	bd80      	pop	{r7, pc}
 800da00:	080174f8 	.word	0x080174f8
 800da04:	08017524 	.word	0x08017524

0800da08 <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800da0c:	4a14      	ldr	r2, [pc, #80]	; (800da60 <POR_Handler+0x58>)
 800da0e:	4b14      	ldr	r3, [pc, #80]	; (800da60 <POR_Handler+0x58>)
 800da10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800da14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800da18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800da1c:	f7f5 fc82 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800da20:	4a0f      	ldr	r2, [pc, #60]	; (800da60 <POR_Handler+0x58>)
 800da22:	4b0f      	ldr	r3, [pc, #60]	; (800da60 <POR_Handler+0x58>)
 800da24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800da2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800da30:	4a0b      	ldr	r2, [pc, #44]	; (800da60 <POR_Handler+0x58>)
 800da32:	4b0b      	ldr	r3, [pc, #44]	; (800da60 <POR_Handler+0x58>)
 800da34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800da3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800da40:	f7f5 fc7e 	bl	8003340 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800da44:	f7ff fb70 	bl	800d128 <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800da48:	f7f5 fd44 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800da4c:	4b05      	ldr	r3, [pc, #20]	; (800da64 <POR_Handler+0x5c>)
 800da4e:	221f      	movs	r2, #31
 800da50:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800da52:	4b04      	ldr	r3, [pc, #16]	; (800da64 <POR_Handler+0x5c>)
 800da54:	f44f 7280 	mov.w	r2, #256	; 0x100
 800da58:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800da5a:	bf00      	nop
 800da5c:	bd80      	pop	{r7, pc}
 800da5e:	bf00      	nop
 800da60:	40021000 	.word	0x40021000
 800da64:	40007000 	.word	0x40007000

0800da68 <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b082      	sub	sp, #8
 800da6c:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800da6e:	4a11      	ldr	r2, [pc, #68]	; (800dab4 <BOR_Handler+0x4c>)
 800da70:	4b10      	ldr	r3, [pc, #64]	; (800dab4 <BOR_Handler+0x4c>)
 800da72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800da76:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800da7a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800da7e:	4b0e      	ldr	r3, [pc, #56]	; (800dab8 <BOR_Handler+0x50>)
 800da80:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7f2 fbae 	bl	80001e4 <strlen>
 800da88:	4603      	mov	r3, r0
 800da8a:	b29a      	uxth	r2, r3
 800da8c:	2364      	movs	r3, #100	; 0x64
 800da8e:	6879      	ldr	r1, [r7, #4]
 800da90:	480a      	ldr	r0, [pc, #40]	; (800dabc <BOR_Handler+0x54>)
 800da92:	f7fa f8a3 	bl	8007bdc <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800da96:	f7ff ffb7 	bl	800da08 <POR_Handler>
	  HAL_NVIC_SystemReset();
 800da9a:	f7f3 ff62 	bl	8001962 <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800da9e:	2120      	movs	r1, #32
 800daa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800daa4:	f7f4 fd83 	bl	80025ae <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800daa8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800daac:	f7f3 fdca 	bl	8001644 <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800dab0:	e7f5      	b.n	800da9e <BOR_Handler+0x36>
 800dab2:	bf00      	nop
 800dab4:	40021000 	.word	0x40021000
 800dab8:	0801752c 	.word	0x0801752c
 800dabc:	2000387c 	.word	0x2000387c

0800dac0 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b084      	sub	sp, #16
 800dac4:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800dac6:	f7f3 fd47 	bl	8001558 <HAL_Init>
	SystemClock_Config();	//configure clock
 800daca:	f7ff fb2d 	bl	800d128 <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800dace:	f7ff fd21 	bl	800d514 <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800dad2:	f7ff fab9 	bl	800d048 <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800dad6:	4b9f      	ldr	r3, [pc, #636]	; (800dd54 <main+0x294>)
 800dad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dadc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d001      	beq.n	800dae8 <main+0x28>
	{
	  BOR_Handler();
 800dae4:	f7ff ffc0 	bl	800da68 <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800dae8:	4b9a      	ldr	r3, [pc, #616]	; (800dd54 <main+0x294>)
 800daea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800daee:	0e9b      	lsrs	r3, r3, #26
 800daf0:	f003 0305 	and.w	r3, r3, #5
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d001      	beq.n	800dafc <main+0x3c>
 800daf8:	2301      	movs	r3, #1
 800dafa:	e000      	b.n	800dafe <main+0x3e>
 800dafc:	2300      	movs	r3, #0
 800dafe:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800db00:	7bfb      	ldrb	r3, [r7, #15]
 800db02:	2b01      	cmp	r3, #1
 800db04:	d104      	bne.n	800db10 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800db06:	4894      	ldr	r0, [pc, #592]	; (800dd58 <main+0x298>)
 800db08:	f002 f9d6 	bl	800feb8 <puts>
	  POR_Handler();
 800db0c:	f7ff ff7c 	bl	800da08 <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800db10:	4a90      	ldr	r2, [pc, #576]	; (800dd54 <main+0x294>)
 800db12:	4b90      	ldr	r3, [pc, #576]	; (800dd54 <main+0x294>)
 800db14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800db1a:	6593      	str	r3, [r2, #88]	; 0x58
 800db1c:	4b8d      	ldr	r3, [pc, #564]	; (800dd54 <main+0x294>)
 800db1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db24:	60bb      	str	r3, [r7, #8]
 800db26:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800db28:	4b8c      	ldr	r3, [pc, #560]	; (800dd5c <main+0x29c>)
 800db2a:	691b      	ldr	r3, [r3, #16]
 800db2c:	f003 0310 	and.w	r3, r3, #16
 800db30:	2b00      	cmp	r3, #0
 800db32:	d105      	bne.n	800db40 <main+0x80>
 800db34:	4b89      	ldr	r3, [pc, #548]	; (800dd5c <main+0x29c>)
 800db36:	691b      	ldr	r3, [r3, #16]
 800db38:	f003 0302 	and.w	r3, r3, #2
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d039      	beq.n	800dbb4 <main+0xf4>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800db40:	4b87      	ldr	r3, [pc, #540]	; (800dd60 <main+0x2a0>)
 800db42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db44:	b2da      	uxtb	r2, r3
 800db46:	4b87      	ldr	r3, [pc, #540]	; (800dd64 <main+0x2a4>)
 800db48:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800db4a:	4b84      	ldr	r3, [pc, #528]	; (800dd5c <main+0x29c>)
 800db4c:	691b      	ldr	r3, [r3, #16]
 800db4e:	f003 0310 	and.w	r3, r3, #16
 800db52:	2b00      	cmp	r3, #0
 800db54:	d004      	beq.n	800db60 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800db56:	4b81      	ldr	r3, [pc, #516]	; (800dd5c <main+0x29c>)
 800db58:	2210      	movs	r2, #16
 800db5a:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800db5c:	f000 f97e 	bl	800de5c <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800db60:	4b7e      	ldr	r3, [pc, #504]	; (800dd5c <main+0x29c>)
 800db62:	691b      	ldr	r3, [r3, #16]
 800db64:	f003 0302 	and.w	r3, r3, #2
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d004      	beq.n	800db76 <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800db6c:	4b7b      	ldr	r3, [pc, #492]	; (800dd5c <main+0x29c>)
 800db6e:	2202      	movs	r2, #2
 800db70:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800db72:	f7ff ff15 	bl	800d9a0 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800db76:	4b7b      	ldr	r3, [pc, #492]	; (800dd64 <main+0x2a4>)
 800db78:	781b      	ldrb	r3, [r3, #0]
 800db7a:	2b03      	cmp	r3, #3
 800db7c:	d10f      	bne.n	800db9e <main+0xde>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800db7e:	487a      	ldr	r0, [pc, #488]	; (800dd68 <main+0x2a8>)
 800db80:	f002 f99a 	bl	800feb8 <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800db84:	2100      	movs	r1, #0
 800db86:	2010      	movs	r0, #16
 800db88:	f7ff fb9c 	bl	800d2c4 <set_WUP_Pin>
			  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN, MODE_WUP);
 800db8c:	2100      	movs	r1, #0
 800db8e:	2002      	movs	r0, #2
 800db90:	f7ff fb98 	bl	800d2c4 <set_WUP_Pin>
			  Go_To_Sleep(STDBY,10);						//return to sleep
 800db94:	210a      	movs	r1, #10
 800db96:	2001      	movs	r0, #1
 800db98:	f7ff fb5c 	bl	800d254 <Go_To_Sleep>
 800db9c:	e00a      	b.n	800dbb4 <main+0xf4>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800db9e:	4873      	ldr	r0, [pc, #460]	; (800dd6c <main+0x2ac>)
 800dba0:	f002 f98a 	bl	800feb8 <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800dba4:	4a6e      	ldr	r2, [pc, #440]	; (800dd60 <main+0x2a0>)
 800dba6:	4b6e      	ldr	r3, [pc, #440]	; (800dd60 <main+0x2a0>)
 800dba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dbaa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dbae:	f043 0307 	orr.w	r3, r3, #7
 800dbb2:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800dbb4:	4b6a      	ldr	r3, [pc, #424]	; (800dd60 <main+0x2a0>)
 800dbb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dbb8:	b2db      	uxtb	r3, r3
 800dbba:	3b01      	subs	r3, #1
 800dbbc:	2b06      	cmp	r3, #6
 800dbbe:	d867      	bhi.n	800dc90 <main+0x1d0>
 800dbc0:	a201      	add	r2, pc, #4	; (adr r2, 800dbc8 <main+0x108>)
 800dbc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbc6:	bf00      	nop
 800dbc8:	0800dbe5 	.word	0x0800dbe5
 800dbcc:	0800dbed 	.word	0x0800dbed
 800dbd0:	0800dc47 	.word	0x0800dc47
 800dbd4:	0800dc91 	.word	0x0800dc91
 800dbd8:	0800dc91 	.word	0x0800dc91
 800dbdc:	0800dc77 	.word	0x0800dc77
 800dbe0:	0800dbe5 	.word	0x0800dbe5
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800dbe4:	4b5f      	ldr	r3, [pc, #380]	; (800dd64 <main+0x2a4>)
 800dbe6:	2202      	movs	r2, #2
 800dbe8:	701a      	strb	r2, [r3, #0]
	  	 break;
 800dbea:	e054      	b.n	800dc96 <main+0x1d6>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800dbec:	4b5c      	ldr	r3, [pc, #368]	; (800dd60 <main+0x2a0>)
 800dbee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dbf0:	0a1b      	lsrs	r3, r3, #8
 800dbf2:	b2da      	uxtb	r2, r3
 800dbf4:	4b5e      	ldr	r3, [pc, #376]	; (800dd70 <main+0x2b0>)
 800dbf6:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800dbf8:	4b5d      	ldr	r3, [pc, #372]	; (800dd70 <main+0x2b0>)
 800dbfa:	781b      	ldrb	r3, [r3, #0]
 800dbfc:	2b03      	cmp	r3, #3
 800dbfe:	d903      	bls.n	800dc08 <main+0x148>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800dc00:	4b58      	ldr	r3, [pc, #352]	; (800dd64 <main+0x2a4>)
 800dc02:	2206      	movs	r2, #6
 800dc04:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800dc06:	e046      	b.n	800dc96 <main+0x1d6>
	  		 Current_State = STATE_SLEEP;
 800dc08:	4b56      	ldr	r3, [pc, #344]	; (800dd64 <main+0x2a4>)
 800dc0a:	2203      	movs	r2, #3
 800dc0c:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800dc0e:	4a51      	ldr	r2, [pc, #324]	; (800dd54 <main+0x294>)
 800dc10:	4b50      	ldr	r3, [pc, #320]	; (800dd54 <main+0x294>)
 800dc12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc18:	6593      	str	r3, [r2, #88]	; 0x58
 800dc1a:	4b4e      	ldr	r3, [pc, #312]	; (800dd54 <main+0x294>)
 800dc1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc22:	607b      	str	r3, [r7, #4]
 800dc24:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800dc26:	4a4e      	ldr	r2, [pc, #312]	; (800dd60 <main+0x2a0>)
 800dc28:	4b4d      	ldr	r3, [pc, #308]	; (800dd60 <main+0x2a0>)
 800dc2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc2c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dc30:	494c      	ldr	r1, [pc, #304]	; (800dd64 <main+0x2a4>)
 800dc32:	7809      	ldrb	r1, [r1, #0]
 800dc34:	430b      	orrs	r3, r1
 800dc36:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800dc38:	4a46      	ldr	r2, [pc, #280]	; (800dd54 <main+0x294>)
 800dc3a:	4b46      	ldr	r3, [pc, #280]	; (800dd54 <main+0x294>)
 800dc3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dc42:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800dc44:	e027      	b.n	800dc96 <main+0x1d6>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 			//attach RTC instance to handler
 800dc46:	4b4b      	ldr	r3, [pc, #300]	; (800dd74 <main+0x2b4>)
 800dc48:	4a45      	ldr	r2, [pc, #276]	; (800dd60 <main+0x2a0>)
 800dc4a:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();				//clear wake up pending interrupt from internal wake up
 800dc4c:	f7f5 fc42 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);					//clear pending interrupt from ext wake up pins
 800dc50:	4b42      	ldr	r3, [pc, #264]	; (800dd5c <main+0x29c>)
 800dc52:	221f      	movs	r2, #31
 800dc54:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800dc56:	4b41      	ldr	r3, [pc, #260]	; (800dd5c <main+0x29c>)
 800dc58:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dc5c:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  		//reconfigure wake up pins
 800dc5e:	2101      	movs	r1, #1
 800dc60:	2010      	movs	r0, #16
 800dc62:	f7ff fb2f 	bl	800d2c4 <set_WUP_Pin>
		set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);  	  	//set Current State to Sample
 800dc66:	2101      	movs	r1, #1
 800dc68:	2002      	movs	r0, #2
 800dc6a:	f7ff fb2b 	bl	800d2c4 <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800dc6e:	4b3d      	ldr	r3, [pc, #244]	; (800dd64 <main+0x2a4>)
 800dc70:	2202      	movs	r2, #2
 800dc72:	701a      	strb	r2, [r3, #0]
	  	 break;
 800dc74:	e00f      	b.n	800dc96 <main+0x1d6>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800dc76:	4b3b      	ldr	r3, [pc, #236]	; (800dd64 <main+0x2a4>)
 800dc78:	2203      	movs	r2, #3
 800dc7a:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800dc7c:	4a38      	ldr	r2, [pc, #224]	; (800dd60 <main+0x2a0>)
 800dc7e:	4b38      	ldr	r3, [pc, #224]	; (800dd60 <main+0x2a0>)
 800dc80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc82:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dc86:	4937      	ldr	r1, [pc, #220]	; (800dd64 <main+0x2a4>)
 800dc88:	7809      	ldrb	r1, [r1, #0]
 800dc8a:	430b      	orrs	r3, r1
 800dc8c:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800dc8e:	e002      	b.n	800dc96 <main+0x1d6>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800dc90:	4b34      	ldr	r3, [pc, #208]	; (800dd64 <main+0x2a4>)
 800dc92:	2200      	movs	r2, #0
 800dc94:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800dc96:	4a2f      	ldr	r2, [pc, #188]	; (800dd54 <main+0x294>)
 800dc98:	4b2e      	ldr	r3, [pc, #184]	; (800dd54 <main+0x294>)
 800dc9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dca0:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800dca2:	4b30      	ldr	r3, [pc, #192]	; (800dd64 <main+0x2a4>)
 800dca4:	781b      	ldrb	r3, [r3, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d104      	bne.n	800dcb4 <main+0x1f4>
	  {
		  Routine_Init_STATE();
 800dcaa:	f000 fc71 	bl	800e590 <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800dcae:	4b2d      	ldr	r3, [pc, #180]	; (800dd64 <main+0x2a4>)
 800dcb0:	2201      	movs	r2, #1
 800dcb2:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800dcb4:	4b2b      	ldr	r3, [pc, #172]	; (800dd64 <main+0x2a4>)
 800dcb6:	781b      	ldrb	r3, [r3, #0]
 800dcb8:	2b01      	cmp	r3, #1
 800dcba:	d102      	bne.n	800dcc2 <main+0x202>
	  {
	  	Routine_STATE_RESET();
 800dcbc:	f000 f8f0 	bl	800dea0 <Routine_STATE_RESET>
 800dcc0:	e013      	b.n	800dcea <main+0x22a>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800dcc2:	4b28      	ldr	r3, [pc, #160]	; (800dd64 <main+0x2a4>)
 800dcc4:	781b      	ldrb	r3, [r3, #0]
 800dcc6:	2b03      	cmp	r3, #3
 800dcc8:	d102      	bne.n	800dcd0 <main+0x210>
	  {
		  Routine_STATE_SLEEP();
 800dcca:	f000 f907 	bl	800dedc <Routine_STATE_SLEEP>
 800dcce:	e00c      	b.n	800dcea <main+0x22a>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800dcd0:	4b24      	ldr	r3, [pc, #144]	; (800dd64 <main+0x2a4>)
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	2b02      	cmp	r3, #2
 800dcd6:	d102      	bne.n	800dcde <main+0x21e>
	  {
		  Routine_STATE_SAMPLE();
 800dcd8:	f000 f91a 	bl	800df10 <Routine_STATE_SAMPLE>
 800dcdc:	e005      	b.n	800dcea <main+0x22a>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800dcde:	4b21      	ldr	r3, [pc, #132]	; (800dd64 <main+0x2a4>)
 800dce0:	781b      	ldrb	r3, [r3, #0]
 800dce2:	2b06      	cmp	r3, #6
 800dce4:	d101      	bne.n	800dcea <main+0x22a>
	  {
		  Routine_STATE_TRANSMIT();
 800dce6:	f000 fb71 	bl	800e3cc <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800dcea:	4a1a      	ldr	r2, [pc, #104]	; (800dd54 <main+0x294>)
 800dcec:	4b19      	ldr	r3, [pc, #100]	; (800dd54 <main+0x294>)
 800dcee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dcf4:	6593      	str	r3, [r2, #88]	; 0x58
 800dcf6:	4b17      	ldr	r3, [pc, #92]	; (800dd54 <main+0x294>)
 800dcf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dcfe:	603b      	str	r3, [r7, #0]
 800dd00:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800dd02:	4b18      	ldr	r3, [pc, #96]	; (800dd64 <main+0x2a4>)
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	2b02      	cmp	r3, #2
 800dd08:	d114      	bne.n	800dd34 <main+0x274>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800dd0a:	4b15      	ldr	r3, [pc, #84]	; (800dd60 <main+0x2a0>)
 800dd0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd0e:	0a1b      	lsrs	r3, r3, #8
 800dd10:	b2da      	uxtb	r2, r3
 800dd12:	4b17      	ldr	r3, [pc, #92]	; (800dd70 <main+0x2b0>)
 800dd14:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800dd16:	4912      	ldr	r1, [pc, #72]	; (800dd60 <main+0x2a0>)
 800dd18:	4b11      	ldr	r3, [pc, #68]	; (800dd60 <main+0x2a0>)
 800dd1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	4a14      	ldr	r2, [pc, #80]	; (800dd70 <main+0x2b0>)
 800dd20:	7812      	ldrb	r2, [r2, #0]
 800dd22:	3201      	adds	r2, #1
 800dd24:	b2d0      	uxtb	r0, r2
 800dd26:	4a12      	ldr	r2, [pc, #72]	; (800dd70 <main+0x2b0>)
 800dd28:	7010      	strb	r0, [r2, #0]
 800dd2a:	4a11      	ldr	r2, [pc, #68]	; (800dd70 <main+0x2b0>)
 800dd2c:	7812      	ldrb	r2, [r2, #0]
 800dd2e:	0212      	lsls	r2, r2, #8
 800dd30:	4313      	orrs	r3, r2
 800dd32:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800dd34:	4a0a      	ldr	r2, [pc, #40]	; (800dd60 <main+0x2a0>)
 800dd36:	4b0a      	ldr	r3, [pc, #40]	; (800dd60 <main+0x2a0>)
 800dd38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dd3e:	4909      	ldr	r1, [pc, #36]	; (800dd64 <main+0x2a4>)
 800dd40:	7809      	ldrb	r1, [r1, #0]
 800dd42:	430b      	orrs	r3, r1
 800dd44:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800dd46:	4a03      	ldr	r2, [pc, #12]	; (800dd54 <main+0x294>)
 800dd48:	4b02      	ldr	r3, [pc, #8]	; (800dd54 <main+0x294>)
 800dd4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dd50:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800dd52:	e6dd      	b.n	800db10 <main+0x50>
 800dd54:	40021000 	.word	0x40021000
 800dd58:	0801756c 	.word	0x0801756c
 800dd5c:	40007000 	.word	0x40007000
 800dd60:	40002800 	.word	0x40002800
 800dd64:	200038fc 	.word	0x200038fc
 800dd68:	080175a4 	.word	0x080175a4
 800dd6c:	080175c0 	.word	0x080175c0
 800dd70:	20003875 	.word	0x20003875
 800dd74:	20003900 	.word	0x20003900

0800dd78 <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800dd7e:	1d3b      	adds	r3, r7, #4
 800dd80:	2200      	movs	r2, #0
 800dd82:	601a      	str	r2, [r3, #0]
 800dd84:	605a      	str	r2, [r3, #4]
 800dd86:	609a      	str	r2, [r3, #8]
 800dd88:	60da      	str	r2, [r3, #12]
 800dd8a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800dd90:	4b2d      	ldr	r3, [pc, #180]	; (800de48 <MX_RTC_Init+0xd0>)
 800dd92:	4a2e      	ldr	r2, [pc, #184]	; (800de4c <MX_RTC_Init+0xd4>)
 800dd94:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800dd96:	4b2c      	ldr	r3, [pc, #176]	; (800de48 <MX_RTC_Init+0xd0>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800dd9c:	4b2a      	ldr	r3, [pc, #168]	; (800de48 <MX_RTC_Init+0xd0>)
 800dd9e:	227f      	movs	r2, #127	; 0x7f
 800dda0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800dda2:	4b29      	ldr	r3, [pc, #164]	; (800de48 <MX_RTC_Init+0xd0>)
 800dda4:	22ff      	movs	r2, #255	; 0xff
 800dda6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800dda8:	4b27      	ldr	r3, [pc, #156]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddaa:	2200      	movs	r2, #0
 800ddac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800ddae:	4b26      	ldr	r3, [pc, #152]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800ddb4:	4b24      	ldr	r3, [pc, #144]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800ddba:	4b23      	ldr	r3, [pc, #140]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800ddc0:	4821      	ldr	r0, [pc, #132]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddc2:	f7f6 ffb9 	bl	8004d38 <HAL_RTC_Init>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d001      	beq.n	800ddd0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800ddcc:	f000 f840 	bl	800de50 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800ddd0:	230c      	movs	r3, #12
 800ddd2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800ddd4:	2339      	movs	r3, #57	; 0x39
 800ddd6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dddc:	2300      	movs	r3, #0
 800ddde:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dde0:	2300      	movs	r3, #0
 800dde2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800dde4:	1d3b      	adds	r3, r7, #4
 800dde6:	2200      	movs	r2, #0
 800dde8:	4619      	mov	r1, r3
 800ddea:	4817      	ldr	r0, [pc, #92]	; (800de48 <MX_RTC_Init+0xd0>)
 800ddec:	f7f7 f81f 	bl	8004e2e <HAL_RTC_SetTime>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d001      	beq.n	800ddfa <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800ddf6:	f000 f82b 	bl	800de50 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800ddfa:	2305      	movs	r3, #5
 800ddfc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800ddfe:	2305      	movs	r3, #5
 800de00:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800de02:	2308      	movs	r3, #8
 800de04:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800de06:	2300      	movs	r3, #0
 800de08:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800de0a:	463b      	mov	r3, r7
 800de0c:	2200      	movs	r2, #0
 800de0e:	4619      	mov	r1, r3
 800de10:	480d      	ldr	r0, [pc, #52]	; (800de48 <MX_RTC_Init+0xd0>)
 800de12:	f7f7 f8a9 	bl	8004f68 <HAL_RTC_SetDate>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d001      	beq.n	800de20 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800de1c:	f000 f818 	bl	800de50 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800de20:	4b09      	ldr	r3, [pc, #36]	; (800de48 <MX_RTC_Init+0xd0>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	68db      	ldr	r3, [r3, #12]
 800de26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d008      	beq.n	800de40 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800de2e:	4b06      	ldr	r3, [pc, #24]	; (800de48 <MX_RTC_Init+0xd0>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	4a05      	ldr	r2, [pc, #20]	; (800de48 <MX_RTC_Init+0xd0>)
 800de34:	6812      	ldr	r2, [r2, #0]
 800de36:	68d2      	ldr	r2, [r2, #12]
 800de38:	b2d2      	uxtb	r2, r2
 800de3a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800de3e:	60da      	str	r2, [r3, #12]
  }



}
 800de40:	bf00      	nop
 800de42:	3718      	adds	r7, #24
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}
 800de48:	20003900 	.word	0x20003900
 800de4c:	40002800 	.word	0x40002800

0800de50 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800de50:	b480      	push	{r7}
 800de52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800de54:	bf00      	nop
 800de56:	46bd      	mov	sp, r7
 800de58:	bc80      	pop	{r7}
 800de5a:	4770      	bx	lr

0800de5c <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b082      	sub	sp, #8
 800de60:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800de62:	480d      	ldr	r0, [pc, #52]	; (800de98 <Routine_ASYNC_IMU_EVENT+0x3c>)
 800de64:	f001 ffb0 	bl	800fdc8 <printf>
	 for (int i = 0; i < 50; ++i)
 800de68:	2300      	movs	r3, #0
 800de6a:	607b      	str	r3, [r7, #4]
 800de6c:	e00a      	b.n	800de84 <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800de6e:	2120      	movs	r1, #32
 800de70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800de74:	f7f4 fb9b 	bl	80025ae <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800de78:	2064      	movs	r0, #100	; 0x64
 800de7a:	f7f3 fbe3 	bl	8001644 <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	3301      	adds	r3, #1
 800de82:	607b      	str	r3, [r7, #4]
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2b31      	cmp	r3, #49	; 0x31
 800de88:	ddf1      	ble.n	800de6e <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800de8a:	4804      	ldr	r0, [pc, #16]	; (800de9c <Routine_ASYNC_IMU_EVENT+0x40>)
 800de8c:	f002 f814 	bl	800feb8 <puts>
}
 800de90:	bf00      	nop
 800de92:	3708      	adds	r7, #8
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}
 800de98:	080175dc 	.word	0x080175dc
 800de9c:	080175fc 	.word	0x080175fc

0800dea0 <Routine_STATE_RESET>:



static void Routine_STATE_RESET(void)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800dea4:	f7ff ff68 	bl	800dd78 <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);
 800dea8:	2101      	movs	r1, #1
 800deaa:	2002      	movs	r0, #2
 800deac:	f7ff fa0a 	bl	800d2c4 <set_WUP_Pin>
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800deb0:	2101      	movs	r1, #1
 800deb2:	2010      	movs	r0, #16
 800deb4:	f7ff fa06 	bl	800d2c4 <set_WUP_Pin>
	 printf("All Systems Online!\r\n");
 800deb8:	4806      	ldr	r0, [pc, #24]	; (800ded4 <Routine_STATE_RESET+0x34>)
 800deba:	f001 fffd 	bl	800feb8 <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800debe:	4806      	ldr	r0, [pc, #24]	; (800ded8 <Routine_STATE_RESET+0x38>)
 800dec0:	f001 fffa 	bl	800feb8 <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800dec4:	2201      	movs	r2, #1
 800dec6:	2120      	movs	r1, #32
 800dec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800decc:	f7f4 fb58 	bl	8002580 <HAL_GPIO_WritePin>


}
 800ded0:	bf00      	nop
 800ded2:	bd80      	pop	{r7, pc}
 800ded4:	08017604 	.word	0x08017604
 800ded8:	0801761c 	.word	0x0801761c

0800dedc <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800dee0:	4809      	ldr	r0, [pc, #36]	; (800df08 <Routine_STATE_SLEEP+0x2c>)
 800dee2:	f001 ffe9 	bl	800feb8 <puts>
	  printf("Good Night! \r\n");
 800dee6:	4809      	ldr	r0, [pc, #36]	; (800df0c <Routine_STATE_SLEEP+0x30>)
 800dee8:	f001 ffe6 	bl	800feb8 <puts>
	  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_WUP);
 800deec:	2100      	movs	r1, #0
 800deee:	2002      	movs	r0, #2
 800def0:	f7ff f9e8 	bl	800d2c4 <set_WUP_Pin>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800def4:	2100      	movs	r1, #0
 800def6:	2010      	movs	r0, #16
 800def8:	f7ff f9e4 	bl	800d2c4 <set_WUP_Pin>
	  Go_To_Sleep(STDBY,10);
 800defc:	210a      	movs	r1, #10
 800defe:	2001      	movs	r0, #1
 800df00:	f7ff f9a8 	bl	800d254 <Go_To_Sleep>
}
 800df04:	bf00      	nop
 800df06:	bd80      	pop	{r7, pc}
 800df08:	08017648 	.word	0x08017648
 800df0c:	08017674 	.word	0x08017674

0800df10 <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800df10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df14:	b0a1      	sub	sp, #132	; 0x84
 800df16:	af06      	add	r7, sp, #24
	  //GPS  Init Routine
	  GPS_Data_t Gdata;
	  sample_count = __GET_SAMPLE_COUNT();
 800df18:	4b5e      	ldr	r3, [pc, #376]	; (800e094 <Routine_STATE_SAMPLE+0x184>)
 800df1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df1c:	0a1b      	lsrs	r3, r3, #8
 800df1e:	b2da      	uxtb	r2, r3
 800df20:	4b5d      	ldr	r3, [pc, #372]	; (800e098 <Routine_STATE_SAMPLE+0x188>)
 800df22:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800df24:	4b5c      	ldr	r3, [pc, #368]	; (800e098 <Routine_STATE_SAMPLE+0x188>)
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	2b02      	cmp	r3, #2
 800df2a:	d803      	bhi.n	800df34 <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800df2c:	485b      	ldr	r0, [pc, #364]	; (800e09c <Routine_STATE_SAMPLE+0x18c>)
 800df2e:	f001 ffc3 	bl	800feb8 <puts>
 800df32:	e002      	b.n	800df3a <Routine_STATE_SAMPLE+0x2a>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800df34:	485a      	ldr	r0, [pc, #360]	; (800e0a0 <Routine_STATE_SAMPLE+0x190>)
 800df36:	f001 ffbf 	bl	800feb8 <puts>
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800df3a:	2300      	movs	r3, #0
 800df3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800df40:	4858      	ldr	r0, [pc, #352]	; (800e0a4 <Routine_STATE_SAMPLE+0x194>)
 800df42:	f7fc ff49 	bl	800add8 <init_GPS>
 800df46:	4603      	mov	r3, r0
 800df48:	2b01      	cmp	r3, #1
 800df4a:	d106      	bne.n	800df5a <Routine_STATE_SAMPLE+0x4a>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800df4c:	4856      	ldr	r0, [pc, #344]	; (800e0a8 <Routine_STATE_SAMPLE+0x198>)
 800df4e:	f001 ffb3 	bl	800feb8 <puts>
			 GPS_On = 1;
 800df52:	4b56      	ldr	r3, [pc, #344]	; (800e0ac <Routine_STATE_SAMPLE+0x19c>)
 800df54:	2201      	movs	r2, #1
 800df56:	701a      	strb	r2, [r3, #0]
			 break;
 800df58:	e00b      	b.n	800df72 <Routine_STATE_SAMPLE+0x62>
		  }
		deinit_GPS(&hgps);
 800df5a:	4852      	ldr	r0, [pc, #328]	; (800e0a4 <Routine_STATE_SAMPLE+0x194>)
 800df5c:	f7fc ffd0 	bl	800af00 <deinit_GPS>
		retries++;
 800df60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df64:	3301      	adds	r3, #1
 800df66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	  }
	  while (retries < GPS_INIT_RETRIES);
 800df6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df6e:	2b31      	cmp	r3, #49	; 0x31
 800df70:	d9e6      	bls.n	800df40 <Routine_STATE_SAMPLE+0x30>

	  // Sample Routine

	  if(GPS_On)
 800df72:	4b4e      	ldr	r3, [pc, #312]	; (800e0ac <Routine_STATE_SAMPLE+0x19c>)
 800df74:	781b      	ldrb	r3, [r3, #0]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d069      	beq.n	800e04e <Routine_STATE_SAMPLE+0x13e>
	  {

		  for (uint8_t i = 0; i < 5; ++i)
 800df7a:	2300      	movs	r3, #0
 800df7c:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 800df80:	e05d      	b.n	800e03e <Routine_STATE_SAMPLE+0x12e>
		  {

			  while(packet_full != 7)
			  {
				  GPS_Log_Begin(&hgps);
 800df82:	4848      	ldr	r0, [pc, #288]	; (800e0a4 <Routine_STATE_SAMPLE+0x194>)
 800df84:	f7fc fbc4 	bl	800a710 <GPS_Log_Begin>
			  while(packet_full != 7)
 800df88:	4b49      	ldr	r3, [pc, #292]	; (800e0b0 <Routine_STATE_SAMPLE+0x1a0>)
 800df8a:	781b      	ldrb	r3, [r3, #0]
 800df8c:	2b07      	cmp	r3, #7
 800df8e:	d1f8      	bne.n	800df82 <Routine_STATE_SAMPLE+0x72>
			  }
			  GPS_Log_Stop(&hgps);
 800df90:	4844      	ldr	r0, [pc, #272]	; (800e0a4 <Routine_STATE_SAMPLE+0x194>)
 800df92:	f7fc fc13 	bl	800a7bc <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800df96:	4847      	ldr	r0, [pc, #284]	; (800e0b4 <Routine_STATE_SAMPLE+0x1a4>)
 800df98:	f001 ff8e 	bl	800feb8 <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800df9c:	2201      	movs	r2, #1
 800df9e:	2120      	movs	r1, #32
 800dfa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dfa4:	f7f4 faec 	bl	8002580 <HAL_GPIO_WritePin>
			  Gdata.coordinates = GPS_coord;
 800dfa8:	4a43      	ldr	r2, [pc, #268]	; (800e0b8 <Routine_STATE_SAMPLE+0x1a8>)
 800dfaa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dfae:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dfb2:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata.Etime = eTime;
 800dfb6:	4b41      	ldr	r3, [pc, #260]	; (800e0bc <Routine_STATE_SAMPLE+0x1ac>)
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	62fb      	str	r3, [r7, #44]	; 0x2c
			  Gdata.diag = diag;
 800dfbc:	4a40      	ldr	r2, [pc, #256]	; (800e0c0 <Routine_STATE_SAMPLE+0x1b0>)
 800dfbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800dfc2:	6810      	ldr	r0, [r2, #0]
 800dfc4:	6851      	ldr	r1, [r2, #4]
 800dfc6:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata.Etime, Gdata.coordinates.lat, Gdata.coordinates.longi);
 800dfc8:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800dfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f7f2 facb 	bl	8000568 <__aeabi_f2d>
 800dfd2:	4680      	mov	r8, r0
 800dfd4:	4689      	mov	r9, r1
 800dfd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7f2 fac5 	bl	8000568 <__aeabi_f2d>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	460c      	mov	r4, r1
 800dfe2:	e88d 0018 	stmia.w	sp, {r3, r4}
 800dfe6:	4642      	mov	r2, r8
 800dfe8:	464b      	mov	r3, r9
 800dfea:	4629      	mov	r1, r5
 800dfec:	4835      	ldr	r0, [pc, #212]	; (800e0c4 <Routine_STATE_SAMPLE+0x1b4>)
 800dfee:	f001 feeb 	bl	800fdc8 <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata.diag.HDOP.digit, Gdata.diag.HDOP.precision,  Gdata.diag.PDOP.digit, Gdata.diag.PDOP.precision,  Gdata.diag.VDOP.digit, Gdata.diag.VDOP.precision);
 800dff2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800dff6:	4618      	mov	r0, r3
 800dff8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800dffc:	461c      	mov	r4, r3
 800dffe:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800e002:	461d      	mov	r5, r3
 800e004:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800e008:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800e00c:	f897 103d 	ldrb.w	r1, [r7, #61]	; 0x3d
 800e010:	9102      	str	r1, [sp, #8]
 800e012:	9201      	str	r2, [sp, #4]
 800e014:	9300      	str	r3, [sp, #0]
 800e016:	462b      	mov	r3, r5
 800e018:	4622      	mov	r2, r4
 800e01a:	4601      	mov	r1, r0
 800e01c:	482a      	ldr	r0, [pc, #168]	; (800e0c8 <Routine_STATE_SAMPLE+0x1b8>)
 800e01e:	f001 fed3 	bl	800fdc8 <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata.diag.num_sats, Gdata.diag.fix_type);
 800e022:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800e026:	4619      	mov	r1, r3
 800e028:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e02c:	461a      	mov	r2, r3
 800e02e:	4827      	ldr	r0, [pc, #156]	; (800e0cc <Routine_STATE_SAMPLE+0x1bc>)
 800e030:	f001 feca 	bl	800fdc8 <printf>
		  for (uint8_t i = 0; i < 5; ++i)
 800e034:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800e038:	3301      	adds	r3, #1
 800e03a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 800e03e:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800e042:	2b04      	cmp	r3, #4
 800e044:	d9a0      	bls.n	800df88 <Routine_STATE_SAMPLE+0x78>
		  }
		  deinit_GPS(&hgps);
 800e046:	4817      	ldr	r0, [pc, #92]	; (800e0a4 <Routine_STATE_SAMPLE+0x194>)
 800e048:	f7fc ff5a 	bl	800af00 <deinit_GPS>
 800e04c:	e002      	b.n	800e054 <Routine_STATE_SAMPLE+0x144>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800e04e:	4820      	ldr	r0, [pc, #128]	; (800e0d0 <Routine_STATE_SAMPLE+0x1c0>)
 800e050:	f001 ff32 	bl	800feb8 <puts>
	  }
	  // Environmental Sensor Init Routine
	  BMP_Init_Typedef BMP_InitStruct = {0};
 800e054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e058:	2200      	movs	r2, #0
 800e05a:	601a      	str	r2, [r3, #0]
 800e05c:	711a      	strb	r2, [r3, #4]
	  //configure device for environmental sensing
	  BMP_InitStruct.BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 800e05e:	2304      	movs	r3, #4
 800e060:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  BMP_InitStruct.BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 800e064:	2320      	movs	r3, #32
 800e066:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  BMP_InitStruct.BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 800e06a:	2300      	movs	r3, #0
 800e06c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  BMP_InitStruct.BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 800e070:	2301      	movs	r3, #1
 800e072:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800e076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e07a:	4618      	mov	r0, r3
 800e07c:	f7fb fd8e 	bl	8009b9c <BMP280_Init>
 800e080:	4603      	mov	r3, r0
 800e082:	2b09      	cmp	r3, #9
 800e084:	d164      	bne.n	800e150 <Routine_STATE_SAMPLE+0x240>
	  {
		  printf("Environmental Sensor Online!\r\n");
 800e086:	4813      	ldr	r0, [pc, #76]	; (800e0d4 <Routine_STATE_SAMPLE+0x1c4>)
 800e088:	f001 ff16 	bl	800feb8 <puts>
		  //create variables
		  uint32_t temp,press;
		  int32_t t_fine;
		  for (int i = 0; i < 5; ++i)
 800e08c:	2300      	movs	r3, #0
 800e08e:	663b      	str	r3, [r7, #96]	; 0x60
 800e090:	e055      	b.n	800e13e <Routine_STATE_SAMPLE+0x22e>
 800e092:	bf00      	nop
 800e094:	40002800 	.word	0x40002800
 800e098:	20003875 	.word	0x20003875
 800e09c:	08017684 	.word	0x08017684
 800e0a0:	080176b0 	.word	0x080176b0
 800e0a4:	20000ac0 	.word	0x20000ac0
 800e0a8:	080176dc 	.word	0x080176dc
 800e0ac:	20000922 	.word	0x20000922
 800e0b0:	20000aec 	.word	0x20000aec
 800e0b4:	08017700 	.word	0x08017700
 800e0b8:	20000af0 	.word	0x20000af0
 800e0bc:	20000ae8 	.word	0x20000ae8
 800e0c0:	20000adc 	.word	0x20000adc
 800e0c4:	08017714 	.word	0x08017714
 800e0c8:	08017744 	.word	0x08017744
 800e0cc:	08017774 	.word	0x08017774
 800e0d0:	080177a0 	.word	0x080177a0
 800e0d4:	080177b8 	.word	0x080177b8
		  {
			BMP280_Force_Measure(&temp,&press);		//trigger conversion
 800e0d8:	f107 0218 	add.w	r2, r7, #24
 800e0dc:	f107 031c 	add.w	r3, r7, #28
 800e0e0:	4611      	mov	r1, r2
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f7fb ff85 	bl	8009ff2 <BMP280_Force_Measure>
			Gdata.env_Temp = BMP280_Compensate_Temp(temp,&t_fine,bmp.Factory_Trim);			//compensate temperature
 800e0e8:	69fb      	ldr	r3, [r7, #28]
 800e0ea:	469e      	mov	lr, r3
 800e0ec:	4cac      	ldr	r4, [pc, #688]	; (800e3a0 <Routine_STATE_SAMPLE+0x490>)
 800e0ee:	f107 0614 	add.w	r6, r7, #20
 800e0f2:	466d      	mov	r5, sp
 800e0f4:	f104 0310 	add.w	r3, r4, #16
 800e0f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e0fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800e0fe:	f104 0308 	add.w	r3, r4, #8
 800e102:	cb0c      	ldmia	r3, {r2, r3}
 800e104:	4631      	mov	r1, r6
 800e106:	4670      	mov	r0, lr
 800e108:	f7fb ffcd 	bl	800a0a6 <BMP280_Compensate_Temp>
 800e10c:	4603      	mov	r3, r0
 800e10e:	643b      	str	r3, [r7, #64]	; 0x40
			Gdata.atm_Press = BMP280_Compensate_Pressure(press,t_fine,bmp.Factory_Trim)/256;	//compensate pressure
 800e110:	69be      	ldr	r6, [r7, #24]
 800e112:	697b      	ldr	r3, [r7, #20]
 800e114:	607b      	str	r3, [r7, #4]
 800e116:	4ca2      	ldr	r4, [pc, #648]	; (800e3a0 <Routine_STATE_SAMPLE+0x490>)
 800e118:	466d      	mov	r5, sp
 800e11a:	f104 0310 	add.w	r3, r4, #16
 800e11e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e120:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800e124:	f104 0308 	add.w	r3, r4, #8
 800e128:	cb0c      	ldmia	r3, {r2, r3}
 800e12a:	6879      	ldr	r1, [r7, #4]
 800e12c:	4630      	mov	r0, r6
 800e12e:	f7fb fff6 	bl	800a11e <BMP280_Compensate_Pressure>
 800e132:	4603      	mov	r3, r0
 800e134:	0a1b      	lsrs	r3, r3, #8
 800e136:	647b      	str	r3, [r7, #68]	; 0x44
		  for (int i = 0; i < 5; ++i)
 800e138:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e13a:	3301      	adds	r3, #1
 800e13c:	663b      	str	r3, [r7, #96]	; 0x60
 800e13e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e140:	2b04      	cmp	r3, #4
 800e142:	ddc9      	ble.n	800e0d8 <Routine_STATE_SAMPLE+0x1c8>

		  }
		  printf("Temp = %ldC \t Pressure = %lu Pa \r\n",Gdata.env_Temp,Gdata.atm_Press);
 800e144:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e146:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e148:	4619      	mov	r1, r3
 800e14a:	4896      	ldr	r0, [pc, #600]	; (800e3a4 <Routine_STATE_SAMPLE+0x494>)
 800e14c:	f001 fe3c 	bl	800fdc8 <printf>
	  }

	  //INA219 Sample Routine
	  if(INA219_Init_Sensor() == INA_OK)
 800e150:	f7fd fca0 	bl	800ba94 <INA219_Init_Sensor>
 800e154:	4603      	mov	r3, r0
 800e156:	2b00      	cmp	r3, #0
 800e158:	d147      	bne.n	800e1ea <Routine_STATE_SAMPLE+0x2da>
	  {
		  int16_t p_temp = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	827b      	strh	r3, [r7, #18]
		  printf("INA219 Ready! \r\n");
 800e15e:	4892      	ldr	r0, [pc, #584]	; (800e3a8 <Routine_STATE_SAMPLE+0x498>)
 800e160:	f001 feaa 	bl	800feb8 <puts>
		  //Trigger a conversion
		  INA219_Trigger_Conversion(2);
 800e164:	2002      	movs	r0, #2
 800e166:	f7fd fe91 	bl	800be8c <INA219_Trigger_Conversion>
		  //read registers
		  INA219_Get_Shunt_Voltage(&Gdata.shunt_v);
 800e16a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e16e:	331c      	adds	r3, #28
 800e170:	4618      	mov	r0, r3
 800e172:	f7fd fed5 	bl	800bf20 <INA219_Get_Shunt_Voltage>
		  INA219_Get_Bus_Voltage(&Gdata.bus_v);
 800e176:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e17a:	331e      	adds	r3, #30
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7fd ff2d 	bl	800bfdc <INA219_Get_Bus_Voltage>
		  INA219_Get_Current(&Gdata.current);
 800e182:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e186:	3320      	adds	r3, #32
 800e188:	4618      	mov	r0, r3
 800e18a:	f7fd ff57 	bl	800c03c <INA219_Get_Current>
		  INA219_Get_Power(&p_temp);
 800e18e:	f107 0312 	add.w	r3, r7, #18
 800e192:	4618      	mov	r0, r3
 800e194:	f7fd ff7a 	bl	800c08c <INA219_Get_Power>
		  Gdata.power = (ina.INA219_P_LSB*(float)p_temp)*1000;
 800e198:	4b84      	ldr	r3, [pc, #528]	; (800e3ac <Routine_STATE_SAMPLE+0x49c>)
 800e19a:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800e19c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f7f2 fe37 	bl	8000e14 <__aeabi_i2f>
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	4619      	mov	r1, r3
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	f7f2 fe86 	bl	8000ebc <__aeabi_fmul>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	497f      	ldr	r1, [pc, #508]	; (800e3b0 <Routine_STATE_SAMPLE+0x4a0>)
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7f2 fe81 	bl	8000ebc <__aeabi_fmul>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7f2 ffcd 	bl	800115c <__aeabi_f2iz>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	b21b      	sxth	r3, r3
 800e1c6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		  printf("V_Shunt %d mV V_Bus %d mV Current %d mA Power %d mW",Gdata.shunt_v,Gdata.bus_v, Gdata.current,Gdata.power);
 800e1ca:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800e1d4:	461a      	mov	r2, r3
 800e1d6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800e1e0:	9300      	str	r3, [sp, #0]
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	4873      	ldr	r0, [pc, #460]	; (800e3b4 <Routine_STATE_SAMPLE+0x4a4>)
 800e1e6:	f001 fdef 	bl	800fdc8 <printf>
	  }
	  //Init Flash Chips
	  uint8_t statusbyte;
	  uint8_t* buffer = to_binary_format(Gdata,__GET_SAMPLE_COUNT());
 800e1ea:	4b73      	ldr	r3, [pc, #460]	; (800e3b8 <Routine_STATE_SAMPLE+0x4a8>)
 800e1ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1ee:	0a1b      	lsrs	r3, r3, #8
 800e1f0:	b2db      	uxtb	r3, r3
 800e1f2:	9305      	str	r3, [sp, #20]
 800e1f4:	466d      	mov	r5, sp
 800e1f6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800e1fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e1fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e1fe:	6823      	ldr	r3, [r4, #0]
 800e200:	602b      	str	r3, [r5, #0]
 800e202:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e206:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e208:	f7ff fb46 	bl	800d898 <to_binary_format>
 800e20c:	6578      	str	r0, [r7, #84]	; 0x54
	  if(Init_Flash_Chips(&statusbyte)== HAL_OK)
 800e20e:	f107 0323 	add.w	r3, r7, #35	; 0x23
 800e212:	4618      	mov	r0, r3
 800e214:	f7fb f814 	bl	8009240 <Init_Flash_Chips>
 800e218:	4603      	mov	r3, r0
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	f040 80b8 	bne.w	800e390 <Routine_STATE_SAMPLE+0x480>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800e220:	f7ff fa96 	bl	800d750 <Get_Active_Chip>
 800e224:	4603      	mov	r3, r0
 800e226:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800e22a:	f107 030c 	add.w	r3, r7, #12
 800e22e:	2100      	movs	r1, #0
 800e230:	460a      	mov	r2, r1
 800e232:	801a      	strh	r2, [r3, #0]
 800e234:	460a      	mov	r2, r1
 800e236:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800e238:	f107 020c 	add.w	r2, r7, #12
 800e23c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e240:	4611      	mov	r1, r2
 800e242:	4618      	mov	r0, r3
 800e244:	f7ff f9f4 	bl	800d630 <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800e248:	7bbb      	ldrb	r3, [r7, #14]
 800e24a:	7b79      	ldrb	r1, [r7, #13]
 800e24c:	7b3a      	ldrb	r2, [r7, #12]
 800e24e:	4618      	mov	r0, r3
 800e250:	f7fb f918 	bl	8009484 <FLASH_SetAddress>
		  //check if there is still space
		  if(!FLASH_Is_Available(chipnumber,get_driftBuffer_Size()))
 800e254:	f7ff fb9c 	bl	800d990 <get_driftBuffer_Size>
 800e258:	4603      	mov	r3, r0
 800e25a:	461a      	mov	r2, r3
 800e25c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e260:	4611      	mov	r1, r2
 800e262:	4618      	mov	r0, r3
 800e264:	f7fb f974 	bl	8009550 <FLASH_Is_Available>
 800e268:	4603      	mov	r3, r0
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d158      	bne.n	800e320 <Routine_STATE_SAMPLE+0x410>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800e26e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e272:	4619      	mov	r1, r3
 800e274:	4851      	ldr	r0, [pc, #324]	; (800e3bc <Routine_STATE_SAMPLE+0x4ac>)
 800e276:	f001 fda7 	bl	800fdc8 <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800e27a:	2200      	movs	r2, #0
 800e27c:	2100      	movs	r1, #0
 800e27e:	2000      	movs	r0, #0
 800e280:	f7fb f900 	bl	8009484 <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800e284:	2304      	movs	r3, #4
 800e286:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e288:	f897 005f 	ldrb.w	r0, [r7, #95]	; 0x5f
 800e28c:	f107 020b 	add.w	r2, r7, #11
 800e290:	2301      	movs	r3, #1
 800e292:	2101      	movs	r1, #1
 800e294:	f7fb fa04 	bl	80096a0 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800e298:	f7ff faac 	bl	800d7f4 <Get_Next_Active_Chip>
 800e29c:	4603      	mov	r3, r0
 800e29e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			  chipstatus = Active;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e2a6:	f897 005f 	ldrb.w	r0, [r7, #95]	; 0x5f
 800e2aa:	f107 020b 	add.w	r2, r7, #11
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	2101      	movs	r1, #1
 800e2b2:	f7fb f9f5 	bl	80096a0 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800e2b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	f7ff fa6c 	bl	800d798 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800e2c6:	f7ff fa95 	bl	800d7f4 <Get_Next_Active_Chip>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	65bb      	str	r3, [r7, #88]	; 0x58
 800e2ce:	e012      	b.n	800e2f6 <Routine_STATE_SAMPLE+0x3e6>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800e2d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e2d4:	461a      	mov	r2, r3
 800e2d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e2d8:	fa42 f303 	asr.w	r3, r2, r3
 800e2dc:	f003 0301 	and.w	r3, r3, #1
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d005      	beq.n	800e2f0 <Routine_STATE_SAMPLE+0x3e0>
				  {
					  chipnumber = i+1;
 800e2e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e2e6:	b2db      	uxtb	r3, r3
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					  break;
 800e2ee:	e005      	b.n	800e2fc <Routine_STATE_SAMPLE+0x3ec>
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800e2f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e2f2:	3301      	adds	r3, #1
 800e2f4:	65bb      	str	r3, [r7, #88]	; 0x58
 800e2f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e2f8:	2b03      	cmp	r3, #3
 800e2fa:	dde9      	ble.n	800e2d0 <Routine_STATE_SAMPLE+0x3c0>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800e2fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e300:	4618      	mov	r0, r3
 800e302:	f7ff fa9b 	bl	800d83c <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800e306:	2302      	movs	r3, #2
 800e308:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e30a:	f897 005f 	ldrb.w	r0, [r7, #95]	; 0x5f
 800e30e:	f107 020b 	add.w	r2, r7, #11
 800e312:	2301      	movs	r3, #1
 800e314:	2101      	movs	r1, #1
 800e316:	f7fb f9c3 	bl	80096a0 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800e31a:	2001      	movs	r0, #1
 800e31c:	f7fb f8cc 	bl	80094b8 <FLASH_IncAddress>
		  }
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800e320:	f7ff fa16 	bl	800d750 <Get_Active_Chip>
 800e324:	4603      	mov	r3, r0
 800e326:	461c      	mov	r4, r3
 800e328:	f7ff fb32 	bl	800d990 <get_driftBuffer_Size>
 800e32c:	4603      	mov	r3, r0
 800e32e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e330:	2101      	movs	r1, #1
 800e332:	4620      	mov	r0, r4
 800e334:	f7fb f9b4 	bl	80096a0 <FLASH_WRITE_ReadModifyWrite>
 800e338:	4603      	mov	r3, r0
 800e33a:	2b01      	cmp	r3, #1
 800e33c:	d024      	beq.n	800e388 <Routine_STATE_SAMPLE+0x478>
		 {
		 	printf("Successfully saved data to chip %d\r\n",Get_Active_Chip());
 800e33e:	f7ff fa07 	bl	800d750 <Get_Active_Chip>
 800e342:	4603      	mov	r3, r0
 800e344:	4619      	mov	r1, r3
 800e346:	481e      	ldr	r0, [pc, #120]	; (800e3c0 <Routine_STATE_SAMPLE+0x4b0>)
 800e348:	f001 fd3e 	bl	800fdc8 <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800e34c:	f7ff fb20 	bl	800d990 <get_driftBuffer_Size>
 800e350:	4603      	mov	r3, r0
 800e352:	4618      	mov	r0, r3
 800e354:	f7fb f8b0 	bl	80094b8 <FLASH_IncAddress>
		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800e358:	f7fb f8e8 	bl	800952c <FLASH_GetAddress>
 800e35c:	4603      	mov	r3, r0
 800e35e:	653b      	str	r3, [r7, #80]	; 0x50
		 	address[2] = (temp & 0xFF0000)>>16;
 800e360:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e362:	0c1b      	lsrs	r3, r3, #16
 800e364:	b2db      	uxtb	r3, r3
 800e366:	73bb      	strb	r3, [r7, #14]
		 	address[1] = (temp & 0xFF00)>>8;
 800e368:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e36a:	0a1b      	lsrs	r3, r3, #8
 800e36c:	b2db      	uxtb	r3, r3
 800e36e:	737b      	strb	r3, [r7, #13]
		 	address[0] = (temp & 0xFF);
 800e370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e372:	b2db      	uxtb	r3, r3
 800e374:	733b      	strb	r3, [r7, #12]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800e376:	f107 020c 	add.w	r2, r7, #12
 800e37a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e37e:	4611      	mov	r1, r2
 800e380:	4618      	mov	r0, r3
 800e382:	f7ff f99b 	bl	800d6bc <Set_Current_Address_Pointer>
	  }else
	  {
		  printf("Error! Memory Full");
	  }

}
 800e386:	e006      	b.n	800e396 <Routine_STATE_SAMPLE+0x486>
		   printf("Error Saving to Flash Chip\r\n");
 800e388:	480e      	ldr	r0, [pc, #56]	; (800e3c4 <Routine_STATE_SAMPLE+0x4b4>)
 800e38a:	f001 fd95 	bl	800feb8 <puts>
}
 800e38e:	e002      	b.n	800e396 <Routine_STATE_SAMPLE+0x486>
		  printf("Error! Memory Full");
 800e390:	480d      	ldr	r0, [pc, #52]	; (800e3c8 <Routine_STATE_SAMPLE+0x4b8>)
 800e392:	f001 fd19 	bl	800fdc8 <printf>
}
 800e396:	bf00      	nop
 800e398:	376c      	adds	r7, #108	; 0x6c
 800e39a:	46bd      	mov	sp, r7
 800e39c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3a0:	200009ec 	.word	0x200009ec
 800e3a4:	080177d8 	.word	0x080177d8
 800e3a8:	080177fc 	.word	0x080177fc
 800e3ac:	200024a0 	.word	0x200024a0
 800e3b0:	447a0000 	.word	0x447a0000
 800e3b4:	0801780c 	.word	0x0801780c
 800e3b8:	40002800 	.word	0x40002800
 800e3bc:	08017840 	.word	0x08017840
 800e3c0:	0801786c 	.word	0x0801786c
 800e3c4:	08017894 	.word	0x08017894
 800e3c8:	080178b0 	.word	0x080178b0

0800e3cc <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800e3cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e3d0:	b093      	sub	sp, #76	; 0x4c
 800e3d2:	af00      	add	r7, sp, #0
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800e3d4:	4868      	ldr	r0, [pc, #416]	; (800e578 <Routine_STATE_TRANSMIT+0x1ac>)
 800e3d6:	f001 fd6f 	bl	800feb8 <puts>

	  /* 1. Initialize Iridium Modem */
	  uint8_t chip = Get_Active_Chip();		 	 											//Get active chip
 800e3da:	f7ff f9b9 	bl	800d750 <Get_Active_Chip>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	  uint8_t Address[3] = {0};					 											//get current address pointer
 800e3e4:	f107 031c 	add.w	r3, r7, #28
 800e3e8:	2100      	movs	r1, #0
 800e3ea:	460a      	mov	r2, r1
 800e3ec:	801a      	strh	r2, [r3, #0]
 800e3ee:	460a      	mov	r2, r1
 800e3f0:	709a      	strb	r2, [r3, #2]
	  Get_Current_Address_Pointer(chip,Address);
 800e3f2:	f107 021c 	add.w	r2, r7, #28
 800e3f6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e3fa:	4611      	mov	r1, r2
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7ff f917 	bl	800d630 <Get_Current_Address_Pointer>
	  if(IR_Init_Module() == IR_OK)
 800e402:	f7fe f827 	bl	800c454 <IR_Init_Module>
 800e406:	4603      	mov	r3, r0
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d17b      	bne.n	800e504 <Routine_STATE_TRANSMIT+0x138>
	  {
 800e40c:	466b      	mov	r3, sp
 800e40e:	461e      	mov	r6, r3
		  uint32_t size = ((Address[2] - 0x00)<<16)|((Address[1] - 0x00)<<8)|(Address[0]-0x01); //calculate length of data
 800e410:	7fbb      	ldrb	r3, [r7, #30]
 800e412:	041a      	lsls	r2, r3, #16
 800e414:	7f7b      	ldrb	r3, [r7, #29]
 800e416:	021b      	lsls	r3, r3, #8
 800e418:	431a      	orrs	r2, r3
 800e41a:	7f3b      	ldrb	r3, [r7, #28]
 800e41c:	3b01      	subs	r3, #1
 800e41e:	4313      	orrs	r3, r2
 800e420:	63fb      	str	r3, [r7, #60]	; 0x3c
		  int num_pages = size/FLASH_GetPageSize() +1;											//calculate number of pages to be read
 800e422:	f7fb f825 	bl	8009470 <FLASH_GetPageSize>
 800e426:	4603      	mov	r3, r0
 800e428:	461a      	mov	r2, r3
 800e42a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e42c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e430:	3301      	adds	r3, #1
 800e432:	63bb      	str	r3, [r7, #56]	; 0x38
		  /* Load Data */
		  printf("Preparing To Transmit...");
 800e434:	4851      	ldr	r0, [pc, #324]	; (800e57c <Routine_STATE_TRANSMIT+0x1b0>)
 800e436:	f001 fcc7 	bl	800fdc8 <printf>
		  /* 2. LOOP THROUGH NUMBER OF PAGES WITH DATA */
		  int payload_size = DRIFTBUFFER_SIZE*(__GET_SAMPLE_COUNT());
 800e43a:	4b51      	ldr	r3, [pc, #324]	; (800e580 <Routine_STATE_TRANSMIT+0x1b4>)
 800e43c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e43e:	0a1b      	lsrs	r3, r3, #8
 800e440:	b2db      	uxtb	r3, r3
 800e442:	2226      	movs	r2, #38	; 0x26
 800e444:	fb02 f303 	mul.w	r3, r2, r3
 800e448:	637b      	str	r3, [r7, #52]	; 0x34
		  uint8_t packet [payload_size];
 800e44a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e44c:	1e4b      	subs	r3, r1, #1
 800e44e:	633b      	str	r3, [r7, #48]	; 0x30
 800e450:	460b      	mov	r3, r1
 800e452:	461a      	mov	r2, r3
 800e454:	f04f 0300 	mov.w	r3, #0
 800e458:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800e45c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800e460:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800e464:	460b      	mov	r3, r1
 800e466:	461a      	mov	r2, r3
 800e468:	f04f 0300 	mov.w	r3, #0
 800e46c:	00dd      	lsls	r5, r3, #3
 800e46e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e472:	00d4      	lsls	r4, r2, #3
 800e474:	460b      	mov	r3, r1
 800e476:	3307      	adds	r3, #7
 800e478:	08db      	lsrs	r3, r3, #3
 800e47a:	00db      	lsls	r3, r3, #3
 800e47c:	ebad 0d03 	sub.w	sp, sp, r3
 800e480:	466b      	mov	r3, sp
 800e482:	3300      	adds	r3, #0
 800e484:	62fb      	str	r3, [r7, #44]	; 0x2c

		  for (int i = 0; i < num_pages; ++i)
 800e486:	2300      	movs	r3, #0
 800e488:	647b      	str	r3, [r7, #68]	; 0x44
 800e48a:	e036      	b.n	800e4fa <Routine_STATE_TRANSMIT+0x12e>
		  {
			  FLASH_SetAddress(0x00,0x00,0x01);														//read size variables from memory
 800e48c:	2201      	movs	r2, #1
 800e48e:	2100      	movs	r1, #0
 800e490:	2000      	movs	r0, #0
 800e492:	f7fa fff7 	bl	8009484 <FLASH_SetAddress>
			  uint8_t* buffer = FLASH_READ_BufferHF(chip,BUFFER1);
 800e496:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e49a:	2101      	movs	r1, #1
 800e49c:	4618      	mov	r0, r3
 800e49e:	f7fb f8b9 	bl	8009614 <FLASH_READ_BufferHF>
 800e4a2:	62b8      	str	r0, [r7, #40]	; 0x28
			  memcpy(packet,&buffer[1],payload_size);
 800e4a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4a8:	3301      	adds	r3, #1
 800e4aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	f001 fa0f 	bl	800f8d0 <memcpy>
			  IR_Status_t flag = IR_send_Bin_String(packet,payload_size);
 800e4b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e4b6:	4611      	mov	r1, r2
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f7fe f9f7 	bl	800c8ac <IR_send_Bin_String>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  	  if(flag == IR_MSG_UPLOAD_OK)
 800e4c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e4c8:	2b0a      	cmp	r3, #10
 800e4ca:	d113      	bne.n	800e4f4 <Routine_STATE_TRANSMIT+0x128>
		  	  {
			  	  printf("Message Uploaded!\r\nTransmitting...");
 800e4cc:	482d      	ldr	r0, [pc, #180]	; (800e584 <Routine_STATE_TRANSMIT+0x1b8>)
 800e4ce:	f001 fc7b 	bl	800fdc8 <printf>
			  	  //create SBD Session
			  	  SBDX_Status_t sbd;
			  	  if(IR_start_SBD_Session(&sbd)== IR_OK)
 800e4d2:	463b      	mov	r3, r7
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	f7fe f8e1 	bl	800c69c <IR_start_SBD_Session>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d109      	bne.n	800e4f4 <Routine_STATE_TRANSMIT+0x128>
			  	  {

		 		  	  //check return status
		 		  	  if(sbd.MO_Status < 2)
 800e4e0:	783b      	ldrb	r3, [r7, #0]
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d803      	bhi.n	800e4ee <Routine_STATE_TRANSMIT+0x122>
		 		  	  {
		 			  	  //message sent
		 			  	  printf("Success!\r\n");
 800e4e6:	4828      	ldr	r0, [pc, #160]	; (800e588 <Routine_STATE_TRANSMIT+0x1bc>)
 800e4e8:	f001 fce6 	bl	800feb8 <puts>
 800e4ec:	e002      	b.n	800e4f4 <Routine_STATE_TRANSMIT+0x128>
		 		  	  }else
		 		  	  {
		 		  		  printf("Failed!\r\n");
 800e4ee:	4827      	ldr	r0, [pc, #156]	; (800e58c <Routine_STATE_TRANSMIT+0x1c0>)
 800e4f0:	f001 fce2 	bl	800feb8 <puts>
		  for (int i = 0; i < num_pages; ++i)
 800e4f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e4f6:	3301      	adds	r3, #1
 800e4f8:	647b      	str	r3, [r7, #68]	; 0x44
 800e4fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4fe:	429a      	cmp	r2, r3
 800e500:	dbc4      	blt.n	800e48c <Routine_STATE_TRANSMIT+0xc0>
 800e502:	46b5      	mov	sp, r6

		  	  }
		  }

	  }
	  IR_DeInit_Module();
 800e504:	f7fd fff8 	bl	800c4f8 <IR_DeInit_Module>

/* Reset Memory pointer*/
  //reset sample count
  __SET_SAMPLE_COUNT(0);
 800e508:	4a1d      	ldr	r2, [pc, #116]	; (800e580 <Routine_STATE_TRANSMIT+0x1b4>)
 800e50a:	4b1d      	ldr	r3, [pc, #116]	; (800e580 <Routine_STATE_TRANSMIT+0x1b4>)
 800e50c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	6513      	str	r3, [r2, #80]	; 0x50
  //erase page and reset counter
  FLASH_ERASE_Page(chip);
 800e512:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e516:	4618      	mov	r0, r3
 800e518:	f7fb f940 	bl	800979c <FLASH_ERASE_Page>
  FLASH_SetAddress(0x00,0x00,0x00);
 800e51c:	2200      	movs	r2, #0
 800e51e:	2100      	movs	r1, #0
 800e520:	2000      	movs	r0, #0
 800e522:	f7fa ffaf 	bl	8009484 <FLASH_SetAddress>
  uint8_t val = Active;
 800e526:	2301      	movs	r3, #1
 800e528:	76fb      	strb	r3, [r7, #27]
  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800e52a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e52e:	f107 011b 	add.w	r1, r7, #27
 800e532:	2201      	movs	r2, #1
 800e534:	4618      	mov	r0, r3
 800e536:	f7fb f8f7 	bl	8009728 <FLASH_WRITE_PageOrByte_NoErase>
  FLASH_IncAddress(1);
 800e53a:	2001      	movs	r0, #1
 800e53c:	f7fa ffbc 	bl	80094b8 <FLASH_IncAddress>
  uint32_t temp = FLASH_GetAddress();
 800e540:	f7fa fff4 	bl	800952c <FLASH_GetAddress>
 800e544:	4603      	mov	r3, r0
 800e546:	623b      	str	r3, [r7, #32]
  Address[0] = temp&0xFF;
 800e548:	6a3b      	ldr	r3, [r7, #32]
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	773b      	strb	r3, [r7, #28]
  Address[1] = (temp&0xFF00)>>8;
 800e54e:	6a3b      	ldr	r3, [r7, #32]
 800e550:	0a1b      	lsrs	r3, r3, #8
 800e552:	b2db      	uxtb	r3, r3
 800e554:	777b      	strb	r3, [r7, #29]
  Address[2] = (temp&0xFF0000)>>16;
 800e556:	6a3b      	ldr	r3, [r7, #32]
 800e558:	0c1b      	lsrs	r3, r3, #16
 800e55a:	b2db      	uxtb	r3, r3
 800e55c:	77bb      	strb	r3, [r7, #30]
  Set_Current_Address_Pointer(chip,Address);
 800e55e:	f107 021c 	add.w	r2, r7, #28
 800e562:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e566:	4611      	mov	r1, r2
 800e568:	4618      	mov	r0, r3
 800e56a:	f7ff f8a7 	bl	800d6bc <Set_Current_Address_Pointer>
}
 800e56e:	bf00      	nop
 800e570:	374c      	adds	r7, #76	; 0x4c
 800e572:	46bd      	mov	sp, r7
 800e574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e578:	080178c4 	.word	0x080178c4
 800e57c:	080178f0 	.word	0x080178f0
 800e580:	40002800 	.word	0x40002800
 800e584:	0801790c 	.word	0x0801790c
 800e588:	08017930 	.word	0x08017930
 800e58c:	0801793c 	.word	0x0801793c

0800e590 <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b08a      	sub	sp, #40	; 0x28
 800e594:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800e596:	4873      	ldr	r0, [pc, #460]	; (800e764 <Routine_Init_STATE+0x1d4>)
 800e598:	f001 fc8e 	bl	800feb8 <puts>
	uint8_t status;

	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800e59c:	f107 0313 	add.w	r3, r7, #19
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	f7fa fe4d 	bl	8009240 <Init_Flash_Chips>
	backup_val = status;
 800e5a6:	7cfb      	ldrb	r3, [r7, #19]
 800e5a8:	627b      	str	r3, [r7, #36]	; 0x24
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	printf("Allocating Chip Statuses...\r\n");
 800e5b0:	486d      	ldr	r0, [pc, #436]	; (800e768 <Routine_Init_STATE+0x1d8>)
 800e5b2:	f001 fc81 	bl	800feb8 <puts>
	for (int i = 0; i < 4; ++i)
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	61fb      	str	r3, [r7, #28]
 800e5ba:	e070      	b.n	800e69e <Routine_Init_STATE+0x10e>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800e5bc:	7cfb      	ldrb	r3, [r7, #19]
 800e5be:	4619      	mov	r1, r3
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	69fb      	ldr	r3, [r7, #28]
 800e5c4:	fa02 f303 	lsl.w	r3, r2, r3
 800e5c8:	ea01 0203 	and.w	r2, r1, r3
 800e5cc:	69fb      	ldr	r3, [r7, #28]
 800e5ce:	fa42 f303 	asr.w	r3, r2, r3
 800e5d2:	76bb      	strb	r3, [r7, #26]
		if(set)
 800e5d4:	7ebb      	ldrb	r3, [r7, #26]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d058      	beq.n	800e68c <Routine_Init_STATE+0xfc>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800e5da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d10e      	bne.n	800e600 <Routine_Init_STATE+0x70>
			{
				flashchips = Active;
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	72fb      	strb	r3, [r7, #11]
				backup_val |= ((i+1)<<8);
 800e5e6:	69fb      	ldr	r3, [r7, #28]
 800e5e8:	3301      	adds	r3, #1
 800e5ea:	021b      	lsls	r3, r3, #8
 800e5ec:	461a      	mov	r2, r3
 800e5ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5f0:	4313      	orrs	r3, r2
 800e5f2:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800e5f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5fe:	e014      	b.n	800e62a <Routine_Init_STATE+0x9a>
			}else if(Active_Set == 1)//1st chip found
 800e600:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e604:	2b01      	cmp	r3, #1
 800e606:	d10e      	bne.n	800e626 <Routine_Init_STATE+0x96>
			{
				flashchips = Next_Active;
 800e608:	2302      	movs	r3, #2
 800e60a:	72fb      	strb	r3, [r7, #11]
				backup_val |= (i+1)<<24;
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	3301      	adds	r3, #1
 800e610:	061b      	lsls	r3, r3, #24
 800e612:	461a      	mov	r2, r3
 800e614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e616:	4313      	orrs	r3, r2
 800e618:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800e61a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e61e:	3301      	adds	r3, #1
 800e620:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e624:	e001      	b.n	800e62a <Routine_Init_STATE+0x9a>
			}else
			{
				flashchips = Inactive;
 800e626:	2303      	movs	r3, #3
 800e628:	72fb      	strb	r3, [r7, #11]
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800e62a:	2200      	movs	r2, #0
 800e62c:	2100      	movs	r1, #0
 800e62e:	2000      	movs	r0, #0
 800e630:	f7fa ff28 	bl	8009484 <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	3301      	adds	r3, #1
 800e638:	4618      	mov	r0, r3
 800e63a:	f7fb f8af 	bl	800979c <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800e63e:	69fb      	ldr	r3, [r7, #28]
 800e640:	3301      	adds	r3, #1
 800e642:	f107 010b 	add.w	r1, r7, #11
 800e646:	2201      	movs	r2, #1
 800e648:	4618      	mov	r0, r3
 800e64a:	f7fb f86d 	bl	8009728 <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800e64e:	69fb      	ldr	r3, [r7, #28]
 800e650:	3301      	adds	r3, #1
 800e652:	4618      	mov	r0, r3
 800e654:	f7fa ff9c 	bl	8009590 <FLASH_READ_Page>
 800e658:	6178      	str	r0, [r7, #20]
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	1c59      	adds	r1, r3, #1
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	781b      	ldrb	r3, [r3, #0]
 800e662:	461a      	mov	r2, r3
 800e664:	4841      	ldr	r0, [pc, #260]	; (800e76c <Routine_Init_STATE+0x1dc>)
 800e666:	f001 fbaf 	bl	800fdc8 <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800e66a:	2001      	movs	r0, #1
 800e66c:	f7fa ff24 	bl	80094b8 <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800e670:	f7fa ff5c 	bl	800952c <FLASH_GetAddress>
 800e674:	4603      	mov	r3, r0
 800e676:	607b      	str	r3, [r7, #4]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800e678:	69fb      	ldr	r3, [r7, #28]
 800e67a:	b2db      	uxtb	r3, r3
 800e67c:	3301      	adds	r3, #1
 800e67e:	b2db      	uxtb	r3, r3
 800e680:	1d3a      	adds	r2, r7, #4
 800e682:	4611      	mov	r1, r2
 800e684:	4618      	mov	r0, r3
 800e686:	f7ff f819 	bl	800d6bc <Set_Current_Address_Pointer>
 800e68a:	e005      	b.n	800e698 <Routine_Init_STATE+0x108>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800e68c:	69fb      	ldr	r3, [r7, #28]
 800e68e:	3301      	adds	r3, #1
 800e690:	4619      	mov	r1, r3
 800e692:	4837      	ldr	r0, [pc, #220]	; (800e770 <Routine_Init_STATE+0x1e0>)
 800e694:	f001 fb98 	bl	800fdc8 <printf>
	for (int i = 0; i < 4; ++i)
 800e698:	69fb      	ldr	r3, [r7, #28]
 800e69a:	3301      	adds	r3, #1
 800e69c:	61fb      	str	r3, [r7, #28]
 800e69e:	69fb      	ldr	r3, [r7, #28]
 800e6a0:	2b03      	cmp	r3, #3
 800e6a2:	dd8b      	ble.n	800e5bc <Routine_Init_STATE+0x2c>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800e6a4:	4a33      	ldr	r2, [pc, #204]	; (800e774 <Routine_Init_STATE+0x1e4>)
 800e6a6:	4b33      	ldr	r3, [pc, #204]	; (800e774 <Routine_Init_STATE+0x1e4>)
 800e6a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6ae:	6593      	str	r3, [r2, #88]	; 0x58
 800e6b0:	4b30      	ldr	r3, [pc, #192]	; (800e774 <Routine_Init_STATE+0x1e4>)
 800e6b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e6b8:	603b      	str	r3, [r7, #0]
 800e6ba:	683b      	ldr	r3, [r7, #0]
	 RTC->BKP1R = backup_val;
 800e6bc:	4a2e      	ldr	r2, [pc, #184]	; (800e778 <Routine_Init_STATE+0x1e8>)
 800e6be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6c0:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800e6c2:	4a2c      	ldr	r2, [pc, #176]	; (800e774 <Routine_Init_STATE+0x1e4>)
 800e6c4:	4b2b      	ldr	r3, [pc, #172]	; (800e774 <Routine_Init_STATE+0x1e4>)
 800e6c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e6cc:	6593      	str	r3, [r2, #88]	; 0x58

	 /* Test Iridium Modem */
	 uint8_t retries = 0;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	76fb      	strb	r3, [r7, #27]
	 while(retries++ < 20)
 800e6d2:	e00a      	b.n	800e6ea <Routine_Init_STATE+0x15a>
	 {
		 if(IR_Init_Module() == IR_OK)
 800e6d4:	f7fd febe 	bl	800c454 <IR_Init_Module>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d103      	bne.n	800e6e6 <Routine_Init_STATE+0x156>
	 	 {
			 IR_On = 1;
 800e6de:	4b27      	ldr	r3, [pc, #156]	; (800e77c <Routine_Init_STATE+0x1ec>)
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	701a      	strb	r2, [r3, #0]
			 break;
 800e6e4:	e006      	b.n	800e6f4 <Routine_Init_STATE+0x164>
	 	 }
	 	 IR_DeInit_Module();
 800e6e6:	f7fd ff07 	bl	800c4f8 <IR_DeInit_Module>
	 while(retries++ < 20)
 800e6ea:	7efb      	ldrb	r3, [r7, #27]
 800e6ec:	1c5a      	adds	r2, r3, #1
 800e6ee:	76fa      	strb	r2, [r7, #27]
 800e6f0:	2b13      	cmp	r3, #19
 800e6f2:	d9ef      	bls.n	800e6d4 <Routine_Init_STATE+0x144>
	 }
	 if(IR_On)
 800e6f4:	4b21      	ldr	r3, [pc, #132]	; (800e77c <Routine_Init_STATE+0x1ec>)
 800e6f6:	781b      	ldrb	r3, [r3, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d003      	beq.n	800e704 <Routine_Init_STATE+0x174>
	 {
		 printf("Iridium Module online!\r\n");
 800e6fc:	4820      	ldr	r0, [pc, #128]	; (800e780 <Routine_Init_STATE+0x1f0>)
 800e6fe:	f001 fbdb 	bl	800feb8 <puts>
 800e702:	e002      	b.n	800e70a <Routine_Init_STATE+0x17a>
	 }else
	 {
		 printf("Error Connecting To Modem\r\n");
 800e704:	481f      	ldr	r0, [pc, #124]	; (800e784 <Routine_Init_STATE+0x1f4>)
 800e706:	f001 fbd7 	bl	800feb8 <puts>
	 }
	 IR_DeInit_Module();
 800e70a:	f7fd fef5 	bl	800c4f8 <IR_DeInit_Module>

	 /* Test BMP280 Sensor*/
	 BMP_Init_Typedef BMP_InitStruct = {0};
 800e70e:	f107 030c 	add.w	r3, r7, #12
 800e712:	2200      	movs	r2, #0
 800e714:	601a      	str	r2, [r3, #0]
 800e716:	711a      	strb	r2, [r3, #4]
	 BMP280_Init_Preset_Mode(Weather_Monitoring,&BMP_InitStruct);
 800e718:	f107 030c 	add.w	r3, r7, #12
 800e71c:	4619      	mov	r1, r3
 800e71e:	2002      	movs	r0, #2
 800e720:	f7fb faaa 	bl	8009c78 <BMP280_Init_Preset_Mode>
	 if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800e724:	f107 030c 	add.w	r3, r7, #12
 800e728:	4618      	mov	r0, r3
 800e72a:	f7fb fa37 	bl	8009b9c <BMP280_Init>
 800e72e:	4603      	mov	r3, r0
 800e730:	2b09      	cmp	r3, #9
 800e732:	d103      	bne.n	800e73c <Routine_Init_STATE+0x1ac>
	 {
		 printf("Environmental Sensor Online!\r\n");
 800e734:	4814      	ldr	r0, [pc, #80]	; (800e788 <Routine_Init_STATE+0x1f8>)
 800e736:	f001 fbbf 	bl	800feb8 <puts>
 800e73a:	e002      	b.n	800e742 <Routine_Init_STATE+0x1b2>
	 }else
	 {
		 printf("Environmental Sensor Offline!\r\n");
 800e73c:	4813      	ldr	r0, [pc, #76]	; (800e78c <Routine_Init_STATE+0x1fc>)
 800e73e:	f001 fbbb 	bl	800feb8 <puts>
	 }

	 /* Test INA 219 Sensor */
	 if(INA219_Init_Sensor() == INA_OK)
 800e742:	f7fd f9a7 	bl	800ba94 <INA219_Init_Sensor>
 800e746:	4603      	mov	r3, r0
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d103      	bne.n	800e754 <Routine_Init_STATE+0x1c4>
	 {
		 printf("Current Monitor Online!");
 800e74c:	4810      	ldr	r0, [pc, #64]	; (800e790 <Routine_Init_STATE+0x200>)
 800e74e:	f001 fb3b 	bl	800fdc8 <printf>
	 } else
	 {
		 printf("Current Monitor Offline!\r\n");
	 }
}
 800e752:	e002      	b.n	800e75a <Routine_Init_STATE+0x1ca>
		 printf("Current Monitor Offline!\r\n");
 800e754:	480f      	ldr	r0, [pc, #60]	; (800e794 <Routine_Init_STATE+0x204>)
 800e756:	f001 fbaf 	bl	800feb8 <puts>
}
 800e75a:	bf00      	nop
 800e75c:	3728      	adds	r7, #40	; 0x28
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	08017948 	.word	0x08017948
 800e768:	08017964 	.word	0x08017964
 800e76c:	08017984 	.word	0x08017984
 800e770:	0801799c 	.word	0x0801799c
 800e774:	40021000 	.word	0x40021000
 800e778:	40002800 	.word	0x40002800
 800e77c:	20000923 	.word	0x20000923
 800e780:	080179b0 	.word	0x080179b0
 800e784:	080179c8 	.word	0x080179c8
 800e788:	080177b8 	.word	0x080177b8
 800e78c:	080179e4 	.word	0x080179e4
 800e790:	08017a04 	.word	0x08017a04
 800e794:	08017a1c 	.word	0x08017a1c

0800e798 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e798:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e7d0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800e79c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800e79e:	e003      	b.n	800e7a8 <LoopCopyDataInit>

0800e7a0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800e7a0:	4b0c      	ldr	r3, [pc, #48]	; (800e7d4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800e7a2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800e7a4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800e7a6:	3104      	adds	r1, #4

0800e7a8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800e7a8:	480b      	ldr	r0, [pc, #44]	; (800e7d8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800e7aa:	4b0c      	ldr	r3, [pc, #48]	; (800e7dc <LoopForever+0xe>)
	adds	r2, r0, r1
 800e7ac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800e7ae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800e7b0:	d3f6      	bcc.n	800e7a0 <CopyDataInit>
	ldr	r2, =_sbss
 800e7b2:	4a0b      	ldr	r2, [pc, #44]	; (800e7e0 <LoopForever+0x12>)
	b	LoopFillZerobss
 800e7b4:	e002      	b.n	800e7bc <LoopFillZerobss>

0800e7b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800e7b6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800e7b8:	f842 3b04 	str.w	r3, [r2], #4

0800e7bc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800e7bc:	4b09      	ldr	r3, [pc, #36]	; (800e7e4 <LoopForever+0x16>)
	cmp	r2, r3
 800e7be:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800e7c0:	d3f9      	bcc.n	800e7b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800e7c2:	f000 fd13 	bl	800f1ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e7c6:	f000 fd4b 	bl	800f260 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e7ca:	f7ff f979 	bl	800dac0 <main>

0800e7ce <LoopForever>:

LoopForever:
    b LoopForever
 800e7ce:	e7fe      	b.n	800e7ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e7d0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800e7d4:	08017ef8 	.word	0x08017ef8
	ldr	r0, =_sdata
 800e7d8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800e7dc:	200006cc 	.word	0x200006cc
	ldr	r2, =_sbss
 800e7e0:	200006cc 	.word	0x200006cc
	ldr	r3, = _ebss
 800e7e4:	20003934 	.word	0x20003934

0800e7e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e7e8:	e7fe      	b.n	800e7e8 <ADC1_2_IRQHandler>
	...

0800e7ec <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800e7ec:	b480      	push	{r7}
 800e7ee:	b083      	sub	sp, #12
 800e7f0:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e7f2:	4a0e      	ldr	r2, [pc, #56]	; (800e82c <HAL_MspInit+0x40>)
 800e7f4:	4b0d      	ldr	r3, [pc, #52]	; (800e82c <HAL_MspInit+0x40>)
 800e7f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7f8:	f043 0301 	orr.w	r3, r3, #1
 800e7fc:	6613      	str	r3, [r2, #96]	; 0x60
 800e7fe:	4b0b      	ldr	r3, [pc, #44]	; (800e82c <HAL_MspInit+0x40>)
 800e800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e802:	f003 0301 	and.w	r3, r3, #1
 800e806:	607b      	str	r3, [r7, #4]
 800e808:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800e80a:	4a08      	ldr	r2, [pc, #32]	; (800e82c <HAL_MspInit+0x40>)
 800e80c:	4b07      	ldr	r3, [pc, #28]	; (800e82c <HAL_MspInit+0x40>)
 800e80e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e814:	6593      	str	r3, [r2, #88]	; 0x58
 800e816:	4b05      	ldr	r3, [pc, #20]	; (800e82c <HAL_MspInit+0x40>)
 800e818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e81a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e81e:	603b      	str	r3, [r7, #0]
 800e820:	683b      	ldr	r3, [r7, #0]
}
 800e822:	bf00      	nop
 800e824:	370c      	adds	r7, #12
 800e826:	46bd      	mov	sp, r7
 800e828:	bc80      	pop	{r7}
 800e82a:	4770      	bx	lr
 800e82c:	40021000 	.word	0x40021000

0800e830 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b082      	sub	sp, #8
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	4a0b      	ldr	r2, [pc, #44]	; (800e86c <HAL_RTC_MspInit+0x3c>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d10f      	bne.n	800e862 <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800e842:	4a0b      	ldr	r2, [pc, #44]	; (800e870 <HAL_RTC_MspInit+0x40>)
 800e844:	4b0a      	ldr	r3, [pc, #40]	; (800e870 <HAL_RTC_MspInit+0x40>)
 800e846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e84a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e84e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800e852:	2200      	movs	r2, #0
 800e854:	2100      	movs	r1, #0
 800e856:	2003      	movs	r0, #3
 800e858:	f7f3 f84b 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800e85c:	2003      	movs	r0, #3
 800e85e:	f7f3 f864 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800e862:	bf00      	nop
 800e864:	3708      	adds	r7, #8
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	bf00      	nop
 800e86c:	40002800 	.word	0x40002800
 800e870:	40021000 	.word	0x40021000

0800e874 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b08e      	sub	sp, #56	; 0x38
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e87c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e880:	2200      	movs	r2, #0
 800e882:	601a      	str	r2, [r3, #0]
 800e884:	605a      	str	r2, [r3, #4]
 800e886:	609a      	str	r2, [r3, #8]
 800e888:	60da      	str	r2, [r3, #12]
 800e88a:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4aa0      	ldr	r2, [pc, #640]	; (800eb14 <HAL_UART_MspInit+0x2a0>)
 800e892:	4293      	cmp	r3, r2
 800e894:	d130      	bne.n	800e8f8 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800e896:	4aa0      	ldr	r2, [pc, #640]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e898:	4b9f      	ldr	r3, [pc, #636]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e89a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e89c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e8a0:	6593      	str	r3, [r2, #88]	; 0x58
 800e8a2:	4b9d      	ldr	r3, [pc, #628]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e8a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e8aa:	623b      	str	r3, [r7, #32]
 800e8ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8ae:	4a9a      	ldr	r2, [pc, #616]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e8b0:	4b99      	ldr	r3, [pc, #612]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e8b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8b4:	f043 0301 	orr.w	r3, r3, #1
 800e8b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e8ba:	4b97      	ldr	r3, [pc, #604]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e8bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8be:	f003 0301 	and.w	r3, r3, #1
 800e8c2:	61fb      	str	r3, [r7, #28]
 800e8c4:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800e8c6:	230c      	movs	r3, #12
 800e8c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8ca:	2302      	movs	r3, #2
 800e8cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8d2:	2303      	movs	r3, #3
 800e8d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e8d6:	2307      	movs	r3, #7
 800e8d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e8de:	4619      	mov	r1, r3
 800e8e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e8e4:	f7f3 fbb2 	bl	800204c <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	2100      	movs	r1, #0
 800e8ec:	2026      	movs	r0, #38	; 0x26
 800e8ee:	f7f3 f800 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800e8f2:	2026      	movs	r0, #38	; 0x26
 800e8f4:	f7f3 f819 	bl	800192a <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4a87      	ldr	r2, [pc, #540]	; (800eb1c <HAL_UART_MspInit+0x2a8>)
 800e8fe:	4293      	cmp	r3, r2
 800e900:	f040 808d 	bne.w	800ea1e <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800e904:	4a84      	ldr	r2, [pc, #528]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e906:	4b84      	ldr	r3, [pc, #528]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e90a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e90e:	6593      	str	r3, [r2, #88]	; 0x58
 800e910:	4b81      	ldr	r3, [pc, #516]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e914:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e918:	61bb      	str	r3, [r7, #24]
 800e91a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e91c:	4a7e      	ldr	r2, [pc, #504]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e91e:	4b7e      	ldr	r3, [pc, #504]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e922:	f043 0304 	orr.w	r3, r3, #4
 800e926:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e928:	4b7b      	ldr	r3, [pc, #492]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800e92a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e92c:	f003 0304 	and.w	r3, r3, #4
 800e930:	617b      	str	r3, [r7, #20]
 800e932:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800e934:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e938:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e93a:	2302      	movs	r3, #2
 800e93c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e93e:	2300      	movs	r3, #0
 800e940:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e942:	2303      	movs	r3, #3
 800e944:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800e946:	2308      	movs	r3, #8
 800e948:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e94a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e94e:	4619      	mov	r1, r3
 800e950:	4873      	ldr	r0, [pc, #460]	; (800eb20 <HAL_UART_MspInit+0x2ac>)
 800e952:	f7f3 fb7b 	bl	800204c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800e956:	4b73      	ldr	r3, [pc, #460]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e958:	4a73      	ldr	r2, [pc, #460]	; (800eb28 <HAL_UART_MspInit+0x2b4>)
 800e95a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800e95c:	4b71      	ldr	r3, [pc, #452]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e95e:	2202      	movs	r2, #2
 800e960:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e962:	4b70      	ldr	r3, [pc, #448]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e964:	2200      	movs	r2, #0
 800e966:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e968:	4b6e      	ldr	r3, [pc, #440]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e96a:	2200      	movs	r2, #0
 800e96c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e96e:	4b6d      	ldr	r3, [pc, #436]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e970:	2280      	movs	r2, #128	; 0x80
 800e972:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e974:	4b6b      	ldr	r3, [pc, #428]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e976:	2200      	movs	r2, #0
 800e978:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e97a:	4b6a      	ldr	r3, [pc, #424]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e97c:	2200      	movs	r2, #0
 800e97e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800e980:	4b68      	ldr	r3, [pc, #416]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e982:	2200      	movs	r2, #0
 800e984:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e986:	4b67      	ldr	r3, [pc, #412]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e988:	2200      	movs	r2, #0
 800e98a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800e98c:	4865      	ldr	r0, [pc, #404]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e98e:	f7f3 f809 	bl	80019a4 <HAL_DMA_Init>
 800e992:	4603      	mov	r3, r0
 800e994:	2b00      	cmp	r3, #0
 800e996:	d000      	beq.n	800e99a <HAL_UART_MspInit+0x126>
 800e998:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	4a61      	ldr	r2, [pc, #388]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e99e:	66da      	str	r2, [r3, #108]	; 0x6c
 800e9a0:	4a60      	ldr	r2, [pc, #384]	; (800eb24 <HAL_UART_MspInit+0x2b0>)
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800e9a6:	4b61      	ldr	r3, [pc, #388]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9a8:	4a61      	ldr	r2, [pc, #388]	; (800eb30 <HAL_UART_MspInit+0x2bc>)
 800e9aa:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800e9ac:	4b5f      	ldr	r3, [pc, #380]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9ae:	2202      	movs	r2, #2
 800e9b0:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e9b2:	4b5e      	ldr	r3, [pc, #376]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9b4:	2210      	movs	r2, #16
 800e9b6:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e9b8:	4b5c      	ldr	r3, [pc, #368]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e9be:	4b5b      	ldr	r3, [pc, #364]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9c0:	2280      	movs	r2, #128	; 0x80
 800e9c2:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e9c4:	4b59      	ldr	r3, [pc, #356]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e9ca:	4b58      	ldr	r3, [pc, #352]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800e9d0:	4b56      	ldr	r3, [pc, #344]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e9d6:	4b55      	ldr	r3, [pc, #340]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9d8:	2200      	movs	r2, #0
 800e9da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800e9dc:	4853      	ldr	r0, [pc, #332]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9de:	f7f2 ffe1 	bl	80019a4 <HAL_DMA_Init>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d000      	beq.n	800e9ea <HAL_UART_MspInit+0x176>
 800e9e8:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	4a4f      	ldr	r2, [pc, #316]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9ee:	669a      	str	r2, [r3, #104]	; 0x68
 800e9f0:	4a4e      	ldr	r2, [pc, #312]	; (800eb2c <HAL_UART_MspInit+0x2b8>)
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	2200      	movs	r2, #0
 800ea04:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	2200      	movs	r2, #0
 800ea0c:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800ea0e:	2200      	movs	r2, #0
 800ea10:	2100      	movs	r1, #0
 800ea12:	2034      	movs	r0, #52	; 0x34
 800ea14:	f7f2 ff6d 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800ea18:	2034      	movs	r0, #52	; 0x34
 800ea1a:	f7f2 ff86 	bl	800192a <HAL_NVIC_EnableIRQ>
  }
  //Iridium Peripheral
  if(huart->Instance==UART5)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	4a44      	ldr	r2, [pc, #272]	; (800eb34 <HAL_UART_MspInit+0x2c0>)
 800ea24:	4293      	cmp	r3, r2
 800ea26:	d170      	bne.n	800eb0a <HAL_UART_MspInit+0x296>
   {


     /* Peripheral clock enable */
     __HAL_RCC_UART5_CLK_ENABLE();
 800ea28:	4a3b      	ldr	r2, [pc, #236]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea2a:	4b3b      	ldr	r3, [pc, #236]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea32:	6593      	str	r3, [r2, #88]	; 0x58
 800ea34:	4b38      	ldr	r3, [pc, #224]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ea3c:	613b      	str	r3, [r7, #16]
 800ea3e:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 800ea40:	4a35      	ldr	r2, [pc, #212]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea42:	4b35      	ldr	r3, [pc, #212]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea46:	f043 0304 	orr.w	r3, r3, #4
 800ea4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ea4c:	4b32      	ldr	r3, [pc, #200]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea50:	f003 0304 	and.w	r3, r3, #4
 800ea54:	60fb      	str	r3, [r7, #12]
 800ea56:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOD_CLK_ENABLE();
 800ea58:	4a2f      	ldr	r2, [pc, #188]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea5a:	4b2f      	ldr	r3, [pc, #188]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea5e:	f043 0308 	orr.w	r3, r3, #8
 800ea62:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ea64:	4b2c      	ldr	r3, [pc, #176]	; (800eb18 <HAL_UART_MspInit+0x2a4>)
 800ea66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea68:	f003 0308 	and.w	r3, r3, #8
 800ea6c:	60bb      	str	r3, [r7, #8]
 800ea6e:	68bb      	ldr	r3, [r7, #8]
     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     GPIO_InitStruct.Pin = IR_TX_Pin;
 800ea70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ea74:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea76:	2302      	movs	r3, #2
 800ea78:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ea7e:	2303      	movs	r3, #3
 800ea80:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800ea82:	2308      	movs	r3, #8
 800ea84:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_TX_GPIO_Port, &GPIO_InitStruct);
 800ea86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ea8a:	4619      	mov	r1, r3
 800ea8c:	4824      	ldr	r0, [pc, #144]	; (800eb20 <HAL_UART_MspInit+0x2ac>)
 800ea8e:	f7f3 fadd 	bl	800204c <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = IR_RX_Pin;
 800ea92:	2304      	movs	r3, #4
 800ea94:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea96:	2302      	movs	r3, #2
 800ea98:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ea9e:	2303      	movs	r3, #3
 800eaa0:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800eaa2:	2308      	movs	r3, #8
 800eaa4:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 800eaa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eaaa:	4619      	mov	r1, r3
 800eaac:	4822      	ldr	r0, [pc, #136]	; (800eb38 <HAL_UART_MspInit+0x2c4>)
 800eaae:	f7f3 facd 	bl	800204c <HAL_GPIO_Init>

     /* UART5 DMA Init */
     /* UART5_RX Init */
     hdma_uart5_rx.Instance = DMA2_Channel2;
 800eab2:	4b22      	ldr	r3, [pc, #136]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eab4:	4a22      	ldr	r2, [pc, #136]	; (800eb40 <HAL_UART_MspInit+0x2cc>)
 800eab6:	601a      	str	r2, [r3, #0]
     hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800eab8:	4b20      	ldr	r3, [pc, #128]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eaba:	2202      	movs	r2, #2
 800eabc:	605a      	str	r2, [r3, #4]
     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800eabe:	4b1f      	ldr	r3, [pc, #124]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eac0:	2200      	movs	r2, #0
 800eac2:	609a      	str	r2, [r3, #8]
     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800eac4:	4b1d      	ldr	r3, [pc, #116]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eac6:	2200      	movs	r2, #0
 800eac8:	60da      	str	r2, [r3, #12]
     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800eaca:	4b1c      	ldr	r3, [pc, #112]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eacc:	2280      	movs	r2, #128	; 0x80
 800eace:	611a      	str	r2, [r3, #16]
     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ead0:	4b1a      	ldr	r3, [pc, #104]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800ead2:	2200      	movs	r2, #0
 800ead4:	615a      	str	r2, [r3, #20]
     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ead6:	4b19      	ldr	r3, [pc, #100]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800ead8:	2200      	movs	r2, #0
 800eada:	619a      	str	r2, [r3, #24]
     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800eadc:	4b17      	ldr	r3, [pc, #92]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eade:	2200      	movs	r2, #0
 800eae0:	61da      	str	r2, [r3, #28]
     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800eae2:	4b16      	ldr	r3, [pc, #88]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eae4:	2200      	movs	r2, #0
 800eae6:	621a      	str	r2, [r3, #32]
     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800eae8:	4814      	ldr	r0, [pc, #80]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eaea:	f7f2 ff5b 	bl	80019a4 <HAL_DMA_Init>
     {

     }

     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	4a12      	ldr	r2, [pc, #72]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eaf2:	66da      	str	r2, [r3, #108]	; 0x6c
 800eaf4:	4a11      	ldr	r2, [pc, #68]	; (800eb3c <HAL_UART_MspInit+0x2c8>)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6293      	str	r3, [r2, #40]	; 0x28

     /* UART5 interrupt Init */
     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800eafa:	2200      	movs	r2, #0
 800eafc:	2100      	movs	r1, #0
 800eafe:	2035      	movs	r0, #53	; 0x35
 800eb00:	f7f2 fef7 	bl	80018f2 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(UART5_IRQn);
 800eb04:	2035      	movs	r0, #53	; 0x35
 800eb06:	f7f2 ff10 	bl	800192a <HAL_NVIC_EnableIRQ>

   }
}
 800eb0a:	bf00      	nop
 800eb0c:	3738      	adds	r7, #56	; 0x38
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	40004400 	.word	0x40004400
 800eb18:	40021000 	.word	0x40021000
 800eb1c:	40004c00 	.word	0x40004c00
 800eb20:	48000800 	.word	0x48000800
 800eb24:	20000a74 	.word	0x20000a74
 800eb28:	40020458 	.word	0x40020458
 800eb2c:	20001c08 	.word	0x20001c08
 800eb30:	40020430 	.word	0x40020430
 800eb34:	40005000 	.word	0x40005000
 800eb38:	48000c00 	.word	0x48000c00
 800eb3c:	20003818 	.word	0x20003818
 800eb40:	4002041c 	.word	0x4002041c

0800eb44 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b082      	sub	sp, #8
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	4a26      	ldr	r2, [pc, #152]	; (800ebec <HAL_UART_MspDeInit+0xa8>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	d10d      	bne.n	800eb72 <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800eb56:	4a26      	ldr	r2, [pc, #152]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800eb58:	4b25      	ldr	r3, [pc, #148]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800eb5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800eb60:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800eb62:	210c      	movs	r1, #12
 800eb64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eb68:	f7f3 fc18 	bl	800239c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800eb6c:	2026      	movs	r0, #38	; 0x26
 800eb6e:	f7f2 feea 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	4a1f      	ldr	r2, [pc, #124]	; (800ebf4 <HAL_UART_MspDeInit+0xb0>)
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	d117      	bne.n	800ebac <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800eb7c:	4a1c      	ldr	r2, [pc, #112]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800eb7e:	4b1c      	ldr	r3, [pc, #112]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800eb80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb82:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800eb86:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800eb88:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800eb8c:	481a      	ldr	r0, [pc, #104]	; (800ebf8 <HAL_UART_MspDeInit+0xb4>)
 800eb8e:	f7f3 fc05 	bl	800239c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7f2 ffbc 	bl	8001b14 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eba0:	4618      	mov	r0, r3
 800eba2:	f7f2 ffb7 	bl	8001b14 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800eba6:	2034      	movs	r0, #52	; 0x34
 800eba8:	f7f2 fecd 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }

  //Iridium UART DeInit
  if(huart->Instance==UART5)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	4a12      	ldr	r2, [pc, #72]	; (800ebfc <HAL_UART_MspDeInit+0xb8>)
 800ebb2:	4293      	cmp	r3, r2
 800ebb4:	d116      	bne.n	800ebe4 <HAL_UART_MspDeInit+0xa0>
   {

     /* Peripheral clock disable */
     __HAL_RCC_UART5_CLK_DISABLE();
 800ebb6:	4a0e      	ldr	r2, [pc, #56]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800ebb8:	4b0d      	ldr	r3, [pc, #52]	; (800ebf0 <HAL_UART_MspDeInit+0xac>)
 800ebba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebbc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ebc0:	6593      	str	r3, [r2, #88]	; 0x58

     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     HAL_GPIO_DeInit(IR_TX_GPIO_Port, IR_TX_Pin);
 800ebc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ebc6:	480c      	ldr	r0, [pc, #48]	; (800ebf8 <HAL_UART_MspDeInit+0xb4>)
 800ebc8:	f7f3 fbe8 	bl	800239c <HAL_GPIO_DeInit>

     HAL_GPIO_DeInit(IR_RX_GPIO_Port, IR_RX_Pin);
 800ebcc:	2104      	movs	r1, #4
 800ebce:	480c      	ldr	r0, [pc, #48]	; (800ec00 <HAL_UART_MspDeInit+0xbc>)
 800ebd0:	f7f3 fbe4 	bl	800239c <HAL_GPIO_DeInit>

     /* UART5 DMA DeInit */
     HAL_DMA_DeInit(huart->hdmarx);
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ebd8:	4618      	mov	r0, r3
 800ebda:	f7f2 ff9b 	bl	8001b14 <HAL_DMA_DeInit>

     /* UART5 interrupt DeInit */
     HAL_NVIC_DisableIRQ(UART5_IRQn);
 800ebde:	2035      	movs	r0, #53	; 0x35
 800ebe0:	f7f2 feb1 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }


}
 800ebe4:	bf00      	nop
 800ebe6:	3708      	adds	r7, #8
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}
 800ebec:	40004400 	.word	0x40004400
 800ebf0:	40021000 	.word	0x40021000
 800ebf4:	40004c00 	.word	0x40004c00
 800ebf8:	48000800 	.word	0x48000800
 800ebfc:	40005000 	.word	0x40005000
 800ec00:	48000c00 	.word	0x48000c00

0800ec04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b08a      	sub	sp, #40	; 0x28
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ec0c:	f107 0314 	add.w	r3, r7, #20
 800ec10:	2200      	movs	r2, #0
 800ec12:	601a      	str	r2, [r3, #0]
 800ec14:	605a      	str	r2, [r3, #4]
 800ec16:	609a      	str	r2, [r3, #8]
 800ec18:	60da      	str	r2, [r3, #12]
 800ec1a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec24:	d130      	bne.n	800ec88 <HAL_TIM_Base_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ec26:	4a27      	ldr	r2, [pc, #156]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec28:	4b26      	ldr	r3, [pc, #152]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec2c:	f043 0301 	orr.w	r3, r3, #1
 800ec30:	6593      	str	r3, [r2, #88]	; 0x58
 800ec32:	4b24      	ldr	r3, [pc, #144]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec36:	f003 0301 	and.w	r3, r3, #1
 800ec3a:	613b      	str	r3, [r7, #16]
 800ec3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec3e:	4a21      	ldr	r2, [pc, #132]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec40:	4b20      	ldr	r3, [pc, #128]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec44:	f043 0301 	orr.w	r3, r3, #1
 800ec48:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ec4a:	4b1e      	ldr	r3, [pc, #120]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec4e:	f003 0301 	and.w	r3, r3, #1
 800ec52:	60fb      	str	r3, [r7, #12]
 800ec54:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ec56:	2302      	movs	r3, #2
 800ec58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec5a:	2302      	movs	r3, #2
 800ec5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ec62:	2300      	movs	r3, #0
 800ec64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ec66:	2301      	movs	r3, #1
 800ec68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec6a:	f107 0314 	add.w	r3, r7, #20
 800ec6e:	4619      	mov	r1, r3
 800ec70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ec74:	f7f3 f9ea 	bl	800204c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	201c      	movs	r0, #28
 800ec7e:	f7f2 fe38 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800ec82:	201c      	movs	r0, #28
 800ec84:	f7f2 fe51 	bl	800192a <HAL_NVIC_EnableIRQ>

  }
  if(htim_base->Instance==TIM3)
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	4a0e      	ldr	r2, [pc, #56]	; (800ecc8 <HAL_TIM_Base_MspInit+0xc4>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d113      	bne.n	800ecba <HAL_TIM_Base_MspInit+0xb6>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ec92:	4a0c      	ldr	r2, [pc, #48]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec94:	4b0b      	ldr	r3, [pc, #44]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800ec96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec98:	f043 0302 	orr.w	r3, r3, #2
 800ec9c:	6593      	str	r3, [r2, #88]	; 0x58
 800ec9e:	4b09      	ldr	r3, [pc, #36]	; (800ecc4 <HAL_TIM_Base_MspInit+0xc0>)
 800eca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eca2:	f003 0302 	and.w	r3, r3, #2
 800eca6:	60bb      	str	r3, [r7, #8]
 800eca8:	68bb      	ldr	r3, [r7, #8]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800ecaa:	2200      	movs	r2, #0
 800ecac:	2100      	movs	r1, #0
 800ecae:	201d      	movs	r0, #29
 800ecb0:	f7f2 fe1f 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800ecb4:	201d      	movs	r0, #29
 800ecb6:	f7f2 fe38 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800ecba:	bf00      	nop
 800ecbc:	3728      	adds	r7, #40	; 0x28
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
 800ecc2:	bf00      	nop
 800ecc4:	40021000 	.word	0x40021000
 800ecc8:	40000400 	.word	0x40000400

0800eccc <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b082      	sub	sp, #8
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ecdc:	d110      	bne.n	800ed00 <HAL_TIM_Base_MspDeInit+0x34>
  {

	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800ecde:	201c      	movs	r0, #28
 800ece0:	f7f2 fe51 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800ece4:	201c      	movs	r0, #28
 800ece6:	f7f2 fe2e 	bl	8001946 <HAL_NVIC_DisableIRQ>

    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800ecea:	4a0e      	ldr	r2, [pc, #56]	; (800ed24 <HAL_TIM_Base_MspDeInit+0x58>)
 800ecec:	4b0d      	ldr	r3, [pc, #52]	; (800ed24 <HAL_TIM_Base_MspDeInit+0x58>)
 800ecee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ecf0:	f023 0301 	bic.w	r3, r3, #1
 800ecf4:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800ecf6:	2102      	movs	r1, #2
 800ecf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ecfc:	f7f3 fb4e 	bl	800239c <HAL_GPIO_DeInit>

  }
  if(htim_base->Instance==TIM3)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4a08      	ldr	r2, [pc, #32]	; (800ed28 <HAL_TIM_Base_MspDeInit+0x5c>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d108      	bne.n	800ed1c <HAL_TIM_Base_MspDeInit+0x50>
   {

     /* Peripheral clock disable */
     __HAL_RCC_TIM3_CLK_DISABLE();
 800ed0a:	4a06      	ldr	r2, [pc, #24]	; (800ed24 <HAL_TIM_Base_MspDeInit+0x58>)
 800ed0c:	4b05      	ldr	r3, [pc, #20]	; (800ed24 <HAL_TIM_Base_MspDeInit+0x58>)
 800ed0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed10:	f023 0302 	bic.w	r3, r3, #2
 800ed14:	6593      	str	r3, [r2, #88]	; 0x58

     /* TIM3 interrupt DeInit */
     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800ed16:	201d      	movs	r0, #29
 800ed18:	f7f2 fe15 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }

}
 800ed1c:	bf00      	nop
 800ed1e:	3708      	adds	r7, #8
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}
 800ed24:	40021000 	.word	0x40021000
 800ed28:	40000400 	.word	0x40000400

0800ed2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b08c      	sub	sp, #48	; 0x30
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ed34:	f107 031c 	add.w	r3, r7, #28
 800ed38:	2200      	movs	r2, #0
 800ed3a:	601a      	str	r2, [r3, #0]
 800ed3c:	605a      	str	r2, [r3, #4]
 800ed3e:	609a      	str	r2, [r3, #8]
 800ed40:	60da      	str	r2, [r3, #12]
 800ed42:	611a      	str	r2, [r3, #16]
  //BMP280 SPI Init
  if(hspi->Instance==SPI1)
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	4a2e      	ldr	r2, [pc, #184]	; (800ee04 <HAL_SPI_MspInit+0xd8>)
 800ed4a:	4293      	cmp	r3, r2
 800ed4c:	d127      	bne.n	800ed9e <HAL_SPI_MspInit+0x72>
   {
     /* Peripheral clock enable */
     __HAL_RCC_SPI1_CLK_ENABLE();
 800ed4e:	4a2e      	ldr	r2, [pc, #184]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed50:	4b2d      	ldr	r3, [pc, #180]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ed58:	6613      	str	r3, [r2, #96]	; 0x60
 800ed5a:	4b2b      	ldr	r3, [pc, #172]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ed62:	61bb      	str	r3, [r7, #24]
 800ed64:	69bb      	ldr	r3, [r7, #24]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 800ed66:	4a28      	ldr	r2, [pc, #160]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed68:	4b27      	ldr	r3, [pc, #156]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed6c:	f043 0302 	orr.w	r3, r3, #2
 800ed70:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ed72:	4b25      	ldr	r3, [pc, #148]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800ed74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed76:	f003 0302 	and.w	r3, r3, #2
 800ed7a:	617b      	str	r3, [r7, #20]
 800ed7c:	697b      	ldr	r3, [r7, #20]
     /**SPI1 GPIO Configuration
     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
     PB4 (NJTRST)     ------> SPI1_MISO
     PB5     ------> SPI1_MOSI
     */
     GPIO_InitStruct.Pin = BMP_SPI_SCLK_PIN|BMP_SPI_MISO_PIN| BMP_SPI_MOSI_PIN;
 800ed7e:	2338      	movs	r3, #56	; 0x38
 800ed80:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ed82:	2302      	movs	r3, #2
 800ed84:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed86:	2300      	movs	r3, #0
 800ed88:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ed8a:	2303      	movs	r3, #3
 800ed8c:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800ed8e:	2305      	movs	r3, #5
 800ed90:	62fb      	str	r3, [r7, #44]	; 0x2c
     HAL_GPIO_Init(BMP_SPI_GPIO_PORT, &GPIO_InitStruct);
 800ed92:	f107 031c 	add.w	r3, r7, #28
 800ed96:	4619      	mov	r1, r3
 800ed98:	481c      	ldr	r0, [pc, #112]	; (800ee0c <HAL_SPI_MspInit+0xe0>)
 800ed9a:	f7f3 f957 	bl	800204c <HAL_GPIO_Init>
   }
  //FLASH CHIPS SPI Init
  if(hspi->Instance==SPI2)
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	4a1b      	ldr	r2, [pc, #108]	; (800ee10 <HAL_SPI_MspInit+0xe4>)
 800eda4:	4293      	cmp	r3, r2
 800eda6:	d128      	bne.n	800edfa <HAL_SPI_MspInit+0xce>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800eda8:	4a17      	ldr	r2, [pc, #92]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edaa:	4b17      	ldr	r3, [pc, #92]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800edae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800edb2:	6593      	str	r3, [r2, #88]	; 0x58
 800edb4:	4b14      	ldr	r3, [pc, #80]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800edb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800edbc:	613b      	str	r3, [r7, #16]
 800edbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800edc0:	4a11      	ldr	r2, [pc, #68]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edc2:	4b11      	ldr	r3, [pc, #68]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800edc6:	f043 0302 	orr.w	r3, r3, #2
 800edca:	64d3      	str	r3, [r2, #76]	; 0x4c
 800edcc:	4b0e      	ldr	r3, [pc, #56]	; (800ee08 <HAL_SPI_MspInit+0xdc>)
 800edce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800edd0:	f003 0302 	and.w	r3, r3, #2
 800edd4:	60fb      	str	r3, [r7, #12]
 800edd6:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800edd8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800eddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800edde:	2302      	movs	r3, #2
 800ede0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ede2:	2300      	movs	r3, #0
 800ede4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ede6:	2303      	movs	r3, #3
 800ede8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800edea:	2305      	movs	r3, #5
 800edec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800edee:	f107 031c 	add.w	r3, r7, #28
 800edf2:	4619      	mov	r1, r3
 800edf4:	4805      	ldr	r0, [pc, #20]	; (800ee0c <HAL_SPI_MspInit+0xe0>)
 800edf6:	f7f3 f929 	bl	800204c <HAL_GPIO_Init>

  }

}
 800edfa:	bf00      	nop
 800edfc:	3730      	adds	r7, #48	; 0x30
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}
 800ee02:	bf00      	nop
 800ee04:	40013000 	.word	0x40013000
 800ee08:	40021000 	.word	0x40021000
 800ee0c:	48000400 	.word	0x48000400
 800ee10:	40003800 	.word	0x40003800

0800ee14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b08a      	sub	sp, #40	; 0x28
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ee1c:	f107 0314 	add.w	r3, r7, #20
 800ee20:	2200      	movs	r2, #0
 800ee22:	601a      	str	r2, [r3, #0]
 800ee24:	605a      	str	r2, [r3, #4]
 800ee26:	609a      	str	r2, [r3, #8]
 800ee28:	60da      	str	r2, [r3, #12]
 800ee2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	4a1c      	ldr	r2, [pc, #112]	; (800eea4 <HAL_I2C_MspInit+0x90>)
 800ee32:	4293      	cmp	r3, r2
 800ee34:	d131      	bne.n	800ee9a <HAL_I2C_MspInit+0x86>
  {

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee36:	4a1c      	ldr	r2, [pc, #112]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee38:	4b1b      	ldr	r3, [pc, #108]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee3c:	f043 0302 	orr.w	r3, r3, #2
 800ee40:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ee42:	4b19      	ldr	r3, [pc, #100]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee46:	f003 0302 	and.w	r3, r3, #2
 800ee4a:	613b      	str	r3, [r7, #16]
 800ee4c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800ee4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ee54:	2312      	movs	r3, #18
 800ee56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ee5c:	2303      	movs	r3, #3
 800ee5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800ee60:	2304      	movs	r3, #4
 800ee62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800ee64:	f107 0314 	add.w	r3, r7, #20
 800ee68:	4619      	mov	r1, r3
 800ee6a:	4810      	ldr	r0, [pc, #64]	; (800eeac <HAL_I2C_MspInit+0x98>)
 800ee6c:	f7f3 f8ee 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800ee70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ee74:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800ee76:	f107 0314 	add.w	r3, r7, #20
 800ee7a:	4619      	mov	r1, r3
 800ee7c:	480b      	ldr	r0, [pc, #44]	; (800eeac <HAL_I2C_MspInit+0x98>)
 800ee7e:	f7f3 f8e5 	bl	800204c <HAL_GPIO_Init>
    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800ee82:	4a09      	ldr	r2, [pc, #36]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee84:	4b08      	ldr	r3, [pc, #32]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ee8c:	6593      	str	r3, [r2, #88]	; 0x58
 800ee8e:	4b06      	ldr	r3, [pc, #24]	; (800eea8 <HAL_I2C_MspInit+0x94>)
 800ee90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ee96:	60fb      	str	r3, [r7, #12]
 800ee98:	68fb      	ldr	r3, [r7, #12]

  }

}
 800ee9a:	bf00      	nop
 800ee9c:	3728      	adds	r7, #40	; 0x28
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}
 800eea2:	bf00      	nop
 800eea4:	40005800 	.word	0x40005800
 800eea8:	40021000 	.word	0x40021000
 800eeac:	48000400 	.word	0x48000400

0800eeb0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b088      	sub	sp, #32
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	4a15      	ldr	r2, [pc, #84]	; (800ef14 <HAL_I2C_MspDeInit+0x64>)
 800eebe:	4293      	cmp	r3, r2
 800eec0:	d123      	bne.n	800ef0a <HAL_I2C_MspDeInit+0x5a>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800eec2:	4a15      	ldr	r2, [pc, #84]	; (800ef18 <HAL_I2C_MspDeInit+0x68>)
 800eec4:	4b14      	ldr	r3, [pc, #80]	; (800ef18 <HAL_I2C_MspDeInit+0x68>)
 800eec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eec8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800eecc:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eece:	f107 030c 	add.w	r3, r7, #12
 800eed2:	2200      	movs	r2, #0
 800eed4:	601a      	str	r2, [r3, #0]
 800eed6:	605a      	str	r2, [r3, #4]
 800eed8:	609a      	str	r2, [r3, #8]
 800eeda:	60da      	str	r2, [r3, #12]
 800eedc:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800eede:	2303      	movs	r3, #3
 800eee0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eee2:	2300      	movs	r3, #0
 800eee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800eee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eeea:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800eeec:	f107 030c 	add.w	r3, r7, #12
 800eef0:	4619      	mov	r1, r3
 800eef2:	480a      	ldr	r0, [pc, #40]	; (800ef1c <HAL_I2C_MspDeInit+0x6c>)
 800eef4:	f7f3 f8aa 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800eef8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800eefc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800eefe:	f107 030c 	add.w	r3, r7, #12
 800ef02:	4619      	mov	r1, r3
 800ef04:	4805      	ldr	r0, [pc, #20]	; (800ef1c <HAL_I2C_MspDeInit+0x6c>)
 800ef06:	f7f3 f8a1 	bl	800204c <HAL_GPIO_Init>

  }

}
 800ef0a:	bf00      	nop
 800ef0c:	3720      	adds	r7, #32
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}
 800ef12:	bf00      	nop
 800ef14:	40005800 	.word	0x40005800
 800ef18:	40021000 	.word	0x40021000
 800ef1c:	48000400 	.word	0x48000400

0800ef20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ef20:	b480      	push	{r7}
 800ef22:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 800ef24:	bf00      	nop
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bc80      	pop	{r7}
 800ef2a:	4770      	bx	lr

0800ef2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ef2c:	b480      	push	{r7}
 800ef2e:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 800ef30:	e7fe      	b.n	800ef30 <HardFault_Handler+0x4>

0800ef32 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ef32:	b480      	push	{r7}
 800ef34:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 800ef36:	e7fe      	b.n	800ef36 <MemManage_Handler+0x4>

0800ef38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 800ef3c:	e7fe      	b.n	800ef3c <BusFault_Handler+0x4>

0800ef3e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ef3e:	b480      	push	{r7}
 800ef40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 800ef42:	e7fe      	b.n	800ef42 <UsageFault_Handler+0x4>

0800ef44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ef44:	b480      	push	{r7}
 800ef46:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 800ef48:	bf00      	nop
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bc80      	pop	{r7}
 800ef4e:	4770      	bx	lr

0800ef50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ef50:	b480      	push	{r7}
 800ef52:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 800ef54:	bf00      	nop
 800ef56:	46bd      	mov	sp, r7
 800ef58:	bc80      	pop	{r7}
 800ef5a:	4770      	bx	lr

0800ef5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 800ef60:	bf00      	nop
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bc80      	pop	{r7}
 800ef66:	4770      	bx	lr

0800ef68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 800ef6c:	f7f2 fb4e 	bl	800160c <HAL_IncTick>

}
 800ef70:	bf00      	nop
 800ef72:	bd80      	pop	{r7, pc}

0800ef74 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800ef74:	b580      	push	{r7, lr}
 800ef76:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800ef78:	4802      	ldr	r0, [pc, #8]	; (800ef84 <RTC_WKUP_IRQHandler+0x10>)
 800ef7a:	f7f6 f9c7 	bl	800530c <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 800ef7e:	bf00      	nop
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	20003900 	.word	0x20003900

0800ef88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 800ef8c:	4b05      	ldr	r3, [pc, #20]	; (800efa4 <TIM2_IRQHandler+0x1c>)
 800ef8e:	689b      	ldr	r3, [r3, #8]
 800ef90:	4618      	mov	r0, r3
 800ef92:	f7fc fa9d 	bl	800b4d0 <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 800ef96:	4b03      	ldr	r3, [pc, #12]	; (800efa4 <TIM2_IRQHandler+0x1c>)
 800ef98:	689b      	ldr	r3, [r3, #8]
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	f7f7 fb7a 	bl	8006694 <HAL_TIM_IRQHandler>

}
 800efa0:	bf00      	nop
 800efa2:	bd80      	pop	{r7, pc}
 800efa4:	20000ac0 	.word	0x20000ac0

0800efa8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	USART_RTO_IRQHandler(&htim3);
 800efac:	4803      	ldr	r0, [pc, #12]	; (800efbc <TIM3_IRQHandler+0x14>)
 800efae:	f7fd fee9 	bl	800cd84 <USART_RTO_IRQHandler>
	HAL_TIM_IRQHandler(&htim3);
 800efb2:	4802      	ldr	r0, [pc, #8]	; (800efbc <TIM3_IRQHandler+0x14>)
 800efb4:	f7f7 fb6e 	bl	8006694 <HAL_TIM_IRQHandler>
}
 800efb8:	bf00      	nop
 800efba:	bd80      	pop	{r7, pc}
 800efbc:	20003700 	.word	0x20003700

0800efc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800efc4:	4802      	ldr	r0, [pc, #8]	; (800efd0 <USART2_IRQHandler+0x10>)
 800efc6:	f7f9 f9c3 	bl	8008350 <HAL_UART_IRQHandler>

}
 800efca:	bf00      	nop
 800efcc:	bd80      	pop	{r7, pc}
 800efce:	bf00      	nop
 800efd0:	2000387c 	.word	0x2000387c

0800efd4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 800efd8:	4802      	ldr	r0, [pc, #8]	; (800efe4 <UART4_IRQHandler+0x10>)
 800efda:	f7fc fc25 	bl	800b828 <USART_GPS_IRQHandler>

}
 800efde:	bf00      	nop
 800efe0:	bd80      	pop	{r7, pc}
 800efe2:	bf00      	nop
 800efe4:	20000ac0 	.word	0x20000ac0

0800efe8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  USART_Iridium_IRQHandler(&huart5);
 800efec:	4802      	ldr	r0, [pc, #8]	; (800eff8 <UART5_IRQHandler+0x10>)
 800efee:	f7fd ff21 	bl	800ce34 <USART_Iridium_IRQHandler>
}
 800eff2:	bf00      	nop
 800eff4:	bd80      	pop	{r7, pc}
 800eff6:	bf00      	nop
 800eff8:	20003748 	.word	0x20003748

0800effc <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800f000:	4803      	ldr	r0, [pc, #12]	; (800f010 <DMA2_Channel2_IRQHandler+0x14>)
 800f002:	f7f2 ff3a 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_Periph_IRQHandler(&huart5);
 800f006:	4803      	ldr	r0, [pc, #12]	; (800f014 <DMA2_Channel2_IRQHandler+0x18>)
 800f008:	f7fd fdd2 	bl	800cbb0 <DMA_Iridium_Periph_IRQHandler>
}
 800f00c:	bf00      	nop
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	20003818 	.word	0x20003818
 800f014:	20003748 	.word	0x20003748

0800f018 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800f01c:	4802      	ldr	r0, [pc, #8]	; (800f028 <DMA2_Channel3_IRQHandler+0x10>)
 800f01e:	f7f2 ff2c 	bl	8001e7a <HAL_DMA_IRQHandler>

}
 800f022:	bf00      	nop
 800f024:	bd80      	pop	{r7, pc}
 800f026:	bf00      	nop
 800f028:	20001c08 	.word	0x20001c08

0800f02c <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 800f030:	4802      	ldr	r0, [pc, #8]	; (800f03c <DMA2_Channel5_IRQHandler+0x10>)
 800f032:	f7fc fb59 	bl	800b6e8 <DMA_GNSS_Periph_IRQHandler>
}
 800f036:	bf00      	nop
 800f038:	bd80      	pop	{r7, pc}
 800f03a:	bf00      	nop
 800f03c:	20000ac0 	.word	0x20000ac0

0800f040 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800f044:	4803      	ldr	r0, [pc, #12]	; (800f054 <DMA1_Channel1_IRQHandler+0x14>)
 800f046:	f7f2 ff18 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 800f04a:	4803      	ldr	r0, [pc, #12]	; (800f058 <DMA1_Channel1_IRQHandler+0x18>)
 800f04c:	f7fc fa74 	bl	800b538 <DMA_GNSS_MEM_IRQHandler>

}
 800f050:	bf00      	nop
 800f052:	bd80      	pop	{r7, pc}
 800f054:	20000af8 	.word	0x20000af8
 800f058:	20000ac0 	.word	0x20000ac0

0800f05c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800f05c:	b580      	push	{r7, lr}
 800f05e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 800f060:	4803      	ldr	r0, [pc, #12]	; (800f070 <DMA1_Channel2_IRQHandler+0x14>)
 800f062:	f7f2 ff0a 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_MEM_IRQHandler(&hdma_memtomem_dma1_channel2);
 800f066:	4802      	ldr	r0, [pc, #8]	; (800f070 <DMA1_Channel2_IRQHandler+0x14>)
 800f068:	f7fd fe18 	bl	800cc9c <DMA_Iridium_MEM_IRQHandler>

}
 800f06c:	bf00      	nop
 800f06e:	bd80      	pop	{r7, pc}
 800f070:	200037cc 	.word	0x200037cc

0800f074 <EXTI15_10_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */
void EXTI15_10_IRQHandler(void)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 800f078:	4b07      	ldr	r3, [pc, #28]	; (800f098 <EXTI15_10_IRQHandler+0x24>)
 800f07a:	695b      	ldr	r3, [r3, #20]
 800f07c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f080:	2b00      	cmp	r3, #0
 800f082:	d005      	beq.n	800f090 <EXTI15_10_IRQHandler+0x1c>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 800f084:	4b04      	ldr	r3, [pc, #16]	; (800f098 <EXTI15_10_IRQHandler+0x24>)
 800f086:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f08a:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event
		Routine_ASYNC_IRIDIUM_RX();
 800f08c:	f7fe fc88 	bl	800d9a0 <Routine_ASYNC_IRIDIUM_RX>
	}

	/* Iridium Control Pin Handlers */

	Iridium_ControlPin_IRQHandler();
 800f090:	f7fd ffbe 	bl	800d010 <Iridium_ControlPin_IRQHandler>
}
 800f094:	bf00      	nop
 800f096:	bd80      	pop	{r7, pc}
 800f098:	40010400 	.word	0x40010400

0800f09c <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 800f0a0:	4b06      	ldr	r3, [pc, #24]	; (800f0bc <EXTI9_5_IRQHandler+0x20>)
 800f0a2:	695b      	ldr	r3, [r3, #20]
 800f0a4:	f003 0320 	and.w	r3, r3, #32
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d004      	beq.n	800f0b6 <EXTI9_5_IRQHandler+0x1a>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 800f0ac:	4b03      	ldr	r3, [pc, #12]	; (800f0bc <EXTI9_5_IRQHandler+0x20>)
 800f0ae:	2220      	movs	r2, #32
 800f0b0:	615a      	str	r2, [r3, #20]

		//ROUTINE START
		Routine_Async_IMUevent_Sample();
 800f0b2:	f7fe fc9b 	bl	800d9ec <Routine_Async_IMUevent_Sample>
	}

}
 800f0b6:	bf00      	nop
 800f0b8:	bd80      	pop	{r7, pc}
 800f0ba:	bf00      	nop
 800f0bc:	40010400 	.word	0x40010400

0800f0c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800f0c0:	b590      	push	{r4, r7, lr}
 800f0c2:	b087      	sub	sp, #28
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	60f8      	str	r0, [r7, #12]
 800f0c8:	60b9      	str	r1, [r7, #8]
 800f0ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	617b      	str	r3, [r7, #20]
 800f0d0:	e00a      	b.n	800f0e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800f0d2:	68bc      	ldr	r4, [r7, #8]
 800f0d4:	1c63      	adds	r3, r4, #1
 800f0d6:	60bb      	str	r3, [r7, #8]
 800f0d8:	f3af 8000 	nop.w
 800f0dc:	4603      	mov	r3, r0
 800f0de:	b2db      	uxtb	r3, r3
 800f0e0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	3301      	adds	r3, #1
 800f0e6:	617b      	str	r3, [r7, #20]
 800f0e8:	697a      	ldr	r2, [r7, #20]
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	dbf0      	blt.n	800f0d2 <_read+0x12>
	}

return len;
 800f0f0:	687b      	ldr	r3, [r7, #4]
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	371c      	adds	r7, #28
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd90      	pop	{r4, r7, pc}

0800f0fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800f0fa:	b580      	push	{r7, lr}
 800f0fc:	b086      	sub	sp, #24
 800f0fe:	af00      	add	r7, sp, #0
 800f100:	60f8      	str	r0, [r7, #12]
 800f102:	60b9      	str	r1, [r7, #8]
 800f104:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f106:	2300      	movs	r3, #0
 800f108:	617b      	str	r3, [r7, #20]
 800f10a:	e009      	b.n	800f120 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	1c5a      	adds	r2, r3, #1
 800f110:	60ba      	str	r2, [r7, #8]
 800f112:	781b      	ldrb	r3, [r3, #0]
 800f114:	4618      	mov	r0, r3
 800f116:	f7fe f9eb 	bl	800d4f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	3301      	adds	r3, #1
 800f11e:	617b      	str	r3, [r7, #20]
 800f120:	697a      	ldr	r2, [r7, #20]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	429a      	cmp	r2, r3
 800f126:	dbf1      	blt.n	800f10c <_write+0x12>
	}
	return len;
 800f128:	687b      	ldr	r3, [r7, #4]
}
 800f12a:	4618      	mov	r0, r3
 800f12c:	3718      	adds	r7, #24
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
	...

0800f134 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b084      	sub	sp, #16
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800f13c:	4b11      	ldr	r3, [pc, #68]	; (800f184 <_sbrk+0x50>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d102      	bne.n	800f14a <_sbrk+0x16>
		heap_end = &end;
 800f144:	4b0f      	ldr	r3, [pc, #60]	; (800f184 <_sbrk+0x50>)
 800f146:	4a10      	ldr	r2, [pc, #64]	; (800f188 <_sbrk+0x54>)
 800f148:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800f14a:	4b0e      	ldr	r3, [pc, #56]	; (800f184 <_sbrk+0x50>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800f150:	4b0c      	ldr	r3, [pc, #48]	; (800f184 <_sbrk+0x50>)
 800f152:	681a      	ldr	r2, [r3, #0]
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4413      	add	r3, r2
 800f158:	466a      	mov	r2, sp
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d907      	bls.n	800f16e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800f15e:	f000 f879 	bl	800f254 <__errno>
 800f162:	4602      	mov	r2, r0
 800f164:	230c      	movs	r3, #12
 800f166:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800f168:	f04f 33ff 	mov.w	r3, #4294967295
 800f16c:	e006      	b.n	800f17c <_sbrk+0x48>
	}

	heap_end += incr;
 800f16e:	4b05      	ldr	r3, [pc, #20]	; (800f184 <_sbrk+0x50>)
 800f170:	681a      	ldr	r2, [r3, #0]
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	4413      	add	r3, r2
 800f176:	4a03      	ldr	r2, [pc, #12]	; (800f184 <_sbrk+0x50>)
 800f178:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800f17a:	68fb      	ldr	r3, [r7, #12]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3710      	adds	r7, #16
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}
 800f184:	20000928 	.word	0x20000928
 800f188:	20003934 	.word	0x20003934

0800f18c <_close>:

int _close(int file)
{
 800f18c:	b480      	push	{r7}
 800f18e:	b083      	sub	sp, #12
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
	return -1;
 800f194:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f198:	4618      	mov	r0, r3
 800f19a:	370c      	adds	r7, #12
 800f19c:	46bd      	mov	sp, r7
 800f19e:	bc80      	pop	{r7}
 800f1a0:	4770      	bx	lr

0800f1a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800f1a2:	b480      	push	{r7}
 800f1a4:	b083      	sub	sp, #12
 800f1a6:	af00      	add	r7, sp, #0
 800f1a8:	6078      	str	r0, [r7, #4]
 800f1aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f1b2:	605a      	str	r2, [r3, #4]
	return 0;
 800f1b4:	2300      	movs	r3, #0
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	370c      	adds	r7, #12
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bc80      	pop	{r7}
 800f1be:	4770      	bx	lr

0800f1c0 <_isatty>:

int _isatty(int file)
{
 800f1c0:	b480      	push	{r7}
 800f1c2:	b083      	sub	sp, #12
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
	return 1;
 800f1c8:	2301      	movs	r3, #1
}
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	370c      	adds	r7, #12
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bc80      	pop	{r7}
 800f1d2:	4770      	bx	lr

0800f1d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b085      	sub	sp, #20
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	60f8      	str	r0, [r7, #12]
 800f1dc:	60b9      	str	r1, [r7, #8]
 800f1de:	607a      	str	r2, [r7, #4]
	return 0;
 800f1e0:	2300      	movs	r3, #0
}
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	3714      	adds	r7, #20
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	bc80      	pop	{r7}
 800f1ea:	4770      	bx	lr

0800f1ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800f1f0:	4a12      	ldr	r2, [pc, #72]	; (800f23c <SystemInit+0x50>)
 800f1f2:	4b12      	ldr	r3, [pc, #72]	; (800f23c <SystemInit+0x50>)
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f043 0301 	orr.w	r3, r3, #1
 800f1fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800f1fc:	4b0f      	ldr	r3, [pc, #60]	; (800f23c <SystemInit+0x50>)
 800f1fe:	2200      	movs	r2, #0
 800f200:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800f202:	4a0e      	ldr	r2, [pc, #56]	; (800f23c <SystemInit+0x50>)
 800f204:	4b0d      	ldr	r3, [pc, #52]	; (800f23c <SystemInit+0x50>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800f20c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800f210:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800f212:	4b0a      	ldr	r3, [pc, #40]	; (800f23c <SystemInit+0x50>)
 800f214:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f218:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800f21a:	4a08      	ldr	r2, [pc, #32]	; (800f23c <SystemInit+0x50>)
 800f21c:	4b07      	ldr	r3, [pc, #28]	; (800f23c <SystemInit+0x50>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f224:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800f226:	4b05      	ldr	r3, [pc, #20]	; (800f23c <SystemInit+0x50>)
 800f228:	2200      	movs	r2, #0
 800f22a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f22c:	4b04      	ldr	r3, [pc, #16]	; (800f240 <SystemInit+0x54>)
 800f22e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800f232:	609a      	str	r2, [r3, #8]
#endif
}
 800f234:	bf00      	nop
 800f236:	46bd      	mov	sp, r7
 800f238:	bc80      	pop	{r7}
 800f23a:	4770      	bx	lr
 800f23c:	40021000 	.word	0x40021000
 800f240:	e000ed00 	.word	0xe000ed00

0800f244 <atof>:
 800f244:	2100      	movs	r1, #0
 800f246:	f001 bd6b 	b.w	8010d20 <strtod>

0800f24a <atoi>:
 800f24a:	220a      	movs	r2, #10
 800f24c:	2100      	movs	r1, #0
 800f24e:	f001 be61 	b.w	8010f14 <strtol>
	...

0800f254 <__errno>:
 800f254:	4b01      	ldr	r3, [pc, #4]	; (800f25c <__errno+0x8>)
 800f256:	6818      	ldr	r0, [r3, #0]
 800f258:	4770      	bx	lr
 800f25a:	bf00      	nop
 800f25c:	20000014 	.word	0x20000014

0800f260 <__libc_init_array>:
 800f260:	b570      	push	{r4, r5, r6, lr}
 800f262:	4e0d      	ldr	r6, [pc, #52]	; (800f298 <__libc_init_array+0x38>)
 800f264:	4c0d      	ldr	r4, [pc, #52]	; (800f29c <__libc_init_array+0x3c>)
 800f266:	1ba4      	subs	r4, r4, r6
 800f268:	10a4      	asrs	r4, r4, #2
 800f26a:	2500      	movs	r5, #0
 800f26c:	42a5      	cmp	r5, r4
 800f26e:	d109      	bne.n	800f284 <__libc_init_array+0x24>
 800f270:	4e0b      	ldr	r6, [pc, #44]	; (800f2a0 <__libc_init_array+0x40>)
 800f272:	4c0c      	ldr	r4, [pc, #48]	; (800f2a4 <__libc_init_array+0x44>)
 800f274:	f008 f86c 	bl	8017350 <_init>
 800f278:	1ba4      	subs	r4, r4, r6
 800f27a:	10a4      	asrs	r4, r4, #2
 800f27c:	2500      	movs	r5, #0
 800f27e:	42a5      	cmp	r5, r4
 800f280:	d105      	bne.n	800f28e <__libc_init_array+0x2e>
 800f282:	bd70      	pop	{r4, r5, r6, pc}
 800f284:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f288:	4798      	blx	r3
 800f28a:	3501      	adds	r5, #1
 800f28c:	e7ee      	b.n	800f26c <__libc_init_array+0xc>
 800f28e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f292:	4798      	blx	r3
 800f294:	3501      	adds	r5, #1
 800f296:	e7f2      	b.n	800f27e <__libc_init_array+0x1e>
 800f298:	08017ef0 	.word	0x08017ef0
 800f29c:	08017ef0 	.word	0x08017ef0
 800f2a0:	08017ef0 	.word	0x08017ef0
 800f2a4:	08017ef4 	.word	0x08017ef4

0800f2a8 <localtime>:
 800f2a8:	b538      	push	{r3, r4, r5, lr}
 800f2aa:	4b07      	ldr	r3, [pc, #28]	; (800f2c8 <localtime+0x20>)
 800f2ac:	681c      	ldr	r4, [r3, #0]
 800f2ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f2b0:	4605      	mov	r5, r0
 800f2b2:	b91b      	cbnz	r3, 800f2bc <localtime+0x14>
 800f2b4:	2024      	movs	r0, #36	; 0x24
 800f2b6:	f000 f8ed 	bl	800f494 <malloc>
 800f2ba:	63e0      	str	r0, [r4, #60]	; 0x3c
 800f2bc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f2be:	4628      	mov	r0, r5
 800f2c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2c4:	f000 b802 	b.w	800f2cc <localtime_r>
 800f2c8:	20000014 	.word	0x20000014

0800f2cc <localtime_r>:
 800f2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2d0:	460c      	mov	r4, r1
 800f2d2:	4680      	mov	r8, r0
 800f2d4:	f005 ff4a 	bl	801516c <__gettzinfo>
 800f2d8:	4621      	mov	r1, r4
 800f2da:	4607      	mov	r7, r0
 800f2dc:	4640      	mov	r0, r8
 800f2de:	f005 ff49 	bl	8015174 <gmtime_r>
 800f2e2:	6946      	ldr	r6, [r0, #20]
 800f2e4:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800f2e8:	07b3      	lsls	r3, r6, #30
 800f2ea:	4604      	mov	r4, r0
 800f2ec:	d105      	bne.n	800f2fa <localtime_r+0x2e>
 800f2ee:	2264      	movs	r2, #100	; 0x64
 800f2f0:	fb96 f3f2 	sdiv	r3, r6, r2
 800f2f4:	fb02 6313 	mls	r3, r2, r3, r6
 800f2f8:	b9fb      	cbnz	r3, 800f33a <localtime_r+0x6e>
 800f2fa:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f2fe:	fb96 f5f3 	sdiv	r5, r6, r3
 800f302:	fb03 6515 	mls	r5, r3, r5, r6
 800f306:	fab5 f585 	clz	r5, r5
 800f30a:	096d      	lsrs	r5, r5, #5
 800f30c:	4b5f      	ldr	r3, [pc, #380]	; (800f48c <localtime_r+0x1c0>)
 800f30e:	2230      	movs	r2, #48	; 0x30
 800f310:	fb02 3505 	mla	r5, r2, r5, r3
 800f314:	f002 fea0 	bl	8012058 <__tz_lock>
 800f318:	f002 feaa 	bl	8012070 <_tzset_unlocked>
 800f31c:	4b5c      	ldr	r3, [pc, #368]	; (800f490 <localtime_r+0x1c4>)
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	b1e3      	cbz	r3, 800f35c <localtime_r+0x90>
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	429e      	cmp	r6, r3
 800f326:	d10a      	bne.n	800f33e <localtime_r+0x72>
 800f328:	6839      	ldr	r1, [r7, #0]
 800f32a:	f8d8 3000 	ldr.w	r3, [r8]
 800f32e:	69fa      	ldr	r2, [r7, #28]
 800f330:	b969      	cbnz	r1, 800f34e <localtime_r+0x82>
 800f332:	4293      	cmp	r3, r2
 800f334:	db0d      	blt.n	800f352 <localtime_r+0x86>
 800f336:	2301      	movs	r3, #1
 800f338:	e010      	b.n	800f35c <localtime_r+0x90>
 800f33a:	2501      	movs	r5, #1
 800f33c:	e7e6      	b.n	800f30c <localtime_r+0x40>
 800f33e:	4630      	mov	r0, r6
 800f340:	f002 fde2 	bl	8011f08 <__tzcalc_limits>
 800f344:	2800      	cmp	r0, #0
 800f346:	d1ef      	bne.n	800f328 <localtime_r+0x5c>
 800f348:	f04f 33ff 	mov.w	r3, #4294967295
 800f34c:	e006      	b.n	800f35c <localtime_r+0x90>
 800f34e:	4293      	cmp	r3, r2
 800f350:	db55      	blt.n	800f3fe <localtime_r+0x132>
 800f352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f354:	4293      	cmp	r3, r2
 800f356:	bfac      	ite	ge
 800f358:	2300      	movge	r3, #0
 800f35a:	2301      	movlt	r3, #1
 800f35c:	6223      	str	r3, [r4, #32]
 800f35e:	6a23      	ldr	r3, [r4, #32]
 800f360:	2b01      	cmp	r3, #1
 800f362:	bf0c      	ite	eq
 800f364:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800f366:	6a39      	ldrne	r1, [r7, #32]
 800f368:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800f36c:	203c      	movs	r0, #60	; 0x3c
 800f36e:	fb91 f6f3 	sdiv	r6, r1, r3
 800f372:	fb03 1316 	mls	r3, r3, r6, r1
 800f376:	6861      	ldr	r1, [r4, #4]
 800f378:	fb93 f2f0 	sdiv	r2, r3, r0
 800f37c:	fb00 3012 	mls	r0, r0, r2, r3
 800f380:	6823      	ldr	r3, [r4, #0]
 800f382:	1a89      	subs	r1, r1, r2
 800f384:	68a2      	ldr	r2, [r4, #8]
 800f386:	6061      	str	r1, [r4, #4]
 800f388:	1a1b      	subs	r3, r3, r0
 800f38a:	1b92      	subs	r2, r2, r6
 800f38c:	2b3b      	cmp	r3, #59	; 0x3b
 800f38e:	6023      	str	r3, [r4, #0]
 800f390:	60a2      	str	r2, [r4, #8]
 800f392:	dd36      	ble.n	800f402 <localtime_r+0x136>
 800f394:	3101      	adds	r1, #1
 800f396:	6061      	str	r1, [r4, #4]
 800f398:	3b3c      	subs	r3, #60	; 0x3c
 800f39a:	6023      	str	r3, [r4, #0]
 800f39c:	6863      	ldr	r3, [r4, #4]
 800f39e:	2b3b      	cmp	r3, #59	; 0x3b
 800f3a0:	dd35      	ble.n	800f40e <localtime_r+0x142>
 800f3a2:	3201      	adds	r2, #1
 800f3a4:	60a2      	str	r2, [r4, #8]
 800f3a6:	3b3c      	subs	r3, #60	; 0x3c
 800f3a8:	6063      	str	r3, [r4, #4]
 800f3aa:	68a3      	ldr	r3, [r4, #8]
 800f3ac:	2b17      	cmp	r3, #23
 800f3ae:	dd34      	ble.n	800f41a <localtime_r+0x14e>
 800f3b0:	69e2      	ldr	r2, [r4, #28]
 800f3b2:	3201      	adds	r2, #1
 800f3b4:	61e2      	str	r2, [r4, #28]
 800f3b6:	69a2      	ldr	r2, [r4, #24]
 800f3b8:	3201      	adds	r2, #1
 800f3ba:	2a06      	cmp	r2, #6
 800f3bc:	bfc8      	it	gt
 800f3be:	2200      	movgt	r2, #0
 800f3c0:	61a2      	str	r2, [r4, #24]
 800f3c2:	68e2      	ldr	r2, [r4, #12]
 800f3c4:	3b18      	subs	r3, #24
 800f3c6:	3201      	adds	r2, #1
 800f3c8:	60a3      	str	r3, [r4, #8]
 800f3ca:	6923      	ldr	r3, [r4, #16]
 800f3cc:	60e2      	str	r2, [r4, #12]
 800f3ce:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800f3d2:	428a      	cmp	r2, r1
 800f3d4:	dd0e      	ble.n	800f3f4 <localtime_r+0x128>
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	2b0c      	cmp	r3, #12
 800f3da:	bf0c      	ite	eq
 800f3dc:	6963      	ldreq	r3, [r4, #20]
 800f3de:	6123      	strne	r3, [r4, #16]
 800f3e0:	eba2 0201 	sub.w	r2, r2, r1
 800f3e4:	60e2      	str	r2, [r4, #12]
 800f3e6:	bf01      	itttt	eq
 800f3e8:	3301      	addeq	r3, #1
 800f3ea:	2200      	moveq	r2, #0
 800f3ec:	6122      	streq	r2, [r4, #16]
 800f3ee:	6163      	streq	r3, [r4, #20]
 800f3f0:	bf08      	it	eq
 800f3f2:	61e2      	streq	r2, [r4, #28]
 800f3f4:	f002 fe36 	bl	8012064 <__tz_unlock>
 800f3f8:	4620      	mov	r0, r4
 800f3fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3fe:	2300      	movs	r3, #0
 800f400:	e7ac      	b.n	800f35c <localtime_r+0x90>
 800f402:	2b00      	cmp	r3, #0
 800f404:	daca      	bge.n	800f39c <localtime_r+0xd0>
 800f406:	3901      	subs	r1, #1
 800f408:	6061      	str	r1, [r4, #4]
 800f40a:	333c      	adds	r3, #60	; 0x3c
 800f40c:	e7c5      	b.n	800f39a <localtime_r+0xce>
 800f40e:	2b00      	cmp	r3, #0
 800f410:	dacb      	bge.n	800f3aa <localtime_r+0xde>
 800f412:	3a01      	subs	r2, #1
 800f414:	60a2      	str	r2, [r4, #8]
 800f416:	333c      	adds	r3, #60	; 0x3c
 800f418:	e7c6      	b.n	800f3a8 <localtime_r+0xdc>
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	daea      	bge.n	800f3f4 <localtime_r+0x128>
 800f41e:	69e2      	ldr	r2, [r4, #28]
 800f420:	3a01      	subs	r2, #1
 800f422:	61e2      	str	r2, [r4, #28]
 800f424:	69a2      	ldr	r2, [r4, #24]
 800f426:	3a01      	subs	r2, #1
 800f428:	bf48      	it	mi
 800f42a:	2206      	movmi	r2, #6
 800f42c:	61a2      	str	r2, [r4, #24]
 800f42e:	68e2      	ldr	r2, [r4, #12]
 800f430:	3318      	adds	r3, #24
 800f432:	3a01      	subs	r2, #1
 800f434:	60e2      	str	r2, [r4, #12]
 800f436:	60a3      	str	r3, [r4, #8]
 800f438:	2a00      	cmp	r2, #0
 800f43a:	d1db      	bne.n	800f3f4 <localtime_r+0x128>
 800f43c:	6923      	ldr	r3, [r4, #16]
 800f43e:	3b01      	subs	r3, #1
 800f440:	d405      	bmi.n	800f44e <localtime_r+0x182>
 800f442:	6123      	str	r3, [r4, #16]
 800f444:	6923      	ldr	r3, [r4, #16]
 800f446:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800f44a:	60e3      	str	r3, [r4, #12]
 800f44c:	e7d2      	b.n	800f3f4 <localtime_r+0x128>
 800f44e:	230b      	movs	r3, #11
 800f450:	6123      	str	r3, [r4, #16]
 800f452:	6963      	ldr	r3, [r4, #20]
 800f454:	1e5a      	subs	r2, r3, #1
 800f456:	f012 0f03 	tst.w	r2, #3
 800f45a:	6162      	str	r2, [r4, #20]
 800f45c:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800f460:	d105      	bne.n	800f46e <localtime_r+0x1a2>
 800f462:	2164      	movs	r1, #100	; 0x64
 800f464:	fb92 f3f1 	sdiv	r3, r2, r1
 800f468:	fb01 2313 	mls	r3, r1, r3, r2
 800f46c:	b963      	cbnz	r3, 800f488 <localtime_r+0x1bc>
 800f46e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f472:	fb92 f3f1 	sdiv	r3, r2, r1
 800f476:	fb01 2313 	mls	r3, r1, r3, r2
 800f47a:	fab3 f383 	clz	r3, r3
 800f47e:	095b      	lsrs	r3, r3, #5
 800f480:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800f484:	61e3      	str	r3, [r4, #28]
 800f486:	e7dd      	b.n	800f444 <localtime_r+0x178>
 800f488:	2301      	movs	r3, #1
 800f48a:	e7f9      	b.n	800f480 <localtime_r+0x1b4>
 800f48c:	08017ae4 	.word	0x08017ae4
 800f490:	2000097c 	.word	0x2000097c

0800f494 <malloc>:
 800f494:	4b02      	ldr	r3, [pc, #8]	; (800f4a0 <malloc+0xc>)
 800f496:	4601      	mov	r1, r0
 800f498:	6818      	ldr	r0, [r3, #0]
 800f49a:	f000 b80b 	b.w	800f4b4 <_malloc_r>
 800f49e:	bf00      	nop
 800f4a0:	20000014 	.word	0x20000014

0800f4a4 <free>:
 800f4a4:	4b02      	ldr	r3, [pc, #8]	; (800f4b0 <free+0xc>)
 800f4a6:	4601      	mov	r1, r0
 800f4a8:	6818      	ldr	r0, [r3, #0]
 800f4aa:	f005 b8bf 	b.w	801462c <_free_r>
 800f4ae:	bf00      	nop
 800f4b0:	20000014 	.word	0x20000014

0800f4b4 <_malloc_r>:
 800f4b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4b8:	f101 040b 	add.w	r4, r1, #11
 800f4bc:	2c16      	cmp	r4, #22
 800f4be:	4681      	mov	r9, r0
 800f4c0:	d907      	bls.n	800f4d2 <_malloc_r+0x1e>
 800f4c2:	f034 0407 	bics.w	r4, r4, #7
 800f4c6:	d505      	bpl.n	800f4d4 <_malloc_r+0x20>
 800f4c8:	230c      	movs	r3, #12
 800f4ca:	f8c9 3000 	str.w	r3, [r9]
 800f4ce:	2600      	movs	r6, #0
 800f4d0:	e131      	b.n	800f736 <_malloc_r+0x282>
 800f4d2:	2410      	movs	r4, #16
 800f4d4:	428c      	cmp	r4, r1
 800f4d6:	d3f7      	bcc.n	800f4c8 <_malloc_r+0x14>
 800f4d8:	4648      	mov	r0, r9
 800f4da:	f000 fc69 	bl	800fdb0 <__malloc_lock>
 800f4de:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800f4e2:	4d9c      	ldr	r5, [pc, #624]	; (800f754 <_malloc_r+0x2a0>)
 800f4e4:	d236      	bcs.n	800f554 <_malloc_r+0xa0>
 800f4e6:	f104 0208 	add.w	r2, r4, #8
 800f4ea:	442a      	add	r2, r5
 800f4ec:	f1a2 0108 	sub.w	r1, r2, #8
 800f4f0:	6856      	ldr	r6, [r2, #4]
 800f4f2:	428e      	cmp	r6, r1
 800f4f4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800f4f8:	d102      	bne.n	800f500 <_malloc_r+0x4c>
 800f4fa:	68d6      	ldr	r6, [r2, #12]
 800f4fc:	42b2      	cmp	r2, r6
 800f4fe:	d010      	beq.n	800f522 <_malloc_r+0x6e>
 800f500:	6873      	ldr	r3, [r6, #4]
 800f502:	68f2      	ldr	r2, [r6, #12]
 800f504:	68b1      	ldr	r1, [r6, #8]
 800f506:	f023 0303 	bic.w	r3, r3, #3
 800f50a:	60ca      	str	r2, [r1, #12]
 800f50c:	4433      	add	r3, r6
 800f50e:	6091      	str	r1, [r2, #8]
 800f510:	685a      	ldr	r2, [r3, #4]
 800f512:	f042 0201 	orr.w	r2, r2, #1
 800f516:	605a      	str	r2, [r3, #4]
 800f518:	4648      	mov	r0, r9
 800f51a:	f000 fc4f 	bl	800fdbc <__malloc_unlock>
 800f51e:	3608      	adds	r6, #8
 800f520:	e109      	b.n	800f736 <_malloc_r+0x282>
 800f522:	3302      	adds	r3, #2
 800f524:	4a8c      	ldr	r2, [pc, #560]	; (800f758 <_malloc_r+0x2a4>)
 800f526:	692e      	ldr	r6, [r5, #16]
 800f528:	4296      	cmp	r6, r2
 800f52a:	4611      	mov	r1, r2
 800f52c:	d06d      	beq.n	800f60a <_malloc_r+0x156>
 800f52e:	6870      	ldr	r0, [r6, #4]
 800f530:	f020 0003 	bic.w	r0, r0, #3
 800f534:	1b07      	subs	r7, r0, r4
 800f536:	2f0f      	cmp	r7, #15
 800f538:	dd47      	ble.n	800f5ca <_malloc_r+0x116>
 800f53a:	1933      	adds	r3, r6, r4
 800f53c:	f044 0401 	orr.w	r4, r4, #1
 800f540:	6074      	str	r4, [r6, #4]
 800f542:	616b      	str	r3, [r5, #20]
 800f544:	612b      	str	r3, [r5, #16]
 800f546:	60da      	str	r2, [r3, #12]
 800f548:	609a      	str	r2, [r3, #8]
 800f54a:	f047 0201 	orr.w	r2, r7, #1
 800f54e:	605a      	str	r2, [r3, #4]
 800f550:	5037      	str	r7, [r6, r0]
 800f552:	e7e1      	b.n	800f518 <_malloc_r+0x64>
 800f554:	0a63      	lsrs	r3, r4, #9
 800f556:	d02a      	beq.n	800f5ae <_malloc_r+0xfa>
 800f558:	2b04      	cmp	r3, #4
 800f55a:	d812      	bhi.n	800f582 <_malloc_r+0xce>
 800f55c:	09a3      	lsrs	r3, r4, #6
 800f55e:	3338      	adds	r3, #56	; 0x38
 800f560:	1c5a      	adds	r2, r3, #1
 800f562:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800f566:	f1a2 0008 	sub.w	r0, r2, #8
 800f56a:	6856      	ldr	r6, [r2, #4]
 800f56c:	4286      	cmp	r6, r0
 800f56e:	d006      	beq.n	800f57e <_malloc_r+0xca>
 800f570:	6872      	ldr	r2, [r6, #4]
 800f572:	f022 0203 	bic.w	r2, r2, #3
 800f576:	1b11      	subs	r1, r2, r4
 800f578:	290f      	cmp	r1, #15
 800f57a:	dd1c      	ble.n	800f5b6 <_malloc_r+0x102>
 800f57c:	3b01      	subs	r3, #1
 800f57e:	3301      	adds	r3, #1
 800f580:	e7d0      	b.n	800f524 <_malloc_r+0x70>
 800f582:	2b14      	cmp	r3, #20
 800f584:	d801      	bhi.n	800f58a <_malloc_r+0xd6>
 800f586:	335b      	adds	r3, #91	; 0x5b
 800f588:	e7ea      	b.n	800f560 <_malloc_r+0xac>
 800f58a:	2b54      	cmp	r3, #84	; 0x54
 800f58c:	d802      	bhi.n	800f594 <_malloc_r+0xe0>
 800f58e:	0b23      	lsrs	r3, r4, #12
 800f590:	336e      	adds	r3, #110	; 0x6e
 800f592:	e7e5      	b.n	800f560 <_malloc_r+0xac>
 800f594:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800f598:	d802      	bhi.n	800f5a0 <_malloc_r+0xec>
 800f59a:	0be3      	lsrs	r3, r4, #15
 800f59c:	3377      	adds	r3, #119	; 0x77
 800f59e:	e7df      	b.n	800f560 <_malloc_r+0xac>
 800f5a0:	f240 5254 	movw	r2, #1364	; 0x554
 800f5a4:	4293      	cmp	r3, r2
 800f5a6:	d804      	bhi.n	800f5b2 <_malloc_r+0xfe>
 800f5a8:	0ca3      	lsrs	r3, r4, #18
 800f5aa:	337c      	adds	r3, #124	; 0x7c
 800f5ac:	e7d8      	b.n	800f560 <_malloc_r+0xac>
 800f5ae:	233f      	movs	r3, #63	; 0x3f
 800f5b0:	e7d6      	b.n	800f560 <_malloc_r+0xac>
 800f5b2:	237e      	movs	r3, #126	; 0x7e
 800f5b4:	e7d4      	b.n	800f560 <_malloc_r+0xac>
 800f5b6:	2900      	cmp	r1, #0
 800f5b8:	68f1      	ldr	r1, [r6, #12]
 800f5ba:	db04      	blt.n	800f5c6 <_malloc_r+0x112>
 800f5bc:	68b3      	ldr	r3, [r6, #8]
 800f5be:	60d9      	str	r1, [r3, #12]
 800f5c0:	608b      	str	r3, [r1, #8]
 800f5c2:	18b3      	adds	r3, r6, r2
 800f5c4:	e7a4      	b.n	800f510 <_malloc_r+0x5c>
 800f5c6:	460e      	mov	r6, r1
 800f5c8:	e7d0      	b.n	800f56c <_malloc_r+0xb8>
 800f5ca:	2f00      	cmp	r7, #0
 800f5cc:	616a      	str	r2, [r5, #20]
 800f5ce:	612a      	str	r2, [r5, #16]
 800f5d0:	db05      	blt.n	800f5de <_malloc_r+0x12a>
 800f5d2:	4430      	add	r0, r6
 800f5d4:	6843      	ldr	r3, [r0, #4]
 800f5d6:	f043 0301 	orr.w	r3, r3, #1
 800f5da:	6043      	str	r3, [r0, #4]
 800f5dc:	e79c      	b.n	800f518 <_malloc_r+0x64>
 800f5de:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800f5e2:	d244      	bcs.n	800f66e <_malloc_r+0x1ba>
 800f5e4:	08c0      	lsrs	r0, r0, #3
 800f5e6:	1087      	asrs	r7, r0, #2
 800f5e8:	2201      	movs	r2, #1
 800f5ea:	fa02 f707 	lsl.w	r7, r2, r7
 800f5ee:	686a      	ldr	r2, [r5, #4]
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	433a      	orrs	r2, r7
 800f5f4:	606a      	str	r2, [r5, #4]
 800f5f6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800f5fa:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800f5fe:	60b7      	str	r7, [r6, #8]
 800f600:	3a08      	subs	r2, #8
 800f602:	60f2      	str	r2, [r6, #12]
 800f604:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800f608:	60fe      	str	r6, [r7, #12]
 800f60a:	2001      	movs	r0, #1
 800f60c:	109a      	asrs	r2, r3, #2
 800f60e:	fa00 f202 	lsl.w	r2, r0, r2
 800f612:	6868      	ldr	r0, [r5, #4]
 800f614:	4282      	cmp	r2, r0
 800f616:	f200 80a1 	bhi.w	800f75c <_malloc_r+0x2a8>
 800f61a:	4202      	tst	r2, r0
 800f61c:	d106      	bne.n	800f62c <_malloc_r+0x178>
 800f61e:	f023 0303 	bic.w	r3, r3, #3
 800f622:	0052      	lsls	r2, r2, #1
 800f624:	4202      	tst	r2, r0
 800f626:	f103 0304 	add.w	r3, r3, #4
 800f62a:	d0fa      	beq.n	800f622 <_malloc_r+0x16e>
 800f62c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800f630:	46e0      	mov	r8, ip
 800f632:	469e      	mov	lr, r3
 800f634:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800f638:	4546      	cmp	r6, r8
 800f63a:	d153      	bne.n	800f6e4 <_malloc_r+0x230>
 800f63c:	f10e 0e01 	add.w	lr, lr, #1
 800f640:	f01e 0f03 	tst.w	lr, #3
 800f644:	f108 0808 	add.w	r8, r8, #8
 800f648:	d1f4      	bne.n	800f634 <_malloc_r+0x180>
 800f64a:	0798      	lsls	r0, r3, #30
 800f64c:	d179      	bne.n	800f742 <_malloc_r+0x28e>
 800f64e:	686b      	ldr	r3, [r5, #4]
 800f650:	ea23 0302 	bic.w	r3, r3, r2
 800f654:	606b      	str	r3, [r5, #4]
 800f656:	6868      	ldr	r0, [r5, #4]
 800f658:	0052      	lsls	r2, r2, #1
 800f65a:	4282      	cmp	r2, r0
 800f65c:	d87e      	bhi.n	800f75c <_malloc_r+0x2a8>
 800f65e:	2a00      	cmp	r2, #0
 800f660:	d07c      	beq.n	800f75c <_malloc_r+0x2a8>
 800f662:	4673      	mov	r3, lr
 800f664:	4202      	tst	r2, r0
 800f666:	d1e1      	bne.n	800f62c <_malloc_r+0x178>
 800f668:	3304      	adds	r3, #4
 800f66a:	0052      	lsls	r2, r2, #1
 800f66c:	e7fa      	b.n	800f664 <_malloc_r+0x1b0>
 800f66e:	0a42      	lsrs	r2, r0, #9
 800f670:	2a04      	cmp	r2, #4
 800f672:	d815      	bhi.n	800f6a0 <_malloc_r+0x1ec>
 800f674:	0982      	lsrs	r2, r0, #6
 800f676:	3238      	adds	r2, #56	; 0x38
 800f678:	1c57      	adds	r7, r2, #1
 800f67a:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800f67e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800f682:	45be      	cmp	lr, r7
 800f684:	d126      	bne.n	800f6d4 <_malloc_r+0x220>
 800f686:	2001      	movs	r0, #1
 800f688:	1092      	asrs	r2, r2, #2
 800f68a:	fa00 f202 	lsl.w	r2, r0, r2
 800f68e:	6868      	ldr	r0, [r5, #4]
 800f690:	4310      	orrs	r0, r2
 800f692:	6068      	str	r0, [r5, #4]
 800f694:	f8c6 e00c 	str.w	lr, [r6, #12]
 800f698:	60b7      	str	r7, [r6, #8]
 800f69a:	f8ce 6008 	str.w	r6, [lr, #8]
 800f69e:	e7b3      	b.n	800f608 <_malloc_r+0x154>
 800f6a0:	2a14      	cmp	r2, #20
 800f6a2:	d801      	bhi.n	800f6a8 <_malloc_r+0x1f4>
 800f6a4:	325b      	adds	r2, #91	; 0x5b
 800f6a6:	e7e7      	b.n	800f678 <_malloc_r+0x1c4>
 800f6a8:	2a54      	cmp	r2, #84	; 0x54
 800f6aa:	d802      	bhi.n	800f6b2 <_malloc_r+0x1fe>
 800f6ac:	0b02      	lsrs	r2, r0, #12
 800f6ae:	326e      	adds	r2, #110	; 0x6e
 800f6b0:	e7e2      	b.n	800f678 <_malloc_r+0x1c4>
 800f6b2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800f6b6:	d802      	bhi.n	800f6be <_malloc_r+0x20a>
 800f6b8:	0bc2      	lsrs	r2, r0, #15
 800f6ba:	3277      	adds	r2, #119	; 0x77
 800f6bc:	e7dc      	b.n	800f678 <_malloc_r+0x1c4>
 800f6be:	f240 5754 	movw	r7, #1364	; 0x554
 800f6c2:	42ba      	cmp	r2, r7
 800f6c4:	bf9a      	itte	ls
 800f6c6:	0c82      	lsrls	r2, r0, #18
 800f6c8:	327c      	addls	r2, #124	; 0x7c
 800f6ca:	227e      	movhi	r2, #126	; 0x7e
 800f6cc:	e7d4      	b.n	800f678 <_malloc_r+0x1c4>
 800f6ce:	68bf      	ldr	r7, [r7, #8]
 800f6d0:	45be      	cmp	lr, r7
 800f6d2:	d004      	beq.n	800f6de <_malloc_r+0x22a>
 800f6d4:	687a      	ldr	r2, [r7, #4]
 800f6d6:	f022 0203 	bic.w	r2, r2, #3
 800f6da:	4290      	cmp	r0, r2
 800f6dc:	d3f7      	bcc.n	800f6ce <_malloc_r+0x21a>
 800f6de:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800f6e2:	e7d7      	b.n	800f694 <_malloc_r+0x1e0>
 800f6e4:	6870      	ldr	r0, [r6, #4]
 800f6e6:	68f7      	ldr	r7, [r6, #12]
 800f6e8:	f020 0003 	bic.w	r0, r0, #3
 800f6ec:	eba0 0a04 	sub.w	sl, r0, r4
 800f6f0:	f1ba 0f0f 	cmp.w	sl, #15
 800f6f4:	dd10      	ble.n	800f718 <_malloc_r+0x264>
 800f6f6:	68b2      	ldr	r2, [r6, #8]
 800f6f8:	1933      	adds	r3, r6, r4
 800f6fa:	f044 0401 	orr.w	r4, r4, #1
 800f6fe:	6074      	str	r4, [r6, #4]
 800f700:	60d7      	str	r7, [r2, #12]
 800f702:	60ba      	str	r2, [r7, #8]
 800f704:	f04a 0201 	orr.w	r2, sl, #1
 800f708:	616b      	str	r3, [r5, #20]
 800f70a:	612b      	str	r3, [r5, #16]
 800f70c:	60d9      	str	r1, [r3, #12]
 800f70e:	6099      	str	r1, [r3, #8]
 800f710:	605a      	str	r2, [r3, #4]
 800f712:	f846 a000 	str.w	sl, [r6, r0]
 800f716:	e6ff      	b.n	800f518 <_malloc_r+0x64>
 800f718:	f1ba 0f00 	cmp.w	sl, #0
 800f71c:	db0f      	blt.n	800f73e <_malloc_r+0x28a>
 800f71e:	4430      	add	r0, r6
 800f720:	6843      	ldr	r3, [r0, #4]
 800f722:	f043 0301 	orr.w	r3, r3, #1
 800f726:	6043      	str	r3, [r0, #4]
 800f728:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800f72c:	4648      	mov	r0, r9
 800f72e:	60df      	str	r7, [r3, #12]
 800f730:	60bb      	str	r3, [r7, #8]
 800f732:	f000 fb43 	bl	800fdbc <__malloc_unlock>
 800f736:	4630      	mov	r0, r6
 800f738:	b003      	add	sp, #12
 800f73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f73e:	463e      	mov	r6, r7
 800f740:	e77a      	b.n	800f638 <_malloc_r+0x184>
 800f742:	f85c 0908 	ldr.w	r0, [ip], #-8
 800f746:	4584      	cmp	ip, r0
 800f748:	f103 33ff 	add.w	r3, r3, #4294967295
 800f74c:	f43f af7d 	beq.w	800f64a <_malloc_r+0x196>
 800f750:	e781      	b.n	800f656 <_malloc_r+0x1a2>
 800f752:	bf00      	nop
 800f754:	20000108 	.word	0x20000108
 800f758:	20000110 	.word	0x20000110
 800f75c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800f760:	f8db 6004 	ldr.w	r6, [fp, #4]
 800f764:	f026 0603 	bic.w	r6, r6, #3
 800f768:	42b4      	cmp	r4, r6
 800f76a:	d803      	bhi.n	800f774 <_malloc_r+0x2c0>
 800f76c:	1b33      	subs	r3, r6, r4
 800f76e:	2b0f      	cmp	r3, #15
 800f770:	f300 8096 	bgt.w	800f8a0 <_malloc_r+0x3ec>
 800f774:	4a4f      	ldr	r2, [pc, #316]	; (800f8b4 <_malloc_r+0x400>)
 800f776:	6817      	ldr	r7, [r2, #0]
 800f778:	4a4f      	ldr	r2, [pc, #316]	; (800f8b8 <_malloc_r+0x404>)
 800f77a:	6811      	ldr	r1, [r2, #0]
 800f77c:	3710      	adds	r7, #16
 800f77e:	3101      	adds	r1, #1
 800f780:	eb0b 0306 	add.w	r3, fp, r6
 800f784:	4427      	add	r7, r4
 800f786:	d005      	beq.n	800f794 <_malloc_r+0x2e0>
 800f788:	494c      	ldr	r1, [pc, #304]	; (800f8bc <_malloc_r+0x408>)
 800f78a:	3901      	subs	r1, #1
 800f78c:	440f      	add	r7, r1
 800f78e:	3101      	adds	r1, #1
 800f790:	4249      	negs	r1, r1
 800f792:	400f      	ands	r7, r1
 800f794:	4639      	mov	r1, r7
 800f796:	4648      	mov	r0, r9
 800f798:	9201      	str	r2, [sp, #4]
 800f79a:	9300      	str	r3, [sp, #0]
 800f79c:	f000 fb94 	bl	800fec8 <_sbrk_r>
 800f7a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f7a4:	4680      	mov	r8, r0
 800f7a6:	d056      	beq.n	800f856 <_malloc_r+0x3a2>
 800f7a8:	9b00      	ldr	r3, [sp, #0]
 800f7aa:	9a01      	ldr	r2, [sp, #4]
 800f7ac:	4283      	cmp	r3, r0
 800f7ae:	d901      	bls.n	800f7b4 <_malloc_r+0x300>
 800f7b0:	45ab      	cmp	fp, r5
 800f7b2:	d150      	bne.n	800f856 <_malloc_r+0x3a2>
 800f7b4:	4842      	ldr	r0, [pc, #264]	; (800f8c0 <_malloc_r+0x40c>)
 800f7b6:	6801      	ldr	r1, [r0, #0]
 800f7b8:	4543      	cmp	r3, r8
 800f7ba:	eb07 0e01 	add.w	lr, r7, r1
 800f7be:	f8c0 e000 	str.w	lr, [r0]
 800f7c2:	4940      	ldr	r1, [pc, #256]	; (800f8c4 <_malloc_r+0x410>)
 800f7c4:	4682      	mov	sl, r0
 800f7c6:	d113      	bne.n	800f7f0 <_malloc_r+0x33c>
 800f7c8:	420b      	tst	r3, r1
 800f7ca:	d111      	bne.n	800f7f0 <_malloc_r+0x33c>
 800f7cc:	68ab      	ldr	r3, [r5, #8]
 800f7ce:	443e      	add	r6, r7
 800f7d0:	f046 0601 	orr.w	r6, r6, #1
 800f7d4:	605e      	str	r6, [r3, #4]
 800f7d6:	4a3c      	ldr	r2, [pc, #240]	; (800f8c8 <_malloc_r+0x414>)
 800f7d8:	f8da 3000 	ldr.w	r3, [sl]
 800f7dc:	6811      	ldr	r1, [r2, #0]
 800f7de:	428b      	cmp	r3, r1
 800f7e0:	bf88      	it	hi
 800f7e2:	6013      	strhi	r3, [r2, #0]
 800f7e4:	4a39      	ldr	r2, [pc, #228]	; (800f8cc <_malloc_r+0x418>)
 800f7e6:	6811      	ldr	r1, [r2, #0]
 800f7e8:	428b      	cmp	r3, r1
 800f7ea:	bf88      	it	hi
 800f7ec:	6013      	strhi	r3, [r2, #0]
 800f7ee:	e032      	b.n	800f856 <_malloc_r+0x3a2>
 800f7f0:	6810      	ldr	r0, [r2, #0]
 800f7f2:	3001      	adds	r0, #1
 800f7f4:	bf1b      	ittet	ne
 800f7f6:	eba8 0303 	subne.w	r3, r8, r3
 800f7fa:	4473      	addne	r3, lr
 800f7fc:	f8c2 8000 	streq.w	r8, [r2]
 800f800:	f8ca 3000 	strne.w	r3, [sl]
 800f804:	f018 0007 	ands.w	r0, r8, #7
 800f808:	bf1c      	itt	ne
 800f80a:	f1c0 0008 	rsbne	r0, r0, #8
 800f80e:	4480      	addne	r8, r0
 800f810:	4b2a      	ldr	r3, [pc, #168]	; (800f8bc <_malloc_r+0x408>)
 800f812:	4447      	add	r7, r8
 800f814:	4418      	add	r0, r3
 800f816:	400f      	ands	r7, r1
 800f818:	1bc7      	subs	r7, r0, r7
 800f81a:	4639      	mov	r1, r7
 800f81c:	4648      	mov	r0, r9
 800f81e:	f000 fb53 	bl	800fec8 <_sbrk_r>
 800f822:	1c43      	adds	r3, r0, #1
 800f824:	bf08      	it	eq
 800f826:	4640      	moveq	r0, r8
 800f828:	f8da 3000 	ldr.w	r3, [sl]
 800f82c:	f8c5 8008 	str.w	r8, [r5, #8]
 800f830:	bf08      	it	eq
 800f832:	2700      	moveq	r7, #0
 800f834:	eba0 0008 	sub.w	r0, r0, r8
 800f838:	443b      	add	r3, r7
 800f83a:	4407      	add	r7, r0
 800f83c:	f047 0701 	orr.w	r7, r7, #1
 800f840:	45ab      	cmp	fp, r5
 800f842:	f8ca 3000 	str.w	r3, [sl]
 800f846:	f8c8 7004 	str.w	r7, [r8, #4]
 800f84a:	d0c4      	beq.n	800f7d6 <_malloc_r+0x322>
 800f84c:	2e0f      	cmp	r6, #15
 800f84e:	d810      	bhi.n	800f872 <_malloc_r+0x3be>
 800f850:	2301      	movs	r3, #1
 800f852:	f8c8 3004 	str.w	r3, [r8, #4]
 800f856:	68ab      	ldr	r3, [r5, #8]
 800f858:	685a      	ldr	r2, [r3, #4]
 800f85a:	f022 0203 	bic.w	r2, r2, #3
 800f85e:	4294      	cmp	r4, r2
 800f860:	eba2 0304 	sub.w	r3, r2, r4
 800f864:	d801      	bhi.n	800f86a <_malloc_r+0x3b6>
 800f866:	2b0f      	cmp	r3, #15
 800f868:	dc1a      	bgt.n	800f8a0 <_malloc_r+0x3ec>
 800f86a:	4648      	mov	r0, r9
 800f86c:	f000 faa6 	bl	800fdbc <__malloc_unlock>
 800f870:	e62d      	b.n	800f4ce <_malloc_r+0x1a>
 800f872:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f876:	3e0c      	subs	r6, #12
 800f878:	f026 0607 	bic.w	r6, r6, #7
 800f87c:	f003 0301 	and.w	r3, r3, #1
 800f880:	4333      	orrs	r3, r6
 800f882:	f8cb 3004 	str.w	r3, [fp, #4]
 800f886:	eb0b 0306 	add.w	r3, fp, r6
 800f88a:	2205      	movs	r2, #5
 800f88c:	2e0f      	cmp	r6, #15
 800f88e:	605a      	str	r2, [r3, #4]
 800f890:	609a      	str	r2, [r3, #8]
 800f892:	d9a0      	bls.n	800f7d6 <_malloc_r+0x322>
 800f894:	f10b 0108 	add.w	r1, fp, #8
 800f898:	4648      	mov	r0, r9
 800f89a:	f004 fec7 	bl	801462c <_free_r>
 800f89e:	e79a      	b.n	800f7d6 <_malloc_r+0x322>
 800f8a0:	68ae      	ldr	r6, [r5, #8]
 800f8a2:	f044 0201 	orr.w	r2, r4, #1
 800f8a6:	4434      	add	r4, r6
 800f8a8:	f043 0301 	orr.w	r3, r3, #1
 800f8ac:	6072      	str	r2, [r6, #4]
 800f8ae:	60ac      	str	r4, [r5, #8]
 800f8b0:	6063      	str	r3, [r4, #4]
 800f8b2:	e631      	b.n	800f518 <_malloc_r+0x64>
 800f8b4:	2000095c 	.word	0x2000095c
 800f8b8:	20000510 	.word	0x20000510
 800f8bc:	00000080 	.word	0x00000080
 800f8c0:	2000092c 	.word	0x2000092c
 800f8c4:	0000007f 	.word	0x0000007f
 800f8c8:	20000954 	.word	0x20000954
 800f8cc:	20000958 	.word	0x20000958

0800f8d0 <memcpy>:
 800f8d0:	b510      	push	{r4, lr}
 800f8d2:	1e43      	subs	r3, r0, #1
 800f8d4:	440a      	add	r2, r1
 800f8d6:	4291      	cmp	r1, r2
 800f8d8:	d100      	bne.n	800f8dc <memcpy+0xc>
 800f8da:	bd10      	pop	{r4, pc}
 800f8dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f8e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f8e4:	e7f7      	b.n	800f8d6 <memcpy+0x6>

0800f8e6 <memset>:
 800f8e6:	4402      	add	r2, r0
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d100      	bne.n	800f8f0 <memset+0xa>
 800f8ee:	4770      	bx	lr
 800f8f0:	f803 1b01 	strb.w	r1, [r3], #1
 800f8f4:	e7f9      	b.n	800f8ea <memset+0x4>
	...

0800f8f8 <validate_structure>:
 800f8f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f8fa:	6801      	ldr	r1, [r0, #0]
 800f8fc:	293b      	cmp	r1, #59	; 0x3b
 800f8fe:	4604      	mov	r4, r0
 800f900:	d911      	bls.n	800f926 <validate_structure+0x2e>
 800f902:	223c      	movs	r2, #60	; 0x3c
 800f904:	4668      	mov	r0, sp
 800f906:	f003 fe21 	bl	801354c <div>
 800f90a:	9a01      	ldr	r2, [sp, #4]
 800f90c:	6863      	ldr	r3, [r4, #4]
 800f90e:	9900      	ldr	r1, [sp, #0]
 800f910:	2a00      	cmp	r2, #0
 800f912:	440b      	add	r3, r1
 800f914:	6063      	str	r3, [r4, #4]
 800f916:	bfbb      	ittet	lt
 800f918:	323c      	addlt	r2, #60	; 0x3c
 800f91a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f91e:	6022      	strge	r2, [r4, #0]
 800f920:	6022      	strlt	r2, [r4, #0]
 800f922:	bfb8      	it	lt
 800f924:	6063      	strlt	r3, [r4, #4]
 800f926:	6861      	ldr	r1, [r4, #4]
 800f928:	293b      	cmp	r1, #59	; 0x3b
 800f92a:	d911      	bls.n	800f950 <validate_structure+0x58>
 800f92c:	223c      	movs	r2, #60	; 0x3c
 800f92e:	4668      	mov	r0, sp
 800f930:	f003 fe0c 	bl	801354c <div>
 800f934:	9a01      	ldr	r2, [sp, #4]
 800f936:	68a3      	ldr	r3, [r4, #8]
 800f938:	9900      	ldr	r1, [sp, #0]
 800f93a:	2a00      	cmp	r2, #0
 800f93c:	440b      	add	r3, r1
 800f93e:	60a3      	str	r3, [r4, #8]
 800f940:	bfbb      	ittet	lt
 800f942:	323c      	addlt	r2, #60	; 0x3c
 800f944:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f948:	6062      	strge	r2, [r4, #4]
 800f94a:	6062      	strlt	r2, [r4, #4]
 800f94c:	bfb8      	it	lt
 800f94e:	60a3      	strlt	r3, [r4, #8]
 800f950:	68a1      	ldr	r1, [r4, #8]
 800f952:	2917      	cmp	r1, #23
 800f954:	d911      	bls.n	800f97a <validate_structure+0x82>
 800f956:	2218      	movs	r2, #24
 800f958:	4668      	mov	r0, sp
 800f95a:	f003 fdf7 	bl	801354c <div>
 800f95e:	9a01      	ldr	r2, [sp, #4]
 800f960:	68e3      	ldr	r3, [r4, #12]
 800f962:	9900      	ldr	r1, [sp, #0]
 800f964:	2a00      	cmp	r2, #0
 800f966:	440b      	add	r3, r1
 800f968:	60e3      	str	r3, [r4, #12]
 800f96a:	bfbb      	ittet	lt
 800f96c:	3218      	addlt	r2, #24
 800f96e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f972:	60a2      	strge	r2, [r4, #8]
 800f974:	60a2      	strlt	r2, [r4, #8]
 800f976:	bfb8      	it	lt
 800f978:	60e3      	strlt	r3, [r4, #12]
 800f97a:	6921      	ldr	r1, [r4, #16]
 800f97c:	290b      	cmp	r1, #11
 800f97e:	d911      	bls.n	800f9a4 <validate_structure+0xac>
 800f980:	220c      	movs	r2, #12
 800f982:	4668      	mov	r0, sp
 800f984:	f003 fde2 	bl	801354c <div>
 800f988:	9a01      	ldr	r2, [sp, #4]
 800f98a:	6963      	ldr	r3, [r4, #20]
 800f98c:	9900      	ldr	r1, [sp, #0]
 800f98e:	2a00      	cmp	r2, #0
 800f990:	440b      	add	r3, r1
 800f992:	6163      	str	r3, [r4, #20]
 800f994:	bfbb      	ittet	lt
 800f996:	320c      	addlt	r2, #12
 800f998:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f99c:	6122      	strge	r2, [r4, #16]
 800f99e:	6122      	strlt	r2, [r4, #16]
 800f9a0:	bfb8      	it	lt
 800f9a2:	6163      	strlt	r3, [r4, #20]
 800f9a4:	6963      	ldr	r3, [r4, #20]
 800f9a6:	0799      	lsls	r1, r3, #30
 800f9a8:	d143      	bne.n	800fa32 <validate_structure+0x13a>
 800f9aa:	2164      	movs	r1, #100	; 0x64
 800f9ac:	fb93 f2f1 	sdiv	r2, r3, r1
 800f9b0:	fb01 3212 	mls	r2, r1, r2, r3
 800f9b4:	2a00      	cmp	r2, #0
 800f9b6:	d13e      	bne.n	800fa36 <validate_structure+0x13e>
 800f9b8:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800f9bc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f9c0:	fb93 f2f1 	sdiv	r2, r3, r1
 800f9c4:	fb01 3312 	mls	r3, r1, r2, r3
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	bf14      	ite	ne
 800f9cc:	231c      	movne	r3, #28
 800f9ce:	231d      	moveq	r3, #29
 800f9d0:	68e2      	ldr	r2, [r4, #12]
 800f9d2:	2a00      	cmp	r2, #0
 800f9d4:	dd31      	ble.n	800fa3a <validate_structure+0x142>
 800f9d6:	4f37      	ldr	r7, [pc, #220]	; (800fab4 <validate_structure+0x1bc>)
 800f9d8:	2602      	movs	r6, #2
 800f9da:	f04f 0e00 	mov.w	lr, #0
 800f9de:	2064      	movs	r0, #100	; 0x64
 800f9e0:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800f9e4:	6921      	ldr	r1, [r4, #16]
 800f9e6:	68e2      	ldr	r2, [r4, #12]
 800f9e8:	2901      	cmp	r1, #1
 800f9ea:	d05d      	beq.n	800faa8 <validate_structure+0x1b0>
 800f9ec:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 800f9f0:	4562      	cmp	r2, ip
 800f9f2:	dd2c      	ble.n	800fa4e <validate_structure+0x156>
 800f9f4:	3101      	adds	r1, #1
 800f9f6:	eba2 020c 	sub.w	r2, r2, ip
 800f9fa:	290c      	cmp	r1, #12
 800f9fc:	60e2      	str	r2, [r4, #12]
 800f9fe:	6121      	str	r1, [r4, #16]
 800fa00:	d1f0      	bne.n	800f9e4 <validate_structure+0xec>
 800fa02:	6963      	ldr	r3, [r4, #20]
 800fa04:	f8c4 e010 	str.w	lr, [r4, #16]
 800fa08:	1c5a      	adds	r2, r3, #1
 800fa0a:	0791      	lsls	r1, r2, #30
 800fa0c:	6162      	str	r2, [r4, #20]
 800fa0e:	d147      	bne.n	800faa0 <validate_structure+0x1a8>
 800fa10:	fb92 f1f0 	sdiv	r1, r2, r0
 800fa14:	fb00 2211 	mls	r2, r0, r1, r2
 800fa18:	2a00      	cmp	r2, #0
 800fa1a:	d143      	bne.n	800faa4 <validate_structure+0x1ac>
 800fa1c:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800fa20:	fb93 f2f5 	sdiv	r2, r3, r5
 800fa24:	fb05 3312 	mls	r3, r5, r2, r3
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	bf14      	ite	ne
 800fa2c:	231c      	movne	r3, #28
 800fa2e:	231d      	moveq	r3, #29
 800fa30:	e7d8      	b.n	800f9e4 <validate_structure+0xec>
 800fa32:	231c      	movs	r3, #28
 800fa34:	e7cc      	b.n	800f9d0 <validate_structure+0xd8>
 800fa36:	231d      	movs	r3, #29
 800fa38:	e7ca      	b.n	800f9d0 <validate_structure+0xd8>
 800fa3a:	4f1e      	ldr	r7, [pc, #120]	; (800fab4 <validate_structure+0x1bc>)
 800fa3c:	260b      	movs	r6, #11
 800fa3e:	2064      	movs	r0, #100	; 0x64
 800fa40:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800fa44:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800fa48:	f1be 0f00 	cmp.w	lr, #0
 800fa4c:	dd01      	ble.n	800fa52 <validate_structure+0x15a>
 800fa4e:	b003      	add	sp, #12
 800fa50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa52:	6921      	ldr	r1, [r4, #16]
 800fa54:	3901      	subs	r1, #1
 800fa56:	6121      	str	r1, [r4, #16]
 800fa58:	3101      	adds	r1, #1
 800fa5a:	d114      	bne.n	800fa86 <validate_structure+0x18e>
 800fa5c:	6963      	ldr	r3, [r4, #20]
 800fa5e:	6126      	str	r6, [r4, #16]
 800fa60:	1e59      	subs	r1, r3, #1
 800fa62:	078a      	lsls	r2, r1, #30
 800fa64:	6161      	str	r1, [r4, #20]
 800fa66:	d117      	bne.n	800fa98 <validate_structure+0x1a0>
 800fa68:	fb91 f2f0 	sdiv	r2, r1, r0
 800fa6c:	fb00 1112 	mls	r1, r0, r2, r1
 800fa70:	b9a1      	cbnz	r1, 800fa9c <validate_structure+0x1a4>
 800fa72:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800fa76:	fb93 f2f5 	sdiv	r2, r3, r5
 800fa7a:	fb05 3312 	mls	r3, r5, r2, r3
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	bf14      	ite	ne
 800fa82:	231c      	movne	r3, #28
 800fa84:	231d      	moveq	r3, #29
 800fa86:	6922      	ldr	r2, [r4, #16]
 800fa88:	2a01      	cmp	r2, #1
 800fa8a:	bf14      	ite	ne
 800fa8c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800fa90:	461a      	moveq	r2, r3
 800fa92:	4472      	add	r2, lr
 800fa94:	60e2      	str	r2, [r4, #12]
 800fa96:	e7d5      	b.n	800fa44 <validate_structure+0x14c>
 800fa98:	231c      	movs	r3, #28
 800fa9a:	e7f4      	b.n	800fa86 <validate_structure+0x18e>
 800fa9c:	231d      	movs	r3, #29
 800fa9e:	e7f2      	b.n	800fa86 <validate_structure+0x18e>
 800faa0:	231c      	movs	r3, #28
 800faa2:	e79f      	b.n	800f9e4 <validate_structure+0xec>
 800faa4:	231d      	movs	r3, #29
 800faa6:	e79d      	b.n	800f9e4 <validate_structure+0xec>
 800faa8:	4293      	cmp	r3, r2
 800faaa:	dad0      	bge.n	800fa4e <validate_structure+0x156>
 800faac:	1ad2      	subs	r2, r2, r3
 800faae:	60e2      	str	r2, [r4, #12]
 800fab0:	6126      	str	r6, [r4, #16]
 800fab2:	e797      	b.n	800f9e4 <validate_structure+0xec>
 800fab4:	08017a84 	.word	0x08017a84

0800fab8 <mktime>:
 800fab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fabc:	4681      	mov	r9, r0
 800fabe:	f005 fb55 	bl	801516c <__gettzinfo>
 800fac2:	4680      	mov	r8, r0
 800fac4:	4648      	mov	r0, r9
 800fac6:	f7ff ff17 	bl	800f8f8 <validate_structure>
 800faca:	e899 0081 	ldmia.w	r9, {r0, r7}
 800face:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fad2:	4ab4      	ldr	r2, [pc, #720]	; (800fda4 <mktime+0x2ec>)
 800fad4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800fad8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fadc:	253c      	movs	r5, #60	; 0x3c
 800fade:	fb05 0707 	mla	r7, r5, r7, r0
 800fae2:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800fae6:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 800faea:	3c01      	subs	r4, #1
 800faec:	2b01      	cmp	r3, #1
 800faee:	fb05 7000 	mla	r0, r5, r0, r7
 800faf2:	4414      	add	r4, r2
 800faf4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800faf8:	dd11      	ble.n	800fb1e <mktime+0x66>
 800fafa:	0799      	lsls	r1, r3, #30
 800fafc:	d10f      	bne.n	800fb1e <mktime+0x66>
 800fafe:	2164      	movs	r1, #100	; 0x64
 800fb00:	fb93 f2f1 	sdiv	r2, r3, r1
 800fb04:	fb01 3212 	mls	r2, r1, r2, r3
 800fb08:	b942      	cbnz	r2, 800fb1c <mktime+0x64>
 800fb0a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800fb0e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800fb12:	fb95 f2f1 	sdiv	r2, r5, r1
 800fb16:	fb01 5212 	mls	r2, r1, r2, r5
 800fb1a:	b902      	cbnz	r2, 800fb1e <mktime+0x66>
 800fb1c:	3401      	adds	r4, #1
 800fb1e:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 800fb22:	3210      	adds	r2, #16
 800fb24:	f644 6120 	movw	r1, #20000	; 0x4e20
 800fb28:	428a      	cmp	r2, r1
 800fb2a:	f8c9 401c 	str.w	r4, [r9, #28]
 800fb2e:	f200 812d 	bhi.w	800fd8c <mktime+0x2d4>
 800fb32:	2b46      	cmp	r3, #70	; 0x46
 800fb34:	dd70      	ble.n	800fc18 <mktime+0x160>
 800fb36:	2546      	movs	r5, #70	; 0x46
 800fb38:	f240 176d 	movw	r7, #365	; 0x16d
 800fb3c:	2164      	movs	r1, #100	; 0x64
 800fb3e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800fb42:	07aa      	lsls	r2, r5, #30
 800fb44:	d162      	bne.n	800fc0c <mktime+0x154>
 800fb46:	fb95 f2f1 	sdiv	r2, r5, r1
 800fb4a:	fb01 5212 	mls	r2, r1, r2, r5
 800fb4e:	2a00      	cmp	r2, #0
 800fb50:	d15f      	bne.n	800fc12 <mktime+0x15a>
 800fb52:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 800fb56:	fb9e f2f6 	sdiv	r2, lr, r6
 800fb5a:	fb06 e212 	mls	r2, r6, r2, lr
 800fb5e:	2a00      	cmp	r2, #0
 800fb60:	bf14      	ite	ne
 800fb62:	463a      	movne	r2, r7
 800fb64:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800fb68:	3501      	adds	r5, #1
 800fb6a:	42ab      	cmp	r3, r5
 800fb6c:	4414      	add	r4, r2
 800fb6e:	d1e8      	bne.n	800fb42 <mktime+0x8a>
 800fb70:	4f8d      	ldr	r7, [pc, #564]	; (800fda8 <mktime+0x2f0>)
 800fb72:	fb07 0704 	mla	r7, r7, r4, r0
 800fb76:	f002 fa6f 	bl	8012058 <__tz_lock>
 800fb7a:	f002 fa79 	bl	8012070 <_tzset_unlocked>
 800fb7e:	4b8b      	ldr	r3, [pc, #556]	; (800fdac <mktime+0x2f4>)
 800fb80:	681e      	ldr	r6, [r3, #0]
 800fb82:	2e00      	cmp	r6, #0
 800fb84:	f000 810a 	beq.w	800fd9c <mktime+0x2e4>
 800fb88:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800fb8c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800fb90:	2b01      	cmp	r3, #1
 800fb92:	bfa8      	it	ge
 800fb94:	2301      	movge	r3, #1
 800fb96:	469a      	mov	sl, r3
 800fb98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fb9c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800fba0:	4298      	cmp	r0, r3
 800fba2:	d17c      	bne.n	800fc9e <mktime+0x1e6>
 800fba4:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 800fba8:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800fbac:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 800fbb0:	f8d8 101c 	ldr.w	r1, [r8, #28]
 800fbb4:	1ad6      	subs	r6, r2, r3
 800fbb6:	42b7      	cmp	r7, r6
 800fbb8:	eba1 0100 	sub.w	r1, r1, r0
 800fbbc:	da76      	bge.n	800fcac <mktime+0x1f4>
 800fbbe:	f8d8 2000 	ldr.w	r2, [r8]
 800fbc2:	2a00      	cmp	r2, #0
 800fbc4:	d076      	beq.n	800fcb4 <mktime+0x1fc>
 800fbc6:	428f      	cmp	r7, r1
 800fbc8:	f2c0 80e3 	blt.w	800fd92 <mktime+0x2da>
 800fbcc:	42b7      	cmp	r7, r6
 800fbce:	bfac      	ite	ge
 800fbd0:	2600      	movge	r6, #0
 800fbd2:	2601      	movlt	r6, #1
 800fbd4:	f1ba 0f00 	cmp.w	sl, #0
 800fbd8:	da72      	bge.n	800fcc0 <mktime+0x208>
 800fbda:	2e01      	cmp	r6, #1
 800fbdc:	f040 80de 	bne.w	800fd9c <mktime+0x2e4>
 800fbe0:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 800fbe4:	2601      	movs	r6, #1
 800fbe6:	443d      	add	r5, r7
 800fbe8:	f002 fa3c 	bl	8012064 <__tz_unlock>
 800fbec:	3404      	adds	r4, #4
 800fbee:	2307      	movs	r3, #7
 800fbf0:	fb94 f3f3 	sdiv	r3, r4, r3
 800fbf4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800fbf8:	1ae4      	subs	r4, r4, r3
 800fbfa:	bf48      	it	mi
 800fbfc:	3407      	addmi	r4, #7
 800fbfe:	f8c9 6020 	str.w	r6, [r9, #32]
 800fc02:	f8c9 4018 	str.w	r4, [r9, #24]
 800fc06:	4628      	mov	r0, r5
 800fc08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc0c:	f240 126d 	movw	r2, #365	; 0x16d
 800fc10:	e7aa      	b.n	800fb68 <mktime+0xb0>
 800fc12:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fc16:	e7a7      	b.n	800fb68 <mktime+0xb0>
 800fc18:	d01e      	beq.n	800fc58 <mktime+0x1a0>
 800fc1a:	2245      	movs	r2, #69	; 0x45
 800fc1c:	f240 176d 	movw	r7, #365	; 0x16d
 800fc20:	2564      	movs	r5, #100	; 0x64
 800fc22:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800fc26:	429a      	cmp	r2, r3
 800fc28:	dc18      	bgt.n	800fc5c <mktime+0x1a4>
 800fc2a:	079d      	lsls	r5, r3, #30
 800fc2c:	d131      	bne.n	800fc92 <mktime+0x1da>
 800fc2e:	2164      	movs	r1, #100	; 0x64
 800fc30:	fb93 f2f1 	sdiv	r2, r3, r1
 800fc34:	fb01 3212 	mls	r2, r1, r2, r3
 800fc38:	bb72      	cbnz	r2, 800fc98 <mktime+0x1e0>
 800fc3a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800fc3e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800fc42:	fb95 f2f1 	sdiv	r2, r5, r1
 800fc46:	fb01 5212 	mls	r2, r1, r2, r5
 800fc4a:	2a00      	cmp	r2, #0
 800fc4c:	f240 126d 	movw	r2, #365	; 0x16d
 800fc50:	bf08      	it	eq
 800fc52:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800fc56:	1aa4      	subs	r4, r4, r2
 800fc58:	461d      	mov	r5, r3
 800fc5a:	e789      	b.n	800fb70 <mktime+0xb8>
 800fc5c:	0791      	lsls	r1, r2, #30
 800fc5e:	d112      	bne.n	800fc86 <mktime+0x1ce>
 800fc60:	fb92 f1f5 	sdiv	r1, r2, r5
 800fc64:	fb05 2111 	mls	r1, r5, r1, r2
 800fc68:	b981      	cbnz	r1, 800fc8c <mktime+0x1d4>
 800fc6a:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 800fc6e:	fb9e f1f6 	sdiv	r1, lr, r6
 800fc72:	fb06 e111 	mls	r1, r6, r1, lr
 800fc76:	2900      	cmp	r1, #0
 800fc78:	bf14      	ite	ne
 800fc7a:	4639      	movne	r1, r7
 800fc7c:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 800fc80:	1a64      	subs	r4, r4, r1
 800fc82:	3a01      	subs	r2, #1
 800fc84:	e7cf      	b.n	800fc26 <mktime+0x16e>
 800fc86:	f240 116d 	movw	r1, #365	; 0x16d
 800fc8a:	e7f9      	b.n	800fc80 <mktime+0x1c8>
 800fc8c:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800fc90:	e7f6      	b.n	800fc80 <mktime+0x1c8>
 800fc92:	f240 126d 	movw	r2, #365	; 0x16d
 800fc96:	e7de      	b.n	800fc56 <mktime+0x19e>
 800fc98:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fc9c:	e7db      	b.n	800fc56 <mktime+0x19e>
 800fc9e:	f002 f933 	bl	8011f08 <__tzcalc_limits>
 800fca2:	2800      	cmp	r0, #0
 800fca4:	f47f af7e 	bne.w	800fba4 <mktime+0xec>
 800fca8:	4656      	mov	r6, sl
 800fcaa:	e796      	b.n	800fbda <mktime+0x122>
 800fcac:	1a12      	subs	r2, r2, r0
 800fcae:	4297      	cmp	r7, r2
 800fcb0:	dbfa      	blt.n	800fca8 <mktime+0x1f0>
 800fcb2:	e784      	b.n	800fbbe <mktime+0x106>
 800fcb4:	428f      	cmp	r7, r1
 800fcb6:	db89      	blt.n	800fbcc <mktime+0x114>
 800fcb8:	f1ba 0f00 	cmp.w	sl, #0
 800fcbc:	db90      	blt.n	800fbe0 <mktime+0x128>
 800fcbe:	2601      	movs	r6, #1
 800fcc0:	ea8a 0a06 	eor.w	sl, sl, r6
 800fcc4:	f1ba 0f01 	cmp.w	sl, #1
 800fcc8:	d187      	bne.n	800fbda <mktime+0x122>
 800fcca:	1a1b      	subs	r3, r3, r0
 800fccc:	b906      	cbnz	r6, 800fcd0 <mktime+0x218>
 800fcce:	425b      	negs	r3, r3
 800fcd0:	f8d9 2000 	ldr.w	r2, [r9]
 800fcd4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800fcd8:	441a      	add	r2, r3
 800fcda:	f8c9 2000 	str.w	r2, [r9]
 800fcde:	4648      	mov	r0, r9
 800fce0:	441f      	add	r7, r3
 800fce2:	f7ff fe09 	bl	800f8f8 <validate_structure>
 800fce6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800fcea:	ebb3 030a 	subs.w	r3, r3, sl
 800fcee:	f43f af74 	beq.w	800fbda <mktime+0x122>
 800fcf2:	2b01      	cmp	r3, #1
 800fcf4:	dc21      	bgt.n	800fd3a <mktime+0x282>
 800fcf6:	1c98      	adds	r0, r3, #2
 800fcf8:	bfd8      	it	le
 800fcfa:	2301      	movle	r3, #1
 800fcfc:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800fd00:	441c      	add	r4, r3
 800fd02:	189b      	adds	r3, r3, r2
 800fd04:	d522      	bpl.n	800fd4c <mktime+0x294>
 800fd06:	1e6a      	subs	r2, r5, #1
 800fd08:	0791      	lsls	r1, r2, #30
 800fd0a:	d119      	bne.n	800fd40 <mktime+0x288>
 800fd0c:	2164      	movs	r1, #100	; 0x64
 800fd0e:	fb92 f3f1 	sdiv	r3, r2, r1
 800fd12:	fb01 2313 	mls	r3, r1, r3, r2
 800fd16:	b9b3      	cbnz	r3, 800fd46 <mktime+0x28e>
 800fd18:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 800fd1c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800fd20:	fb95 f3f2 	sdiv	r3, r5, r2
 800fd24:	fb02 5513 	mls	r5, r2, r3, r5
 800fd28:	2d00      	cmp	r5, #0
 800fd2a:	f240 136d 	movw	r3, #365	; 0x16d
 800fd2e:	bf18      	it	ne
 800fd30:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800fd34:	f8c9 301c 	str.w	r3, [r9, #28]
 800fd38:	e74f      	b.n	800fbda <mktime+0x122>
 800fd3a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd3e:	e7dd      	b.n	800fcfc <mktime+0x244>
 800fd40:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800fd44:	e7f6      	b.n	800fd34 <mktime+0x27c>
 800fd46:	f240 136d 	movw	r3, #365	; 0x16d
 800fd4a:	e7f3      	b.n	800fd34 <mktime+0x27c>
 800fd4c:	07aa      	lsls	r2, r5, #30
 800fd4e:	d117      	bne.n	800fd80 <mktime+0x2c8>
 800fd50:	2164      	movs	r1, #100	; 0x64
 800fd52:	fb95 f2f1 	sdiv	r2, r5, r1
 800fd56:	fb01 5212 	mls	r2, r1, r2, r5
 800fd5a:	b9a2      	cbnz	r2, 800fd86 <mktime+0x2ce>
 800fd5c:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 800fd60:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800fd64:	fb95 f2f1 	sdiv	r2, r5, r1
 800fd68:	fb01 5512 	mls	r5, r1, r2, r5
 800fd6c:	2d00      	cmp	r5, #0
 800fd6e:	f240 126d 	movw	r2, #365	; 0x16d
 800fd72:	bf08      	it	eq
 800fd74:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	bfd8      	it	le
 800fd7c:	1a9b      	suble	r3, r3, r2
 800fd7e:	e7d9      	b.n	800fd34 <mktime+0x27c>
 800fd80:	f240 126d 	movw	r2, #365	; 0x16d
 800fd84:	e7f8      	b.n	800fd78 <mktime+0x2c0>
 800fd86:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fd8a:	e7f5      	b.n	800fd78 <mktime+0x2c0>
 800fd8c:	f04f 35ff 	mov.w	r5, #4294967295
 800fd90:	e739      	b.n	800fc06 <mktime+0x14e>
 800fd92:	f1ba 0f00 	cmp.w	sl, #0
 800fd96:	f04f 0600 	mov.w	r6, #0
 800fd9a:	da91      	bge.n	800fcc0 <mktime+0x208>
 800fd9c:	f8d8 5020 	ldr.w	r5, [r8, #32]
 800fda0:	443d      	add	r5, r7
 800fda2:	e721      	b.n	800fbe8 <mktime+0x130>
 800fda4:	08017ab4 	.word	0x08017ab4
 800fda8:	00015180 	.word	0x00015180
 800fdac:	2000097c 	.word	0x2000097c

0800fdb0 <__malloc_lock>:
 800fdb0:	4801      	ldr	r0, [pc, #4]	; (800fdb8 <__malloc_lock+0x8>)
 800fdb2:	f005 baac 	b.w	801530e <__retarget_lock_acquire_recursive>
 800fdb6:	bf00      	nop
 800fdb8:	20003928 	.word	0x20003928

0800fdbc <__malloc_unlock>:
 800fdbc:	4801      	ldr	r0, [pc, #4]	; (800fdc4 <__malloc_unlock+0x8>)
 800fdbe:	f005 baa8 	b.w	8015312 <__retarget_lock_release_recursive>
 800fdc2:	bf00      	nop
 800fdc4:	20003928 	.word	0x20003928

0800fdc8 <printf>:
 800fdc8:	b40f      	push	{r0, r1, r2, r3}
 800fdca:	4b0a      	ldr	r3, [pc, #40]	; (800fdf4 <printf+0x2c>)
 800fdcc:	b513      	push	{r0, r1, r4, lr}
 800fdce:	681c      	ldr	r4, [r3, #0]
 800fdd0:	b124      	cbz	r4, 800fddc <printf+0x14>
 800fdd2:	69a3      	ldr	r3, [r4, #24]
 800fdd4:	b913      	cbnz	r3, 800fddc <printf+0x14>
 800fdd6:	4620      	mov	r0, r4
 800fdd8:	f004 fb52 	bl	8014480 <__sinit>
 800fddc:	ab05      	add	r3, sp, #20
 800fdde:	9a04      	ldr	r2, [sp, #16]
 800fde0:	68a1      	ldr	r1, [r4, #8]
 800fde2:	9301      	str	r3, [sp, #4]
 800fde4:	4620      	mov	r0, r4
 800fde6:	f002 facb 	bl	8012380 <_vfprintf_r>
 800fdea:	b002      	add	sp, #8
 800fdec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdf0:	b004      	add	sp, #16
 800fdf2:	4770      	bx	lr
 800fdf4:	20000014 	.word	0x20000014

0800fdf8 <_puts_r>:
 800fdf8:	b530      	push	{r4, r5, lr}
 800fdfa:	4605      	mov	r5, r0
 800fdfc:	b089      	sub	sp, #36	; 0x24
 800fdfe:	4608      	mov	r0, r1
 800fe00:	460c      	mov	r4, r1
 800fe02:	f7f0 f9ef 	bl	80001e4 <strlen>
 800fe06:	4b28      	ldr	r3, [pc, #160]	; (800fea8 <_puts_r+0xb0>)
 800fe08:	9306      	str	r3, [sp, #24]
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	9005      	str	r0, [sp, #20]
 800fe0e:	9307      	str	r3, [sp, #28]
 800fe10:	4418      	add	r0, r3
 800fe12:	ab04      	add	r3, sp, #16
 800fe14:	9301      	str	r3, [sp, #4]
 800fe16:	2302      	movs	r3, #2
 800fe18:	9404      	str	r4, [sp, #16]
 800fe1a:	9003      	str	r0, [sp, #12]
 800fe1c:	9302      	str	r3, [sp, #8]
 800fe1e:	b125      	cbz	r5, 800fe2a <_puts_r+0x32>
 800fe20:	69ab      	ldr	r3, [r5, #24]
 800fe22:	b913      	cbnz	r3, 800fe2a <_puts_r+0x32>
 800fe24:	4628      	mov	r0, r5
 800fe26:	f004 fb2b 	bl	8014480 <__sinit>
 800fe2a:	69ab      	ldr	r3, [r5, #24]
 800fe2c:	68ac      	ldr	r4, [r5, #8]
 800fe2e:	b913      	cbnz	r3, 800fe36 <_puts_r+0x3e>
 800fe30:	4628      	mov	r0, r5
 800fe32:	f004 fb25 	bl	8014480 <__sinit>
 800fe36:	4b1d      	ldr	r3, [pc, #116]	; (800feac <_puts_r+0xb4>)
 800fe38:	429c      	cmp	r4, r3
 800fe3a:	d12a      	bne.n	800fe92 <_puts_r+0x9a>
 800fe3c:	686c      	ldr	r4, [r5, #4]
 800fe3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe40:	07db      	lsls	r3, r3, #31
 800fe42:	d405      	bmi.n	800fe50 <_puts_r+0x58>
 800fe44:	89a3      	ldrh	r3, [r4, #12]
 800fe46:	0598      	lsls	r0, r3, #22
 800fe48:	d402      	bmi.n	800fe50 <_puts_r+0x58>
 800fe4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe4c:	f005 fa5f 	bl	801530e <__retarget_lock_acquire_recursive>
 800fe50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe54:	0499      	lsls	r1, r3, #18
 800fe56:	d406      	bmi.n	800fe66 <_puts_r+0x6e>
 800fe58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fe5c:	81a3      	strh	r3, [r4, #12]
 800fe5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fe64:	6663      	str	r3, [r4, #100]	; 0x64
 800fe66:	4628      	mov	r0, r5
 800fe68:	aa01      	add	r2, sp, #4
 800fe6a:	4621      	mov	r1, r4
 800fe6c:	f004 fc9a 	bl	80147a4 <__sfvwrite_r>
 800fe70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe72:	2800      	cmp	r0, #0
 800fe74:	bf14      	ite	ne
 800fe76:	f04f 35ff 	movne.w	r5, #4294967295
 800fe7a:	250a      	moveq	r5, #10
 800fe7c:	07da      	lsls	r2, r3, #31
 800fe7e:	d405      	bmi.n	800fe8c <_puts_r+0x94>
 800fe80:	89a3      	ldrh	r3, [r4, #12]
 800fe82:	059b      	lsls	r3, r3, #22
 800fe84:	d402      	bmi.n	800fe8c <_puts_r+0x94>
 800fe86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe88:	f005 fa43 	bl	8015312 <__retarget_lock_release_recursive>
 800fe8c:	4628      	mov	r0, r5
 800fe8e:	b009      	add	sp, #36	; 0x24
 800fe90:	bd30      	pop	{r4, r5, pc}
 800fe92:	4b07      	ldr	r3, [pc, #28]	; (800feb0 <_puts_r+0xb8>)
 800fe94:	429c      	cmp	r4, r3
 800fe96:	d101      	bne.n	800fe9c <_puts_r+0xa4>
 800fe98:	68ac      	ldr	r4, [r5, #8]
 800fe9a:	e7d0      	b.n	800fe3e <_puts_r+0x46>
 800fe9c:	4b05      	ldr	r3, [pc, #20]	; (800feb4 <_puts_r+0xbc>)
 800fe9e:	429c      	cmp	r4, r3
 800fea0:	bf08      	it	eq
 800fea2:	68ec      	ldreq	r4, [r5, #12]
 800fea4:	e7cb      	b.n	800fe3e <_puts_r+0x46>
 800fea6:	bf00      	nop
 800fea8:	08017b44 	.word	0x08017b44
 800feac:	08017c78 	.word	0x08017c78
 800feb0:	08017c98 	.word	0x08017c98
 800feb4:	08017c58 	.word	0x08017c58

0800feb8 <puts>:
 800feb8:	4b02      	ldr	r3, [pc, #8]	; (800fec4 <puts+0xc>)
 800feba:	4601      	mov	r1, r0
 800febc:	6818      	ldr	r0, [r3, #0]
 800febe:	f7ff bf9b 	b.w	800fdf8 <_puts_r>
 800fec2:	bf00      	nop
 800fec4:	20000014 	.word	0x20000014

0800fec8 <_sbrk_r>:
 800fec8:	b538      	push	{r3, r4, r5, lr}
 800feca:	4c06      	ldr	r4, [pc, #24]	; (800fee4 <_sbrk_r+0x1c>)
 800fecc:	2300      	movs	r3, #0
 800fece:	4605      	mov	r5, r0
 800fed0:	4608      	mov	r0, r1
 800fed2:	6023      	str	r3, [r4, #0]
 800fed4:	f7ff f92e 	bl	800f134 <_sbrk>
 800fed8:	1c43      	adds	r3, r0, #1
 800feda:	d102      	bne.n	800fee2 <_sbrk_r+0x1a>
 800fedc:	6823      	ldr	r3, [r4, #0]
 800fede:	b103      	cbz	r3, 800fee2 <_sbrk_r+0x1a>
 800fee0:	602b      	str	r3, [r5, #0]
 800fee2:	bd38      	pop	{r3, r4, r5, pc}
 800fee4:	20003930 	.word	0x20003930

0800fee8 <setbuf>:
 800fee8:	2900      	cmp	r1, #0
 800feea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800feee:	bf0c      	ite	eq
 800fef0:	2202      	moveq	r2, #2
 800fef2:	2200      	movne	r2, #0
 800fef4:	f000 b800 	b.w	800fef8 <setvbuf>

0800fef8 <setvbuf>:
 800fef8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fefc:	461d      	mov	r5, r3
 800fefe:	4b60      	ldr	r3, [pc, #384]	; (8010080 <setvbuf+0x188>)
 800ff00:	681e      	ldr	r6, [r3, #0]
 800ff02:	4604      	mov	r4, r0
 800ff04:	460f      	mov	r7, r1
 800ff06:	4690      	mov	r8, r2
 800ff08:	b126      	cbz	r6, 800ff14 <setvbuf+0x1c>
 800ff0a:	69b3      	ldr	r3, [r6, #24]
 800ff0c:	b913      	cbnz	r3, 800ff14 <setvbuf+0x1c>
 800ff0e:	4630      	mov	r0, r6
 800ff10:	f004 fab6 	bl	8014480 <__sinit>
 800ff14:	4b5b      	ldr	r3, [pc, #364]	; (8010084 <setvbuf+0x18c>)
 800ff16:	429c      	cmp	r4, r3
 800ff18:	d166      	bne.n	800ffe8 <setvbuf+0xf0>
 800ff1a:	6874      	ldr	r4, [r6, #4]
 800ff1c:	f1b8 0f02 	cmp.w	r8, #2
 800ff20:	d006      	beq.n	800ff30 <setvbuf+0x38>
 800ff22:	f1b8 0f01 	cmp.w	r8, #1
 800ff26:	f200 80a7 	bhi.w	8010078 <setvbuf+0x180>
 800ff2a:	2d00      	cmp	r5, #0
 800ff2c:	f2c0 80a4 	blt.w	8010078 <setvbuf+0x180>
 800ff30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff32:	07da      	lsls	r2, r3, #31
 800ff34:	d405      	bmi.n	800ff42 <setvbuf+0x4a>
 800ff36:	89a3      	ldrh	r3, [r4, #12]
 800ff38:	059b      	lsls	r3, r3, #22
 800ff3a:	d402      	bmi.n	800ff42 <setvbuf+0x4a>
 800ff3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff3e:	f005 f9e6 	bl	801530e <__retarget_lock_acquire_recursive>
 800ff42:	4621      	mov	r1, r4
 800ff44:	4630      	mov	r0, r6
 800ff46:	f004 fa07 	bl	8014358 <_fflush_r>
 800ff4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff4c:	b141      	cbz	r1, 800ff60 <setvbuf+0x68>
 800ff4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ff52:	4299      	cmp	r1, r3
 800ff54:	d002      	beq.n	800ff5c <setvbuf+0x64>
 800ff56:	4630      	mov	r0, r6
 800ff58:	f004 fb68 	bl	801462c <_free_r>
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	6363      	str	r3, [r4, #52]	; 0x34
 800ff60:	2300      	movs	r3, #0
 800ff62:	61a3      	str	r3, [r4, #24]
 800ff64:	6063      	str	r3, [r4, #4]
 800ff66:	89a3      	ldrh	r3, [r4, #12]
 800ff68:	0618      	lsls	r0, r3, #24
 800ff6a:	d503      	bpl.n	800ff74 <setvbuf+0x7c>
 800ff6c:	6921      	ldr	r1, [r4, #16]
 800ff6e:	4630      	mov	r0, r6
 800ff70:	f004 fb5c 	bl	801462c <_free_r>
 800ff74:	89a3      	ldrh	r3, [r4, #12]
 800ff76:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800ff7a:	f023 0303 	bic.w	r3, r3, #3
 800ff7e:	f1b8 0f02 	cmp.w	r8, #2
 800ff82:	81a3      	strh	r3, [r4, #12]
 800ff84:	d072      	beq.n	801006c <setvbuf+0x174>
 800ff86:	ab01      	add	r3, sp, #4
 800ff88:	466a      	mov	r2, sp
 800ff8a:	4621      	mov	r1, r4
 800ff8c:	4630      	mov	r0, r6
 800ff8e:	f005 f9c1 	bl	8015314 <__swhatbuf_r>
 800ff92:	89a3      	ldrh	r3, [r4, #12]
 800ff94:	4318      	orrs	r0, r3
 800ff96:	81a0      	strh	r0, [r4, #12]
 800ff98:	2d00      	cmp	r5, #0
 800ff9a:	d12f      	bne.n	800fffc <setvbuf+0x104>
 800ff9c:	9d00      	ldr	r5, [sp, #0]
 800ff9e:	4628      	mov	r0, r5
 800ffa0:	f7ff fa78 	bl	800f494 <malloc>
 800ffa4:	4607      	mov	r7, r0
 800ffa6:	2800      	cmp	r0, #0
 800ffa8:	d162      	bne.n	8010070 <setvbuf+0x178>
 800ffaa:	f8dd 9000 	ldr.w	r9, [sp]
 800ffae:	45a9      	cmp	r9, r5
 800ffb0:	d150      	bne.n	8010054 <setvbuf+0x15c>
 800ffb2:	f04f 35ff 	mov.w	r5, #4294967295
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	60a2      	str	r2, [r4, #8]
 800ffba:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800ffbe:	6022      	str	r2, [r4, #0]
 800ffc0:	6122      	str	r2, [r4, #16]
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffc8:	6162      	str	r2, [r4, #20]
 800ffca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ffcc:	f043 0302 	orr.w	r3, r3, #2
 800ffd0:	07d1      	lsls	r1, r2, #31
 800ffd2:	81a3      	strh	r3, [r4, #12]
 800ffd4:	d404      	bmi.n	800ffe0 <setvbuf+0xe8>
 800ffd6:	059b      	lsls	r3, r3, #22
 800ffd8:	d402      	bmi.n	800ffe0 <setvbuf+0xe8>
 800ffda:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffdc:	f005 f999 	bl	8015312 <__retarget_lock_release_recursive>
 800ffe0:	4628      	mov	r0, r5
 800ffe2:	b003      	add	sp, #12
 800ffe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffe8:	4b27      	ldr	r3, [pc, #156]	; (8010088 <setvbuf+0x190>)
 800ffea:	429c      	cmp	r4, r3
 800ffec:	d101      	bne.n	800fff2 <setvbuf+0xfa>
 800ffee:	68b4      	ldr	r4, [r6, #8]
 800fff0:	e794      	b.n	800ff1c <setvbuf+0x24>
 800fff2:	4b26      	ldr	r3, [pc, #152]	; (801008c <setvbuf+0x194>)
 800fff4:	429c      	cmp	r4, r3
 800fff6:	bf08      	it	eq
 800fff8:	68f4      	ldreq	r4, [r6, #12]
 800fffa:	e78f      	b.n	800ff1c <setvbuf+0x24>
 800fffc:	2f00      	cmp	r7, #0
 800fffe:	d0ce      	beq.n	800ff9e <setvbuf+0xa6>
 8010000:	69b3      	ldr	r3, [r6, #24]
 8010002:	b913      	cbnz	r3, 801000a <setvbuf+0x112>
 8010004:	4630      	mov	r0, r6
 8010006:	f004 fa3b 	bl	8014480 <__sinit>
 801000a:	9b00      	ldr	r3, [sp, #0]
 801000c:	6127      	str	r7, [r4, #16]
 801000e:	429d      	cmp	r5, r3
 8010010:	bf18      	it	ne
 8010012:	89a3      	ldrhne	r3, [r4, #12]
 8010014:	6027      	str	r7, [r4, #0]
 8010016:	bf1c      	itt	ne
 8010018:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 801001c:	81a3      	strhne	r3, [r4, #12]
 801001e:	f1b8 0f01 	cmp.w	r8, #1
 8010022:	bf08      	it	eq
 8010024:	89a3      	ldrheq	r3, [r4, #12]
 8010026:	6165      	str	r5, [r4, #20]
 8010028:	bf04      	itt	eq
 801002a:	f043 0301 	orreq.w	r3, r3, #1
 801002e:	81a3      	strheq	r3, [r4, #12]
 8010030:	89a3      	ldrh	r3, [r4, #12]
 8010032:	f013 0208 	ands.w	r2, r3, #8
 8010036:	d01d      	beq.n	8010074 <setvbuf+0x17c>
 8010038:	07da      	lsls	r2, r3, #31
 801003a:	bf41      	itttt	mi
 801003c:	2200      	movmi	r2, #0
 801003e:	426d      	negmi	r5, r5
 8010040:	60a2      	strmi	r2, [r4, #8]
 8010042:	61a5      	strmi	r5, [r4, #24]
 8010044:	bf58      	it	pl
 8010046:	60a5      	strpl	r5, [r4, #8]
 8010048:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801004a:	f015 0501 	ands.w	r5, r5, #1
 801004e:	d0c2      	beq.n	800ffd6 <setvbuf+0xde>
 8010050:	2500      	movs	r5, #0
 8010052:	e7c5      	b.n	800ffe0 <setvbuf+0xe8>
 8010054:	4648      	mov	r0, r9
 8010056:	f7ff fa1d 	bl	800f494 <malloc>
 801005a:	4607      	mov	r7, r0
 801005c:	2800      	cmp	r0, #0
 801005e:	d0a8      	beq.n	800ffb2 <setvbuf+0xba>
 8010060:	89a3      	ldrh	r3, [r4, #12]
 8010062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010066:	81a3      	strh	r3, [r4, #12]
 8010068:	464d      	mov	r5, r9
 801006a:	e7c9      	b.n	8010000 <setvbuf+0x108>
 801006c:	2500      	movs	r5, #0
 801006e:	e7a2      	b.n	800ffb6 <setvbuf+0xbe>
 8010070:	46a9      	mov	r9, r5
 8010072:	e7f5      	b.n	8010060 <setvbuf+0x168>
 8010074:	60a2      	str	r2, [r4, #8]
 8010076:	e7e7      	b.n	8010048 <setvbuf+0x150>
 8010078:	f04f 35ff 	mov.w	r5, #4294967295
 801007c:	e7b0      	b.n	800ffe0 <setvbuf+0xe8>
 801007e:	bf00      	nop
 8010080:	20000014 	.word	0x20000014
 8010084:	08017c78 	.word	0x08017c78
 8010088:	08017c98 	.word	0x08017c98
 801008c:	08017c58 	.word	0x08017c58

08010090 <sprintf>:
 8010090:	b40e      	push	{r1, r2, r3}
 8010092:	b500      	push	{lr}
 8010094:	b09c      	sub	sp, #112	; 0x70
 8010096:	f44f 7102 	mov.w	r1, #520	; 0x208
 801009a:	ab1d      	add	r3, sp, #116	; 0x74
 801009c:	f8ad 1014 	strh.w	r1, [sp, #20]
 80100a0:	9002      	str	r0, [sp, #8]
 80100a2:	9006      	str	r0, [sp, #24]
 80100a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80100a8:	480a      	ldr	r0, [pc, #40]	; (80100d4 <sprintf+0x44>)
 80100aa:	9104      	str	r1, [sp, #16]
 80100ac:	9107      	str	r1, [sp, #28]
 80100ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80100b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80100b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80100ba:	6800      	ldr	r0, [r0, #0]
 80100bc:	9301      	str	r3, [sp, #4]
 80100be:	a902      	add	r1, sp, #8
 80100c0:	f000 ff3e 	bl	8010f40 <_svfprintf_r>
 80100c4:	9b02      	ldr	r3, [sp, #8]
 80100c6:	2200      	movs	r2, #0
 80100c8:	701a      	strb	r2, [r3, #0]
 80100ca:	b01c      	add	sp, #112	; 0x70
 80100cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80100d0:	b003      	add	sp, #12
 80100d2:	4770      	bx	lr
 80100d4:	20000014 	.word	0x20000014

080100d8 <strchr>:
 80100d8:	b2c9      	uxtb	r1, r1
 80100da:	4603      	mov	r3, r0
 80100dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100e0:	b11a      	cbz	r2, 80100ea <strchr+0x12>
 80100e2:	4291      	cmp	r1, r2
 80100e4:	d1f9      	bne.n	80100da <strchr+0x2>
 80100e6:	4618      	mov	r0, r3
 80100e8:	4770      	bx	lr
 80100ea:	2900      	cmp	r1, #0
 80100ec:	bf0c      	ite	eq
 80100ee:	4618      	moveq	r0, r3
 80100f0:	2000      	movne	r0, #0
 80100f2:	4770      	bx	lr

080100f4 <sulp>:
 80100f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100f8:	460f      	mov	r7, r1
 80100fa:	4690      	mov	r8, r2
 80100fc:	f005 fc62 	bl	80159c4 <__ulp>
 8010100:	4604      	mov	r4, r0
 8010102:	460d      	mov	r5, r1
 8010104:	f1b8 0f00 	cmp.w	r8, #0
 8010108:	d011      	beq.n	801012e <sulp+0x3a>
 801010a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801010e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010112:	2b00      	cmp	r3, #0
 8010114:	dd0b      	ble.n	801012e <sulp+0x3a>
 8010116:	051b      	lsls	r3, r3, #20
 8010118:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801011c:	2400      	movs	r4, #0
 801011e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010122:	4622      	mov	r2, r4
 8010124:	462b      	mov	r3, r5
 8010126:	f7f0 fa73 	bl	8000610 <__aeabi_dmul>
 801012a:	4604      	mov	r4, r0
 801012c:	460d      	mov	r5, r1
 801012e:	4620      	mov	r0, r4
 8010130:	4629      	mov	r1, r5
 8010132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08010138 <_strtod_l>:
 8010138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013c:	4699      	mov	r9, r3
 801013e:	b09f      	sub	sp, #124	; 0x7c
 8010140:	2300      	movs	r3, #0
 8010142:	4680      	mov	r8, r0
 8010144:	4648      	mov	r0, r9
 8010146:	460c      	mov	r4, r1
 8010148:	9215      	str	r2, [sp, #84]	; 0x54
 801014a:	931a      	str	r3, [sp, #104]	; 0x68
 801014c:	f005 f8cc 	bl	80152e8 <__localeconv_l>
 8010150:	4607      	mov	r7, r0
 8010152:	6800      	ldr	r0, [r0, #0]
 8010154:	f7f0 f846 	bl	80001e4 <strlen>
 8010158:	f04f 0a00 	mov.w	sl, #0
 801015c:	4605      	mov	r5, r0
 801015e:	f04f 0b00 	mov.w	fp, #0
 8010162:	9419      	str	r4, [sp, #100]	; 0x64
 8010164:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010166:	781a      	ldrb	r2, [r3, #0]
 8010168:	2a0d      	cmp	r2, #13
 801016a:	d833      	bhi.n	80101d4 <_strtod_l+0x9c>
 801016c:	2a09      	cmp	r2, #9
 801016e:	d237      	bcs.n	80101e0 <_strtod_l+0xa8>
 8010170:	2a00      	cmp	r2, #0
 8010172:	d03f      	beq.n	80101f4 <_strtod_l+0xbc>
 8010174:	2300      	movs	r3, #0
 8010176:	9309      	str	r3, [sp, #36]	; 0x24
 8010178:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801017a:	7833      	ldrb	r3, [r6, #0]
 801017c:	2b30      	cmp	r3, #48	; 0x30
 801017e:	f040 8101 	bne.w	8010384 <_strtod_l+0x24c>
 8010182:	7873      	ldrb	r3, [r6, #1]
 8010184:	2b58      	cmp	r3, #88	; 0x58
 8010186:	d001      	beq.n	801018c <_strtod_l+0x54>
 8010188:	2b78      	cmp	r3, #120	; 0x78
 801018a:	d16b      	bne.n	8010264 <_strtod_l+0x12c>
 801018c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801018e:	9301      	str	r3, [sp, #4]
 8010190:	ab1a      	add	r3, sp, #104	; 0x68
 8010192:	9300      	str	r3, [sp, #0]
 8010194:	f8cd 9008 	str.w	r9, [sp, #8]
 8010198:	ab1b      	add	r3, sp, #108	; 0x6c
 801019a:	4aaa      	ldr	r2, [pc, #680]	; (8010444 <_strtod_l+0x30c>)
 801019c:	a919      	add	r1, sp, #100	; 0x64
 801019e:	4640      	mov	r0, r8
 80101a0:	f004 fcb6 	bl	8014b10 <__gethex>
 80101a4:	f010 0407 	ands.w	r4, r0, #7
 80101a8:	4605      	mov	r5, r0
 80101aa:	d005      	beq.n	80101b8 <_strtod_l+0x80>
 80101ac:	2c06      	cmp	r4, #6
 80101ae:	d12b      	bne.n	8010208 <_strtod_l+0xd0>
 80101b0:	3601      	adds	r6, #1
 80101b2:	2300      	movs	r3, #0
 80101b4:	9619      	str	r6, [sp, #100]	; 0x64
 80101b6:	9309      	str	r3, [sp, #36]	; 0x24
 80101b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	f040 8599 	bne.w	8010cf2 <_strtod_l+0xbba>
 80101c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101c2:	b1e3      	cbz	r3, 80101fe <_strtod_l+0xc6>
 80101c4:	4652      	mov	r2, sl
 80101c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80101ca:	4610      	mov	r0, r2
 80101cc:	4619      	mov	r1, r3
 80101ce:	b01f      	add	sp, #124	; 0x7c
 80101d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101d4:	2a2b      	cmp	r2, #43	; 0x2b
 80101d6:	d006      	beq.n	80101e6 <_strtod_l+0xae>
 80101d8:	2a2d      	cmp	r2, #45	; 0x2d
 80101da:	d013      	beq.n	8010204 <_strtod_l+0xcc>
 80101dc:	2a20      	cmp	r2, #32
 80101de:	d1c9      	bne.n	8010174 <_strtod_l+0x3c>
 80101e0:	3301      	adds	r3, #1
 80101e2:	9319      	str	r3, [sp, #100]	; 0x64
 80101e4:	e7be      	b.n	8010164 <_strtod_l+0x2c>
 80101e6:	2200      	movs	r2, #0
 80101e8:	9209      	str	r2, [sp, #36]	; 0x24
 80101ea:	1c5a      	adds	r2, r3, #1
 80101ec:	9219      	str	r2, [sp, #100]	; 0x64
 80101ee:	785b      	ldrb	r3, [r3, #1]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d1c1      	bne.n	8010178 <_strtod_l+0x40>
 80101f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101f6:	9419      	str	r4, [sp, #100]	; 0x64
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	f040 8578 	bne.w	8010cee <_strtod_l+0xbb6>
 80101fe:	4652      	mov	r2, sl
 8010200:	465b      	mov	r3, fp
 8010202:	e7e2      	b.n	80101ca <_strtod_l+0x92>
 8010204:	2201      	movs	r2, #1
 8010206:	e7ef      	b.n	80101e8 <_strtod_l+0xb0>
 8010208:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801020a:	b13a      	cbz	r2, 801021c <_strtod_l+0xe4>
 801020c:	2135      	movs	r1, #53	; 0x35
 801020e:	a81c      	add	r0, sp, #112	; 0x70
 8010210:	f005 fcc5 	bl	8015b9e <__copybits>
 8010214:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010216:	4640      	mov	r0, r8
 8010218:	f005 f948 	bl	80154ac <_Bfree>
 801021c:	3c01      	subs	r4, #1
 801021e:	2c04      	cmp	r4, #4
 8010220:	d808      	bhi.n	8010234 <_strtod_l+0xfc>
 8010222:	e8df f004 	tbb	[pc, r4]
 8010226:	030c      	.short	0x030c
 8010228:	1a17      	.short	0x1a17
 801022a:	0c          	.byte	0x0c
 801022b:	00          	.byte	0x00
 801022c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010230:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8010234:	0729      	lsls	r1, r5, #28
 8010236:	d5bf      	bpl.n	80101b8 <_strtod_l+0x80>
 8010238:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801023c:	e7bc      	b.n	80101b8 <_strtod_l+0x80>
 801023e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010240:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010242:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010246:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801024a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801024e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010252:	e7ef      	b.n	8010234 <_strtod_l+0xfc>
 8010254:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8010450 <_strtod_l+0x318>
 8010258:	e7ec      	b.n	8010234 <_strtod_l+0xfc>
 801025a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801025e:	f04f 3aff 	mov.w	sl, #4294967295
 8010262:	e7e7      	b.n	8010234 <_strtod_l+0xfc>
 8010264:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010266:	1c5a      	adds	r2, r3, #1
 8010268:	9219      	str	r2, [sp, #100]	; 0x64
 801026a:	785b      	ldrb	r3, [r3, #1]
 801026c:	2b30      	cmp	r3, #48	; 0x30
 801026e:	d0f9      	beq.n	8010264 <_strtod_l+0x12c>
 8010270:	2b00      	cmp	r3, #0
 8010272:	d0a1      	beq.n	80101b8 <_strtod_l+0x80>
 8010274:	2301      	movs	r3, #1
 8010276:	9308      	str	r3, [sp, #32]
 8010278:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801027a:	930a      	str	r3, [sp, #40]	; 0x28
 801027c:	2300      	movs	r3, #0
 801027e:	9305      	str	r3, [sp, #20]
 8010280:	9306      	str	r3, [sp, #24]
 8010282:	9304      	str	r3, [sp, #16]
 8010284:	220a      	movs	r2, #10
 8010286:	9819      	ldr	r0, [sp, #100]	; 0x64
 8010288:	7806      	ldrb	r6, [r0, #0]
 801028a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801028e:	b2d9      	uxtb	r1, r3
 8010290:	2909      	cmp	r1, #9
 8010292:	d979      	bls.n	8010388 <_strtod_l+0x250>
 8010294:	462a      	mov	r2, r5
 8010296:	6839      	ldr	r1, [r7, #0]
 8010298:	f005 feb3 	bl	8016002 <strncmp>
 801029c:	2800      	cmp	r0, #0
 801029e:	f000 8085 	beq.w	80103ac <_strtod_l+0x274>
 80102a2:	2000      	movs	r0, #0
 80102a4:	9d04      	ldr	r5, [sp, #16]
 80102a6:	4633      	mov	r3, r6
 80102a8:	4602      	mov	r2, r0
 80102aa:	4601      	mov	r1, r0
 80102ac:	2b65      	cmp	r3, #101	; 0x65
 80102ae:	d002      	beq.n	80102b6 <_strtod_l+0x17e>
 80102b0:	2b45      	cmp	r3, #69	; 0x45
 80102b2:	f040 80ef 	bne.w	8010494 <_strtod_l+0x35c>
 80102b6:	b925      	cbnz	r5, 80102c2 <_strtod_l+0x18a>
 80102b8:	b910      	cbnz	r0, 80102c0 <_strtod_l+0x188>
 80102ba:	9b08      	ldr	r3, [sp, #32]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d099      	beq.n	80101f4 <_strtod_l+0xbc>
 80102c0:	2500      	movs	r5, #0
 80102c2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80102c4:	1c63      	adds	r3, r4, #1
 80102c6:	9319      	str	r3, [sp, #100]	; 0x64
 80102c8:	7863      	ldrb	r3, [r4, #1]
 80102ca:	2b2b      	cmp	r3, #43	; 0x2b
 80102cc:	f000 80cf 	beq.w	801046e <_strtod_l+0x336>
 80102d0:	2b2d      	cmp	r3, #45	; 0x2d
 80102d2:	f000 80d2 	beq.w	801047a <_strtod_l+0x342>
 80102d6:	2600      	movs	r6, #0
 80102d8:	9607      	str	r6, [sp, #28]
 80102da:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80102de:	2e09      	cmp	r6, #9
 80102e0:	f200 80d7 	bhi.w	8010492 <_strtod_l+0x35a>
 80102e4:	2b30      	cmp	r3, #48	; 0x30
 80102e6:	f000 80ca 	beq.w	801047e <_strtod_l+0x346>
 80102ea:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 80102ee:	2e08      	cmp	r6, #8
 80102f0:	f200 80d0 	bhi.w	8010494 <_strtod_l+0x35c>
 80102f4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80102f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80102fa:	f04f 0c0a 	mov.w	ip, #10
 80102fe:	461f      	mov	r7, r3
 8010300:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010302:	1c5e      	adds	r6, r3, #1
 8010304:	9619      	str	r6, [sp, #100]	; 0x64
 8010306:	785b      	ldrb	r3, [r3, #1]
 8010308:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 801030c:	f1b9 0f09 	cmp.w	r9, #9
 8010310:	f240 80ba 	bls.w	8010488 <_strtod_l+0x350>
 8010314:	1bf6      	subs	r6, r6, r7
 8010316:	2e08      	cmp	r6, #8
 8010318:	f644 691f 	movw	r9, #19999	; 0x4e1f
 801031c:	dc02      	bgt.n	8010324 <_strtod_l+0x1ec>
 801031e:	45f1      	cmp	r9, lr
 8010320:	bfa8      	it	ge
 8010322:	46f1      	movge	r9, lr
 8010324:	9e07      	ldr	r6, [sp, #28]
 8010326:	b10e      	cbz	r6, 801032c <_strtod_l+0x1f4>
 8010328:	f1c9 0900 	rsb	r9, r9, #0
 801032c:	2d00      	cmp	r5, #0
 801032e:	f040 80d7 	bne.w	80104e0 <_strtod_l+0x3a8>
 8010332:	2800      	cmp	r0, #0
 8010334:	f47f af40 	bne.w	80101b8 <_strtod_l+0x80>
 8010338:	9a08      	ldr	r2, [sp, #32]
 801033a:	2a00      	cmp	r2, #0
 801033c:	f47f af3c 	bne.w	80101b8 <_strtod_l+0x80>
 8010340:	2900      	cmp	r1, #0
 8010342:	f47f af57 	bne.w	80101f4 <_strtod_l+0xbc>
 8010346:	2b4e      	cmp	r3, #78	; 0x4e
 8010348:	f000 80ad 	beq.w	80104a6 <_strtod_l+0x36e>
 801034c:	f300 80a5 	bgt.w	801049a <_strtod_l+0x362>
 8010350:	2b49      	cmp	r3, #73	; 0x49
 8010352:	f47f af4f 	bne.w	80101f4 <_strtod_l+0xbc>
 8010356:	493c      	ldr	r1, [pc, #240]	; (8010448 <_strtod_l+0x310>)
 8010358:	a819      	add	r0, sp, #100	; 0x64
 801035a:	f004 fe09 	bl	8014f70 <__match>
 801035e:	2800      	cmp	r0, #0
 8010360:	f43f af48 	beq.w	80101f4 <_strtod_l+0xbc>
 8010364:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010366:	4939      	ldr	r1, [pc, #228]	; (801044c <_strtod_l+0x314>)
 8010368:	3b01      	subs	r3, #1
 801036a:	a819      	add	r0, sp, #100	; 0x64
 801036c:	9319      	str	r3, [sp, #100]	; 0x64
 801036e:	f004 fdff 	bl	8014f70 <__match>
 8010372:	b910      	cbnz	r0, 801037a <_strtod_l+0x242>
 8010374:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010376:	3301      	adds	r3, #1
 8010378:	9319      	str	r3, [sp, #100]	; 0x64
 801037a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8010450 <_strtod_l+0x318>
 801037e:	f04f 0a00 	mov.w	sl, #0
 8010382:	e719      	b.n	80101b8 <_strtod_l+0x80>
 8010384:	2300      	movs	r3, #0
 8010386:	e776      	b.n	8010276 <_strtod_l+0x13e>
 8010388:	9904      	ldr	r1, [sp, #16]
 801038a:	2908      	cmp	r1, #8
 801038c:	bfd5      	itete	le
 801038e:	9906      	ldrle	r1, [sp, #24]
 8010390:	9905      	ldrgt	r1, [sp, #20]
 8010392:	fb02 3301 	mlale	r3, r2, r1, r3
 8010396:	fb02 3301 	mlagt	r3, r2, r1, r3
 801039a:	bfd4      	ite	le
 801039c:	9306      	strle	r3, [sp, #24]
 801039e:	9305      	strgt	r3, [sp, #20]
 80103a0:	9b04      	ldr	r3, [sp, #16]
 80103a2:	3001      	adds	r0, #1
 80103a4:	3301      	adds	r3, #1
 80103a6:	9304      	str	r3, [sp, #16]
 80103a8:	9019      	str	r0, [sp, #100]	; 0x64
 80103aa:	e76c      	b.n	8010286 <_strtod_l+0x14e>
 80103ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80103ae:	195a      	adds	r2, r3, r5
 80103b0:	9219      	str	r2, [sp, #100]	; 0x64
 80103b2:	9a04      	ldr	r2, [sp, #16]
 80103b4:	5d5b      	ldrb	r3, [r3, r5]
 80103b6:	2a00      	cmp	r2, #0
 80103b8:	d154      	bne.n	8010464 <_strtod_l+0x32c>
 80103ba:	4610      	mov	r0, r2
 80103bc:	2b30      	cmp	r3, #48	; 0x30
 80103be:	d02a      	beq.n	8010416 <_strtod_l+0x2de>
 80103c0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80103c4:	2a08      	cmp	r2, #8
 80103c6:	f200 8499 	bhi.w	8010cfc <_strtod_l+0xbc4>
 80103ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80103cc:	920a      	str	r2, [sp, #40]	; 0x28
 80103ce:	4602      	mov	r2, r0
 80103d0:	2000      	movs	r0, #0
 80103d2:	4605      	mov	r5, r0
 80103d4:	3b30      	subs	r3, #48	; 0x30
 80103d6:	f100 0101 	add.w	r1, r0, #1
 80103da:	d011      	beq.n	8010400 <_strtod_l+0x2c8>
 80103dc:	440a      	add	r2, r1
 80103de:	eb00 0c05 	add.w	ip, r0, r5
 80103e2:	4629      	mov	r1, r5
 80103e4:	260a      	movs	r6, #10
 80103e6:	4561      	cmp	r1, ip
 80103e8:	d11b      	bne.n	8010422 <_strtod_l+0x2ea>
 80103ea:	4428      	add	r0, r5
 80103ec:	2808      	cmp	r0, #8
 80103ee:	f100 0501 	add.w	r5, r0, #1
 80103f2:	dc2f      	bgt.n	8010454 <_strtod_l+0x31c>
 80103f4:	9806      	ldr	r0, [sp, #24]
 80103f6:	210a      	movs	r1, #10
 80103f8:	fb01 3300 	mla	r3, r1, r0, r3
 80103fc:	9306      	str	r3, [sp, #24]
 80103fe:	2100      	movs	r1, #0
 8010400:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010402:	1c58      	adds	r0, r3, #1
 8010404:	9019      	str	r0, [sp, #100]	; 0x64
 8010406:	785b      	ldrb	r3, [r3, #1]
 8010408:	4608      	mov	r0, r1
 801040a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801040e:	2909      	cmp	r1, #9
 8010410:	d9e0      	bls.n	80103d4 <_strtod_l+0x29c>
 8010412:	2101      	movs	r1, #1
 8010414:	e74a      	b.n	80102ac <_strtod_l+0x174>
 8010416:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010418:	1c5a      	adds	r2, r3, #1
 801041a:	9219      	str	r2, [sp, #100]	; 0x64
 801041c:	3001      	adds	r0, #1
 801041e:	785b      	ldrb	r3, [r3, #1]
 8010420:	e7cc      	b.n	80103bc <_strtod_l+0x284>
 8010422:	3101      	adds	r1, #1
 8010424:	f101 3eff 	add.w	lr, r1, #4294967295
 8010428:	f1be 0f08 	cmp.w	lr, #8
 801042c:	dc03      	bgt.n	8010436 <_strtod_l+0x2fe>
 801042e:	9f06      	ldr	r7, [sp, #24]
 8010430:	4377      	muls	r7, r6
 8010432:	9706      	str	r7, [sp, #24]
 8010434:	e7d7      	b.n	80103e6 <_strtod_l+0x2ae>
 8010436:	2910      	cmp	r1, #16
 8010438:	bfde      	ittt	le
 801043a:	9f05      	ldrle	r7, [sp, #20]
 801043c:	4377      	mulle	r7, r6
 801043e:	9705      	strle	r7, [sp, #20]
 8010440:	e7d1      	b.n	80103e6 <_strtod_l+0x2ae>
 8010442:	bf00      	nop
 8010444:	08017b48 	.word	0x08017b48
 8010448:	08017b9d 	.word	0x08017b9d
 801044c:	08017c4b 	.word	0x08017c4b
 8010450:	7ff00000 	.word	0x7ff00000
 8010454:	2d10      	cmp	r5, #16
 8010456:	bfdf      	itttt	le
 8010458:	9805      	ldrle	r0, [sp, #20]
 801045a:	210a      	movle	r1, #10
 801045c:	fb01 3300 	mlale	r3, r1, r0, r3
 8010460:	9305      	strle	r3, [sp, #20]
 8010462:	e7cc      	b.n	80103fe <_strtod_l+0x2c6>
 8010464:	4602      	mov	r2, r0
 8010466:	9d04      	ldr	r5, [sp, #16]
 8010468:	e7cf      	b.n	801040a <_strtod_l+0x2d2>
 801046a:	2101      	movs	r1, #1
 801046c:	e724      	b.n	80102b8 <_strtod_l+0x180>
 801046e:	2300      	movs	r3, #0
 8010470:	9307      	str	r3, [sp, #28]
 8010472:	1ca3      	adds	r3, r4, #2
 8010474:	9319      	str	r3, [sp, #100]	; 0x64
 8010476:	78a3      	ldrb	r3, [r4, #2]
 8010478:	e72f      	b.n	80102da <_strtod_l+0x1a2>
 801047a:	2301      	movs	r3, #1
 801047c:	e7f8      	b.n	8010470 <_strtod_l+0x338>
 801047e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010480:	1c5e      	adds	r6, r3, #1
 8010482:	9619      	str	r6, [sp, #100]	; 0x64
 8010484:	785b      	ldrb	r3, [r3, #1]
 8010486:	e72d      	b.n	80102e4 <_strtod_l+0x1ac>
 8010488:	fb0c 3e0e 	mla	lr, ip, lr, r3
 801048c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010490:	e736      	b.n	8010300 <_strtod_l+0x1c8>
 8010492:	9419      	str	r4, [sp, #100]	; 0x64
 8010494:	f04f 0900 	mov.w	r9, #0
 8010498:	e748      	b.n	801032c <_strtod_l+0x1f4>
 801049a:	2b69      	cmp	r3, #105	; 0x69
 801049c:	f43f af5b 	beq.w	8010356 <_strtod_l+0x21e>
 80104a0:	2b6e      	cmp	r3, #110	; 0x6e
 80104a2:	f47f aea7 	bne.w	80101f4 <_strtod_l+0xbc>
 80104a6:	498c      	ldr	r1, [pc, #560]	; (80106d8 <_strtod_l+0x5a0>)
 80104a8:	a819      	add	r0, sp, #100	; 0x64
 80104aa:	f004 fd61 	bl	8014f70 <__match>
 80104ae:	2800      	cmp	r0, #0
 80104b0:	f43f aea0 	beq.w	80101f4 <_strtod_l+0xbc>
 80104b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	2b28      	cmp	r3, #40	; 0x28
 80104ba:	d10e      	bne.n	80104da <_strtod_l+0x3a2>
 80104bc:	aa1c      	add	r2, sp, #112	; 0x70
 80104be:	4987      	ldr	r1, [pc, #540]	; (80106dc <_strtod_l+0x5a4>)
 80104c0:	a819      	add	r0, sp, #100	; 0x64
 80104c2:	f004 fd68 	bl	8014f96 <__hexnan>
 80104c6:	2805      	cmp	r0, #5
 80104c8:	d107      	bne.n	80104da <_strtod_l+0x3a2>
 80104ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80104cc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80104d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80104d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80104d8:	e66e      	b.n	80101b8 <_strtod_l+0x80>
 80104da:	f8df b210 	ldr.w	fp, [pc, #528]	; 80106ec <_strtod_l+0x5b4>
 80104de:	e74e      	b.n	801037e <_strtod_l+0x246>
 80104e0:	9b04      	ldr	r3, [sp, #16]
 80104e2:	9806      	ldr	r0, [sp, #24]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	bf08      	it	eq
 80104e8:	462b      	moveq	r3, r5
 80104ea:	2d10      	cmp	r5, #16
 80104ec:	462c      	mov	r4, r5
 80104ee:	eba9 0902 	sub.w	r9, r9, r2
 80104f2:	bfa8      	it	ge
 80104f4:	2410      	movge	r4, #16
 80104f6:	9304      	str	r3, [sp, #16]
 80104f8:	f7f0 f814 	bl	8000524 <__aeabi_ui2d>
 80104fc:	2c09      	cmp	r4, #9
 80104fe:	4682      	mov	sl, r0
 8010500:	468b      	mov	fp, r1
 8010502:	dd13      	ble.n	801052c <_strtod_l+0x3f4>
 8010504:	4b76      	ldr	r3, [pc, #472]	; (80106e0 <_strtod_l+0x5a8>)
 8010506:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801050a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801050e:	f7f0 f87f 	bl	8000610 <__aeabi_dmul>
 8010512:	4606      	mov	r6, r0
 8010514:	9805      	ldr	r0, [sp, #20]
 8010516:	460f      	mov	r7, r1
 8010518:	f7f0 f804 	bl	8000524 <__aeabi_ui2d>
 801051c:	4602      	mov	r2, r0
 801051e:	460b      	mov	r3, r1
 8010520:	4630      	mov	r0, r6
 8010522:	4639      	mov	r1, r7
 8010524:	f7ef fec2 	bl	80002ac <__adddf3>
 8010528:	4682      	mov	sl, r0
 801052a:	468b      	mov	fp, r1
 801052c:	2d0f      	cmp	r5, #15
 801052e:	dc36      	bgt.n	801059e <_strtod_l+0x466>
 8010530:	f1b9 0f00 	cmp.w	r9, #0
 8010534:	f43f ae40 	beq.w	80101b8 <_strtod_l+0x80>
 8010538:	dd24      	ble.n	8010584 <_strtod_l+0x44c>
 801053a:	f1b9 0f16 	cmp.w	r9, #22
 801053e:	dc0b      	bgt.n	8010558 <_strtod_l+0x420>
 8010540:	4d67      	ldr	r5, [pc, #412]	; (80106e0 <_strtod_l+0x5a8>)
 8010542:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 8010546:	e9d9 0100 	ldrd	r0, r1, [r9]
 801054a:	4652      	mov	r2, sl
 801054c:	465b      	mov	r3, fp
 801054e:	f7f0 f85f 	bl	8000610 <__aeabi_dmul>
 8010552:	4682      	mov	sl, r0
 8010554:	468b      	mov	fp, r1
 8010556:	e62f      	b.n	80101b8 <_strtod_l+0x80>
 8010558:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801055c:	4599      	cmp	r9, r3
 801055e:	dc1e      	bgt.n	801059e <_strtod_l+0x466>
 8010560:	4c5f      	ldr	r4, [pc, #380]	; (80106e0 <_strtod_l+0x5a8>)
 8010562:	f1c5 050f 	rsb	r5, r5, #15
 8010566:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801056a:	eba9 0505 	sub.w	r5, r9, r5
 801056e:	4652      	mov	r2, sl
 8010570:	465b      	mov	r3, fp
 8010572:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010576:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801057a:	f7f0 f849 	bl	8000610 <__aeabi_dmul>
 801057e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010582:	e7e4      	b.n	801054e <_strtod_l+0x416>
 8010584:	f119 0f16 	cmn.w	r9, #22
 8010588:	db09      	blt.n	801059e <_strtod_l+0x466>
 801058a:	4d55      	ldr	r5, [pc, #340]	; (80106e0 <_strtod_l+0x5a8>)
 801058c:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 8010590:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010594:	4650      	mov	r0, sl
 8010596:	4659      	mov	r1, fp
 8010598:	f7f0 f964 	bl	8000864 <__aeabi_ddiv>
 801059c:	e7d9      	b.n	8010552 <_strtod_l+0x41a>
 801059e:	1b2c      	subs	r4, r5, r4
 80105a0:	444c      	add	r4, r9
 80105a2:	2c00      	cmp	r4, #0
 80105a4:	dd73      	ble.n	801068e <_strtod_l+0x556>
 80105a6:	f014 030f 	ands.w	r3, r4, #15
 80105aa:	d00a      	beq.n	80105c2 <_strtod_l+0x48a>
 80105ac:	494c      	ldr	r1, [pc, #304]	; (80106e0 <_strtod_l+0x5a8>)
 80105ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80105b2:	4652      	mov	r2, sl
 80105b4:	465b      	mov	r3, fp
 80105b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ba:	f7f0 f829 	bl	8000610 <__aeabi_dmul>
 80105be:	4682      	mov	sl, r0
 80105c0:	468b      	mov	fp, r1
 80105c2:	f034 040f 	bics.w	r4, r4, #15
 80105c6:	d054      	beq.n	8010672 <_strtod_l+0x53a>
 80105c8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 80105cc:	dd27      	ble.n	801061e <_strtod_l+0x4e6>
 80105ce:	f04f 0900 	mov.w	r9, #0
 80105d2:	f8cd 9010 	str.w	r9, [sp, #16]
 80105d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80105da:	f8cd 9018 	str.w	r9, [sp, #24]
 80105de:	2322      	movs	r3, #34	; 0x22
 80105e0:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80106f0 <_strtod_l+0x5b8>
 80105e4:	f8c8 3000 	str.w	r3, [r8]
 80105e8:	f04f 0a00 	mov.w	sl, #0
 80105ec:	9b07      	ldr	r3, [sp, #28]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	f43f ade2 	beq.w	80101b8 <_strtod_l+0x80>
 80105f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80105f6:	4640      	mov	r0, r8
 80105f8:	f004 ff58 	bl	80154ac <_Bfree>
 80105fc:	9906      	ldr	r1, [sp, #24]
 80105fe:	4640      	mov	r0, r8
 8010600:	f004 ff54 	bl	80154ac <_Bfree>
 8010604:	9904      	ldr	r1, [sp, #16]
 8010606:	4640      	mov	r0, r8
 8010608:	f004 ff50 	bl	80154ac <_Bfree>
 801060c:	9907      	ldr	r1, [sp, #28]
 801060e:	4640      	mov	r0, r8
 8010610:	f004 ff4c 	bl	80154ac <_Bfree>
 8010614:	4649      	mov	r1, r9
 8010616:	4640      	mov	r0, r8
 8010618:	f004 ff48 	bl	80154ac <_Bfree>
 801061c:	e5cc      	b.n	80101b8 <_strtod_l+0x80>
 801061e:	2300      	movs	r3, #0
 8010620:	4e30      	ldr	r6, [pc, #192]	; (80106e4 <_strtod_l+0x5ac>)
 8010622:	1124      	asrs	r4, r4, #4
 8010624:	4650      	mov	r0, sl
 8010626:	4659      	mov	r1, fp
 8010628:	461f      	mov	r7, r3
 801062a:	2c01      	cmp	r4, #1
 801062c:	dc24      	bgt.n	8010678 <_strtod_l+0x540>
 801062e:	b10b      	cbz	r3, 8010634 <_strtod_l+0x4fc>
 8010630:	4682      	mov	sl, r0
 8010632:	468b      	mov	fp, r1
 8010634:	4b2b      	ldr	r3, [pc, #172]	; (80106e4 <_strtod_l+0x5ac>)
 8010636:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801063a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801063e:	4652      	mov	r2, sl
 8010640:	465b      	mov	r3, fp
 8010642:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010646:	f7ef ffe3 	bl	8000610 <__aeabi_dmul>
 801064a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801064e:	468b      	mov	fp, r1
 8010650:	460a      	mov	r2, r1
 8010652:	0d1b      	lsrs	r3, r3, #20
 8010654:	4924      	ldr	r1, [pc, #144]	; (80106e8 <_strtod_l+0x5b0>)
 8010656:	051b      	lsls	r3, r3, #20
 8010658:	428b      	cmp	r3, r1
 801065a:	4682      	mov	sl, r0
 801065c:	d8b7      	bhi.n	80105ce <_strtod_l+0x496>
 801065e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010662:	428b      	cmp	r3, r1
 8010664:	bf86      	itte	hi
 8010666:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 80106f4 <_strtod_l+0x5bc>
 801066a:	f04f 3aff 	movhi.w	sl, #4294967295
 801066e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010672:	2300      	movs	r3, #0
 8010674:	9305      	str	r3, [sp, #20]
 8010676:	e070      	b.n	801075a <_strtod_l+0x622>
 8010678:	07e2      	lsls	r2, r4, #31
 801067a:	d504      	bpl.n	8010686 <_strtod_l+0x54e>
 801067c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010680:	f7ef ffc6 	bl	8000610 <__aeabi_dmul>
 8010684:	2301      	movs	r3, #1
 8010686:	3701      	adds	r7, #1
 8010688:	1064      	asrs	r4, r4, #1
 801068a:	3608      	adds	r6, #8
 801068c:	e7cd      	b.n	801062a <_strtod_l+0x4f2>
 801068e:	d0f0      	beq.n	8010672 <_strtod_l+0x53a>
 8010690:	4264      	negs	r4, r4
 8010692:	f014 020f 	ands.w	r2, r4, #15
 8010696:	d00a      	beq.n	80106ae <_strtod_l+0x576>
 8010698:	4b11      	ldr	r3, [pc, #68]	; (80106e0 <_strtod_l+0x5a8>)
 801069a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801069e:	4650      	mov	r0, sl
 80106a0:	4659      	mov	r1, fp
 80106a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a6:	f7f0 f8dd 	bl	8000864 <__aeabi_ddiv>
 80106aa:	4682      	mov	sl, r0
 80106ac:	468b      	mov	fp, r1
 80106ae:	1124      	asrs	r4, r4, #4
 80106b0:	d0df      	beq.n	8010672 <_strtod_l+0x53a>
 80106b2:	2c1f      	cmp	r4, #31
 80106b4:	dd20      	ble.n	80106f8 <_strtod_l+0x5c0>
 80106b6:	f04f 0900 	mov.w	r9, #0
 80106ba:	f8cd 9010 	str.w	r9, [sp, #16]
 80106be:	f8cd 901c 	str.w	r9, [sp, #28]
 80106c2:	f8cd 9018 	str.w	r9, [sp, #24]
 80106c6:	2322      	movs	r3, #34	; 0x22
 80106c8:	f04f 0a00 	mov.w	sl, #0
 80106cc:	f04f 0b00 	mov.w	fp, #0
 80106d0:	f8c8 3000 	str.w	r3, [r8]
 80106d4:	e78a      	b.n	80105ec <_strtod_l+0x4b4>
 80106d6:	bf00      	nop
 80106d8:	08017ba5 	.word	0x08017ba5
 80106dc:	08017b5c 	.word	0x08017b5c
 80106e0:	08017cf0 	.word	0x08017cf0
 80106e4:	08017cc8 	.word	0x08017cc8
 80106e8:	7ca00000 	.word	0x7ca00000
 80106ec:	fff80000 	.word	0xfff80000
 80106f0:	7ff00000 	.word	0x7ff00000
 80106f4:	7fefffff 	.word	0x7fefffff
 80106f8:	f014 0310 	ands.w	r3, r4, #16
 80106fc:	bf18      	it	ne
 80106fe:	236a      	movne	r3, #106	; 0x6a
 8010700:	4e9f      	ldr	r6, [pc, #636]	; (8010980 <_strtod_l+0x848>)
 8010702:	9305      	str	r3, [sp, #20]
 8010704:	4650      	mov	r0, sl
 8010706:	4659      	mov	r1, fp
 8010708:	2300      	movs	r3, #0
 801070a:	2c00      	cmp	r4, #0
 801070c:	f300 8106 	bgt.w	801091c <_strtod_l+0x7e4>
 8010710:	b10b      	cbz	r3, 8010716 <_strtod_l+0x5de>
 8010712:	4682      	mov	sl, r0
 8010714:	468b      	mov	fp, r1
 8010716:	9b05      	ldr	r3, [sp, #20]
 8010718:	b1bb      	cbz	r3, 801074a <_strtod_l+0x612>
 801071a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801071e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010722:	2b00      	cmp	r3, #0
 8010724:	4659      	mov	r1, fp
 8010726:	dd10      	ble.n	801074a <_strtod_l+0x612>
 8010728:	2b1f      	cmp	r3, #31
 801072a:	f340 8101 	ble.w	8010930 <_strtod_l+0x7f8>
 801072e:	2b34      	cmp	r3, #52	; 0x34
 8010730:	bfde      	ittt	le
 8010732:	3b20      	suble	r3, #32
 8010734:	f04f 32ff 	movle.w	r2, #4294967295
 8010738:	fa02 f303 	lslle.w	r3, r2, r3
 801073c:	f04f 0a00 	mov.w	sl, #0
 8010740:	bfcc      	ite	gt
 8010742:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010746:	ea03 0b01 	andle.w	fp, r3, r1
 801074a:	2200      	movs	r2, #0
 801074c:	2300      	movs	r3, #0
 801074e:	4650      	mov	r0, sl
 8010750:	4659      	mov	r1, fp
 8010752:	f7f0 f9c5 	bl	8000ae0 <__aeabi_dcmpeq>
 8010756:	2800      	cmp	r0, #0
 8010758:	d1ad      	bne.n	80106b6 <_strtod_l+0x57e>
 801075a:	9b06      	ldr	r3, [sp, #24]
 801075c:	9300      	str	r3, [sp, #0]
 801075e:	9a04      	ldr	r2, [sp, #16]
 8010760:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010762:	462b      	mov	r3, r5
 8010764:	4640      	mov	r0, r8
 8010766:	f004 fef3 	bl	8015550 <__s2b>
 801076a:	9007      	str	r0, [sp, #28]
 801076c:	2800      	cmp	r0, #0
 801076e:	f43f af2e 	beq.w	80105ce <_strtod_l+0x496>
 8010772:	f1b9 0f00 	cmp.w	r9, #0
 8010776:	f1c9 0300 	rsb	r3, r9, #0
 801077a:	bfa8      	it	ge
 801077c:	2300      	movge	r3, #0
 801077e:	930e      	str	r3, [sp, #56]	; 0x38
 8010780:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 8010784:	f04f 0900 	mov.w	r9, #0
 8010788:	930f      	str	r3, [sp, #60]	; 0x3c
 801078a:	f8cd 9010 	str.w	r9, [sp, #16]
 801078e:	9b07      	ldr	r3, [sp, #28]
 8010790:	4640      	mov	r0, r8
 8010792:	6859      	ldr	r1, [r3, #4]
 8010794:	f004 fe56 	bl	8015444 <_Balloc>
 8010798:	9006      	str	r0, [sp, #24]
 801079a:	2800      	cmp	r0, #0
 801079c:	f43f af1f 	beq.w	80105de <_strtod_l+0x4a6>
 80107a0:	9b07      	ldr	r3, [sp, #28]
 80107a2:	691a      	ldr	r2, [r3, #16]
 80107a4:	3202      	adds	r2, #2
 80107a6:	f103 010c 	add.w	r1, r3, #12
 80107aa:	0092      	lsls	r2, r2, #2
 80107ac:	300c      	adds	r0, #12
 80107ae:	f7ff f88f 	bl	800f8d0 <memcpy>
 80107b2:	ab1c      	add	r3, sp, #112	; 0x70
 80107b4:	9301      	str	r3, [sp, #4]
 80107b6:	ab1b      	add	r3, sp, #108	; 0x6c
 80107b8:	9300      	str	r3, [sp, #0]
 80107ba:	4652      	mov	r2, sl
 80107bc:	465b      	mov	r3, fp
 80107be:	4640      	mov	r0, r8
 80107c0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80107c4:	f005 f974 	bl	8015ab0 <__d2b>
 80107c8:	901a      	str	r0, [sp, #104]	; 0x68
 80107ca:	2800      	cmp	r0, #0
 80107cc:	f43f af07 	beq.w	80105de <_strtod_l+0x4a6>
 80107d0:	2101      	movs	r1, #1
 80107d2:	4640      	mov	r0, r8
 80107d4:	f004 ff48 	bl	8015668 <__i2b>
 80107d8:	9004      	str	r0, [sp, #16]
 80107da:	4603      	mov	r3, r0
 80107dc:	2800      	cmp	r0, #0
 80107de:	f43f aefe 	beq.w	80105de <_strtod_l+0x4a6>
 80107e2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80107e4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80107e6:	2d00      	cmp	r5, #0
 80107e8:	bfab      	itete	ge
 80107ea:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80107ec:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 80107ee:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 80107f0:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80107f2:	bfac      	ite	ge
 80107f4:	195e      	addge	r6, r3, r5
 80107f6:	1b5c      	sublt	r4, r3, r5
 80107f8:	9b05      	ldr	r3, [sp, #20]
 80107fa:	1aed      	subs	r5, r5, r3
 80107fc:	4415      	add	r5, r2
 80107fe:	4b61      	ldr	r3, [pc, #388]	; (8010984 <_strtod_l+0x84c>)
 8010800:	3d01      	subs	r5, #1
 8010802:	429d      	cmp	r5, r3
 8010804:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010808:	f280 80a4 	bge.w	8010954 <_strtod_l+0x81c>
 801080c:	1b5b      	subs	r3, r3, r5
 801080e:	2b1f      	cmp	r3, #31
 8010810:	eba2 0203 	sub.w	r2, r2, r3
 8010814:	f04f 0701 	mov.w	r7, #1
 8010818:	f300 8091 	bgt.w	801093e <_strtod_l+0x806>
 801081c:	fa07 f303 	lsl.w	r3, r7, r3
 8010820:	9314      	str	r3, [sp, #80]	; 0x50
 8010822:	2500      	movs	r5, #0
 8010824:	18b7      	adds	r7, r6, r2
 8010826:	9b05      	ldr	r3, [sp, #20]
 8010828:	42be      	cmp	r6, r7
 801082a:	4414      	add	r4, r2
 801082c:	441c      	add	r4, r3
 801082e:	4633      	mov	r3, r6
 8010830:	bfa8      	it	ge
 8010832:	463b      	movge	r3, r7
 8010834:	42a3      	cmp	r3, r4
 8010836:	bfa8      	it	ge
 8010838:	4623      	movge	r3, r4
 801083a:	2b00      	cmp	r3, #0
 801083c:	bfc2      	ittt	gt
 801083e:	1aff      	subgt	r7, r7, r3
 8010840:	1ae4      	subgt	r4, r4, r3
 8010842:	1af6      	subgt	r6, r6, r3
 8010844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010846:	b1bb      	cbz	r3, 8010878 <_strtod_l+0x740>
 8010848:	461a      	mov	r2, r3
 801084a:	9904      	ldr	r1, [sp, #16]
 801084c:	4640      	mov	r0, r8
 801084e:	f004 ffa1 	bl	8015794 <__pow5mult>
 8010852:	9004      	str	r0, [sp, #16]
 8010854:	2800      	cmp	r0, #0
 8010856:	f43f aec2 	beq.w	80105de <_strtod_l+0x4a6>
 801085a:	4601      	mov	r1, r0
 801085c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801085e:	4640      	mov	r0, r8
 8010860:	f004 ff0b 	bl	801567a <__multiply>
 8010864:	9008      	str	r0, [sp, #32]
 8010866:	2800      	cmp	r0, #0
 8010868:	f43f aeb9 	beq.w	80105de <_strtod_l+0x4a6>
 801086c:	991a      	ldr	r1, [sp, #104]	; 0x68
 801086e:	4640      	mov	r0, r8
 8010870:	f004 fe1c 	bl	80154ac <_Bfree>
 8010874:	9b08      	ldr	r3, [sp, #32]
 8010876:	931a      	str	r3, [sp, #104]	; 0x68
 8010878:	2f00      	cmp	r7, #0
 801087a:	dc6f      	bgt.n	801095c <_strtod_l+0x824>
 801087c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801087e:	2b00      	cmp	r3, #0
 8010880:	d175      	bne.n	801096e <_strtod_l+0x836>
 8010882:	2c00      	cmp	r4, #0
 8010884:	dd08      	ble.n	8010898 <_strtod_l+0x760>
 8010886:	4622      	mov	r2, r4
 8010888:	9906      	ldr	r1, [sp, #24]
 801088a:	4640      	mov	r0, r8
 801088c:	f004 ffd0 	bl	8015830 <__lshift>
 8010890:	9006      	str	r0, [sp, #24]
 8010892:	2800      	cmp	r0, #0
 8010894:	f43f aea3 	beq.w	80105de <_strtod_l+0x4a6>
 8010898:	2e00      	cmp	r6, #0
 801089a:	dd08      	ble.n	80108ae <_strtod_l+0x776>
 801089c:	4632      	mov	r2, r6
 801089e:	9904      	ldr	r1, [sp, #16]
 80108a0:	4640      	mov	r0, r8
 80108a2:	f004 ffc5 	bl	8015830 <__lshift>
 80108a6:	9004      	str	r0, [sp, #16]
 80108a8:	2800      	cmp	r0, #0
 80108aa:	f43f ae98 	beq.w	80105de <_strtod_l+0x4a6>
 80108ae:	9a06      	ldr	r2, [sp, #24]
 80108b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80108b2:	4640      	mov	r0, r8
 80108b4:	f005 f827 	bl	8015906 <__mdiff>
 80108b8:	4681      	mov	r9, r0
 80108ba:	2800      	cmp	r0, #0
 80108bc:	f43f ae8f 	beq.w	80105de <_strtod_l+0x4a6>
 80108c0:	2400      	movs	r4, #0
 80108c2:	68c3      	ldr	r3, [r0, #12]
 80108c4:	9904      	ldr	r1, [sp, #16]
 80108c6:	60c4      	str	r4, [r0, #12]
 80108c8:	9308      	str	r3, [sp, #32]
 80108ca:	f005 f802 	bl	80158d2 <__mcmp>
 80108ce:	42a0      	cmp	r0, r4
 80108d0:	da5a      	bge.n	8010988 <_strtod_l+0x850>
 80108d2:	9b08      	ldr	r3, [sp, #32]
 80108d4:	b9f3      	cbnz	r3, 8010914 <_strtod_l+0x7dc>
 80108d6:	f1ba 0f00 	cmp.w	sl, #0
 80108da:	d11b      	bne.n	8010914 <_strtod_l+0x7dc>
 80108dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80108e0:	b9c3      	cbnz	r3, 8010914 <_strtod_l+0x7dc>
 80108e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80108e6:	0d1b      	lsrs	r3, r3, #20
 80108e8:	051b      	lsls	r3, r3, #20
 80108ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80108ee:	d911      	bls.n	8010914 <_strtod_l+0x7dc>
 80108f0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80108f4:	b91b      	cbnz	r3, 80108fe <_strtod_l+0x7c6>
 80108f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80108fa:	2b01      	cmp	r3, #1
 80108fc:	dd0a      	ble.n	8010914 <_strtod_l+0x7dc>
 80108fe:	4649      	mov	r1, r9
 8010900:	2201      	movs	r2, #1
 8010902:	4640      	mov	r0, r8
 8010904:	f004 ff94 	bl	8015830 <__lshift>
 8010908:	9904      	ldr	r1, [sp, #16]
 801090a:	4681      	mov	r9, r0
 801090c:	f004 ffe1 	bl	80158d2 <__mcmp>
 8010910:	2800      	cmp	r0, #0
 8010912:	dc6a      	bgt.n	80109ea <_strtod_l+0x8b2>
 8010914:	9b05      	ldr	r3, [sp, #20]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d174      	bne.n	8010a04 <_strtod_l+0x8cc>
 801091a:	e66b      	b.n	80105f4 <_strtod_l+0x4bc>
 801091c:	07e2      	lsls	r2, r4, #31
 801091e:	d504      	bpl.n	801092a <_strtod_l+0x7f2>
 8010920:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010924:	f7ef fe74 	bl	8000610 <__aeabi_dmul>
 8010928:	2301      	movs	r3, #1
 801092a:	1064      	asrs	r4, r4, #1
 801092c:	3608      	adds	r6, #8
 801092e:	e6ec      	b.n	801070a <_strtod_l+0x5d2>
 8010930:	f04f 32ff 	mov.w	r2, #4294967295
 8010934:	fa02 f303 	lsl.w	r3, r2, r3
 8010938:	ea03 0a0a 	and.w	sl, r3, sl
 801093c:	e705      	b.n	801074a <_strtod_l+0x612>
 801093e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8010942:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8010946:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 801094a:	35e2      	adds	r5, #226	; 0xe2
 801094c:	fa07 f505 	lsl.w	r5, r7, r5
 8010950:	9714      	str	r7, [sp, #80]	; 0x50
 8010952:	e767      	b.n	8010824 <_strtod_l+0x6ec>
 8010954:	2301      	movs	r3, #1
 8010956:	2500      	movs	r5, #0
 8010958:	9314      	str	r3, [sp, #80]	; 0x50
 801095a:	e763      	b.n	8010824 <_strtod_l+0x6ec>
 801095c:	463a      	mov	r2, r7
 801095e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010960:	4640      	mov	r0, r8
 8010962:	f004 ff65 	bl	8015830 <__lshift>
 8010966:	901a      	str	r0, [sp, #104]	; 0x68
 8010968:	2800      	cmp	r0, #0
 801096a:	d187      	bne.n	801087c <_strtod_l+0x744>
 801096c:	e637      	b.n	80105de <_strtod_l+0x4a6>
 801096e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010970:	9906      	ldr	r1, [sp, #24]
 8010972:	4640      	mov	r0, r8
 8010974:	f004 ff0e 	bl	8015794 <__pow5mult>
 8010978:	9006      	str	r0, [sp, #24]
 801097a:	2800      	cmp	r0, #0
 801097c:	d181      	bne.n	8010882 <_strtod_l+0x74a>
 801097e:	e62e      	b.n	80105de <_strtod_l+0x4a6>
 8010980:	08017b70 	.word	0x08017b70
 8010984:	fffffc02 	.word	0xfffffc02
 8010988:	f040 8086 	bne.w	8010a98 <_strtod_l+0x960>
 801098c:	9a08      	ldr	r2, [sp, #32]
 801098e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010992:	b332      	cbz	r2, 80109e2 <_strtod_l+0x8aa>
 8010994:	4aac      	ldr	r2, [pc, #688]	; (8010c48 <_strtod_l+0xb10>)
 8010996:	4293      	cmp	r3, r2
 8010998:	4659      	mov	r1, fp
 801099a:	d152      	bne.n	8010a42 <_strtod_l+0x90a>
 801099c:	9b05      	ldr	r3, [sp, #20]
 801099e:	4650      	mov	r0, sl
 80109a0:	b1d3      	cbz	r3, 80109d8 <_strtod_l+0x8a0>
 80109a2:	4aaa      	ldr	r2, [pc, #680]	; (8010c4c <_strtod_l+0xb14>)
 80109a4:	400a      	ands	r2, r1
 80109a6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80109aa:	f04f 34ff 	mov.w	r4, #4294967295
 80109ae:	d816      	bhi.n	80109de <_strtod_l+0x8a6>
 80109b0:	0d12      	lsrs	r2, r2, #20
 80109b2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80109b6:	fa04 f303 	lsl.w	r3, r4, r3
 80109ba:	4283      	cmp	r3, r0
 80109bc:	d141      	bne.n	8010a42 <_strtod_l+0x90a>
 80109be:	4aa4      	ldr	r2, [pc, #656]	; (8010c50 <_strtod_l+0xb18>)
 80109c0:	4291      	cmp	r1, r2
 80109c2:	d102      	bne.n	80109ca <_strtod_l+0x892>
 80109c4:	3301      	adds	r3, #1
 80109c6:	f43f ae0a 	beq.w	80105de <_strtod_l+0x4a6>
 80109ca:	4ba0      	ldr	r3, [pc, #640]	; (8010c4c <_strtod_l+0xb14>)
 80109cc:	400b      	ands	r3, r1
 80109ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80109d2:	f04f 0a00 	mov.w	sl, #0
 80109d6:	e79d      	b.n	8010914 <_strtod_l+0x7dc>
 80109d8:	f04f 33ff 	mov.w	r3, #4294967295
 80109dc:	e7ed      	b.n	80109ba <_strtod_l+0x882>
 80109de:	4623      	mov	r3, r4
 80109e0:	e7eb      	b.n	80109ba <_strtod_l+0x882>
 80109e2:	bb73      	cbnz	r3, 8010a42 <_strtod_l+0x90a>
 80109e4:	f1ba 0f00 	cmp.w	sl, #0
 80109e8:	d12b      	bne.n	8010a42 <_strtod_l+0x90a>
 80109ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80109ee:	9a05      	ldr	r2, [sp, #20]
 80109f0:	0d1b      	lsrs	r3, r3, #20
 80109f2:	051b      	lsls	r3, r3, #20
 80109f4:	b1e2      	cbz	r2, 8010a30 <_strtod_l+0x8f8>
 80109f6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80109fa:	dc19      	bgt.n	8010a30 <_strtod_l+0x8f8>
 80109fc:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8010a00:	f77f ae61 	ble.w	80106c6 <_strtod_l+0x58e>
 8010a04:	4b93      	ldr	r3, [pc, #588]	; (8010c54 <_strtod_l+0xb1c>)
 8010a06:	930d      	str	r3, [sp, #52]	; 0x34
 8010a08:	2300      	movs	r3, #0
 8010a0a:	930c      	str	r3, [sp, #48]	; 0x30
 8010a0c:	4650      	mov	r0, sl
 8010a0e:	4659      	mov	r1, fp
 8010a10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010a14:	f7ef fdfc 	bl	8000610 <__aeabi_dmul>
 8010a18:	4682      	mov	sl, r0
 8010a1a:	468b      	mov	fp, r1
 8010a1c:	2900      	cmp	r1, #0
 8010a1e:	f47f ade9 	bne.w	80105f4 <_strtod_l+0x4bc>
 8010a22:	2800      	cmp	r0, #0
 8010a24:	f47f ade6 	bne.w	80105f4 <_strtod_l+0x4bc>
 8010a28:	2322      	movs	r3, #34	; 0x22
 8010a2a:	f8c8 3000 	str.w	r3, [r8]
 8010a2e:	e5e1      	b.n	80105f4 <_strtod_l+0x4bc>
 8010a30:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010a34:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a38:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a3c:	f04f 3aff 	mov.w	sl, #4294967295
 8010a40:	e768      	b.n	8010914 <_strtod_l+0x7dc>
 8010a42:	b19d      	cbz	r5, 8010a6c <_strtod_l+0x934>
 8010a44:	ea15 0f0b 	tst.w	r5, fp
 8010a48:	f43f af64 	beq.w	8010914 <_strtod_l+0x7dc>
 8010a4c:	9b08      	ldr	r3, [sp, #32]
 8010a4e:	9a05      	ldr	r2, [sp, #20]
 8010a50:	4650      	mov	r0, sl
 8010a52:	4659      	mov	r1, fp
 8010a54:	b173      	cbz	r3, 8010a74 <_strtod_l+0x93c>
 8010a56:	f7ff fb4d 	bl	80100f4 <sulp>
 8010a5a:	4602      	mov	r2, r0
 8010a5c:	460b      	mov	r3, r1
 8010a5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a62:	f7ef fc23 	bl	80002ac <__adddf3>
 8010a66:	4682      	mov	sl, r0
 8010a68:	468b      	mov	fp, r1
 8010a6a:	e753      	b.n	8010914 <_strtod_l+0x7dc>
 8010a6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a6e:	ea13 0f0a 	tst.w	r3, sl
 8010a72:	e7e9      	b.n	8010a48 <_strtod_l+0x910>
 8010a74:	f7ff fb3e 	bl	80100f4 <sulp>
 8010a78:	4602      	mov	r2, r0
 8010a7a:	460b      	mov	r3, r1
 8010a7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a80:	f7ef fc12 	bl	80002a8 <__aeabi_dsub>
 8010a84:	2200      	movs	r2, #0
 8010a86:	2300      	movs	r3, #0
 8010a88:	4682      	mov	sl, r0
 8010a8a:	468b      	mov	fp, r1
 8010a8c:	f7f0 f828 	bl	8000ae0 <__aeabi_dcmpeq>
 8010a90:	2800      	cmp	r0, #0
 8010a92:	f47f ae18 	bne.w	80106c6 <_strtod_l+0x58e>
 8010a96:	e73d      	b.n	8010914 <_strtod_l+0x7dc>
 8010a98:	9904      	ldr	r1, [sp, #16]
 8010a9a:	4648      	mov	r0, r9
 8010a9c:	f005 f857 	bl	8015b4e <__ratio>
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010aa6:	4606      	mov	r6, r0
 8010aa8:	460f      	mov	r7, r1
 8010aaa:	f7f0 f82d 	bl	8000b08 <__aeabi_dcmple>
 8010aae:	2800      	cmp	r0, #0
 8010ab0:	d070      	beq.n	8010b94 <_strtod_l+0xa5c>
 8010ab2:	9b08      	ldr	r3, [sp, #32]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d043      	beq.n	8010b40 <_strtod_l+0xa08>
 8010ab8:	4f67      	ldr	r7, [pc, #412]	; (8010c58 <_strtod_l+0xb20>)
 8010aba:	2600      	movs	r6, #0
 8010abc:	4d66      	ldr	r5, [pc, #408]	; (8010c58 <_strtod_l+0xb20>)
 8010abe:	4b63      	ldr	r3, [pc, #396]	; (8010c4c <_strtod_l+0xb14>)
 8010ac0:	ea0b 0303 	and.w	r3, fp, r3
 8010ac4:	9314      	str	r3, [sp, #80]	; 0x50
 8010ac6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010ac8:	4b64      	ldr	r3, [pc, #400]	; (8010c5c <_strtod_l+0xb24>)
 8010aca:	429a      	cmp	r2, r3
 8010acc:	f040 80ce 	bne.w	8010c6c <_strtod_l+0xb34>
 8010ad0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010ad4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010ad8:	4650      	mov	r0, sl
 8010ada:	4659      	mov	r1, fp
 8010adc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010ae0:	f004 ff70 	bl	80159c4 <__ulp>
 8010ae4:	4602      	mov	r2, r0
 8010ae6:	460b      	mov	r3, r1
 8010ae8:	4630      	mov	r0, r6
 8010aea:	4639      	mov	r1, r7
 8010aec:	f7ef fd90 	bl	8000610 <__aeabi_dmul>
 8010af0:	4652      	mov	r2, sl
 8010af2:	465b      	mov	r3, fp
 8010af4:	f7ef fbda 	bl	80002ac <__adddf3>
 8010af8:	4a54      	ldr	r2, [pc, #336]	; (8010c4c <_strtod_l+0xb14>)
 8010afa:	4b59      	ldr	r3, [pc, #356]	; (8010c60 <_strtod_l+0xb28>)
 8010afc:	400a      	ands	r2, r1
 8010afe:	429a      	cmp	r2, r3
 8010b00:	4682      	mov	sl, r0
 8010b02:	d95d      	bls.n	8010bc0 <_strtod_l+0xa88>
 8010b04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010b06:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8010b0a:	429a      	cmp	r2, r3
 8010b0c:	d103      	bne.n	8010b16 <_strtod_l+0x9de>
 8010b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b10:	3301      	adds	r3, #1
 8010b12:	f43f ad64 	beq.w	80105de <_strtod_l+0x4a6>
 8010b16:	f8df b138 	ldr.w	fp, [pc, #312]	; 8010c50 <_strtod_l+0xb18>
 8010b1a:	f04f 3aff 	mov.w	sl, #4294967295
 8010b1e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010b20:	4640      	mov	r0, r8
 8010b22:	f004 fcc3 	bl	80154ac <_Bfree>
 8010b26:	9906      	ldr	r1, [sp, #24]
 8010b28:	4640      	mov	r0, r8
 8010b2a:	f004 fcbf 	bl	80154ac <_Bfree>
 8010b2e:	9904      	ldr	r1, [sp, #16]
 8010b30:	4640      	mov	r0, r8
 8010b32:	f004 fcbb 	bl	80154ac <_Bfree>
 8010b36:	4649      	mov	r1, r9
 8010b38:	4640      	mov	r0, r8
 8010b3a:	f004 fcb7 	bl	80154ac <_Bfree>
 8010b3e:	e626      	b.n	801078e <_strtod_l+0x656>
 8010b40:	f1ba 0f00 	cmp.w	sl, #0
 8010b44:	d118      	bne.n	8010b78 <_strtod_l+0xa40>
 8010b46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b4a:	b9e3      	cbnz	r3, 8010b86 <_strtod_l+0xa4e>
 8010b4c:	2200      	movs	r2, #0
 8010b4e:	4b42      	ldr	r3, [pc, #264]	; (8010c58 <_strtod_l+0xb20>)
 8010b50:	4630      	mov	r0, r6
 8010b52:	4639      	mov	r1, r7
 8010b54:	f7ef ffce 	bl	8000af4 <__aeabi_dcmplt>
 8010b58:	b9c8      	cbnz	r0, 8010b8e <_strtod_l+0xa56>
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	4b41      	ldr	r3, [pc, #260]	; (8010c64 <_strtod_l+0xb2c>)
 8010b5e:	4630      	mov	r0, r6
 8010b60:	4639      	mov	r1, r7
 8010b62:	f7ef fd55 	bl	8000610 <__aeabi_dmul>
 8010b66:	4604      	mov	r4, r0
 8010b68:	460d      	mov	r5, r1
 8010b6a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8010b6e:	9416      	str	r4, [sp, #88]	; 0x58
 8010b70:	9317      	str	r3, [sp, #92]	; 0x5c
 8010b72:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8010b76:	e7a2      	b.n	8010abe <_strtod_l+0x986>
 8010b78:	f1ba 0f01 	cmp.w	sl, #1
 8010b7c:	d103      	bne.n	8010b86 <_strtod_l+0xa4e>
 8010b7e:	f1bb 0f00 	cmp.w	fp, #0
 8010b82:	f43f ada0 	beq.w	80106c6 <_strtod_l+0x58e>
 8010b86:	2600      	movs	r6, #0
 8010b88:	4f37      	ldr	r7, [pc, #220]	; (8010c68 <_strtod_l+0xb30>)
 8010b8a:	2400      	movs	r4, #0
 8010b8c:	e796      	b.n	8010abc <_strtod_l+0x984>
 8010b8e:	9c08      	ldr	r4, [sp, #32]
 8010b90:	4d34      	ldr	r5, [pc, #208]	; (8010c64 <_strtod_l+0xb2c>)
 8010b92:	e7ea      	b.n	8010b6a <_strtod_l+0xa32>
 8010b94:	4b33      	ldr	r3, [pc, #204]	; (8010c64 <_strtod_l+0xb2c>)
 8010b96:	2200      	movs	r2, #0
 8010b98:	4630      	mov	r0, r6
 8010b9a:	4639      	mov	r1, r7
 8010b9c:	f7ef fd38 	bl	8000610 <__aeabi_dmul>
 8010ba0:	9b08      	ldr	r3, [sp, #32]
 8010ba2:	4604      	mov	r4, r0
 8010ba4:	460d      	mov	r5, r1
 8010ba6:	b933      	cbnz	r3, 8010bb6 <_strtod_l+0xa7e>
 8010ba8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bac:	9010      	str	r0, [sp, #64]	; 0x40
 8010bae:	9311      	str	r3, [sp, #68]	; 0x44
 8010bb0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8010bb4:	e783      	b.n	8010abe <_strtod_l+0x986>
 8010bb6:	4602      	mov	r2, r0
 8010bb8:	460b      	mov	r3, r1
 8010bba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8010bbe:	e7f7      	b.n	8010bb0 <_strtod_l+0xa78>
 8010bc0:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8010bc4:	9b05      	ldr	r3, [sp, #20]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d1a9      	bne.n	8010b1e <_strtod_l+0x9e6>
 8010bca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010bce:	0d1b      	lsrs	r3, r3, #20
 8010bd0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010bd2:	051b      	lsls	r3, r3, #20
 8010bd4:	429a      	cmp	r2, r3
 8010bd6:	465e      	mov	r6, fp
 8010bd8:	d1a1      	bne.n	8010b1e <_strtod_l+0x9e6>
 8010bda:	4629      	mov	r1, r5
 8010bdc:	4620      	mov	r0, r4
 8010bde:	f7ef ffc7 	bl	8000b70 <__aeabi_d2iz>
 8010be2:	f7ef fcaf 	bl	8000544 <__aeabi_i2d>
 8010be6:	460b      	mov	r3, r1
 8010be8:	4602      	mov	r2, r0
 8010bea:	4629      	mov	r1, r5
 8010bec:	4620      	mov	r0, r4
 8010bee:	f7ef fb5b 	bl	80002a8 <__aeabi_dsub>
 8010bf2:	9b08      	ldr	r3, [sp, #32]
 8010bf4:	4604      	mov	r4, r0
 8010bf6:	460d      	mov	r5, r1
 8010bf8:	b933      	cbnz	r3, 8010c08 <_strtod_l+0xad0>
 8010bfa:	f1ba 0f00 	cmp.w	sl, #0
 8010bfe:	d103      	bne.n	8010c08 <_strtod_l+0xad0>
 8010c00:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010c04:	2e00      	cmp	r6, #0
 8010c06:	d06c      	beq.n	8010ce2 <_strtod_l+0xbaa>
 8010c08:	a30b      	add	r3, pc, #44	; (adr r3, 8010c38 <_strtod_l+0xb00>)
 8010c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c0e:	4620      	mov	r0, r4
 8010c10:	4629      	mov	r1, r5
 8010c12:	f7ef ff6f 	bl	8000af4 <__aeabi_dcmplt>
 8010c16:	2800      	cmp	r0, #0
 8010c18:	f47f acec 	bne.w	80105f4 <_strtod_l+0x4bc>
 8010c1c:	a308      	add	r3, pc, #32	; (adr r3, 8010c40 <_strtod_l+0xb08>)
 8010c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c22:	4620      	mov	r0, r4
 8010c24:	4629      	mov	r1, r5
 8010c26:	f7ef ff83 	bl	8000b30 <__aeabi_dcmpgt>
 8010c2a:	2800      	cmp	r0, #0
 8010c2c:	f43f af77 	beq.w	8010b1e <_strtod_l+0x9e6>
 8010c30:	e4e0      	b.n	80105f4 <_strtod_l+0x4bc>
 8010c32:	bf00      	nop
 8010c34:	f3af 8000 	nop.w
 8010c38:	94a03595 	.word	0x94a03595
 8010c3c:	3fdfffff 	.word	0x3fdfffff
 8010c40:	35afe535 	.word	0x35afe535
 8010c44:	3fe00000 	.word	0x3fe00000
 8010c48:	000fffff 	.word	0x000fffff
 8010c4c:	7ff00000 	.word	0x7ff00000
 8010c50:	7fefffff 	.word	0x7fefffff
 8010c54:	39500000 	.word	0x39500000
 8010c58:	3ff00000 	.word	0x3ff00000
 8010c5c:	7fe00000 	.word	0x7fe00000
 8010c60:	7c9fffff 	.word	0x7c9fffff
 8010c64:	3fe00000 	.word	0x3fe00000
 8010c68:	bff00000 	.word	0xbff00000
 8010c6c:	9b05      	ldr	r3, [sp, #20]
 8010c6e:	b313      	cbz	r3, 8010cb6 <_strtod_l+0xb7e>
 8010c70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010c72:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010c76:	d81e      	bhi.n	8010cb6 <_strtod_l+0xb7e>
 8010c78:	a325      	add	r3, pc, #148	; (adr r3, 8010d10 <_strtod_l+0xbd8>)
 8010c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c7e:	4620      	mov	r0, r4
 8010c80:	4629      	mov	r1, r5
 8010c82:	f7ef ff41 	bl	8000b08 <__aeabi_dcmple>
 8010c86:	b190      	cbz	r0, 8010cae <_strtod_l+0xb76>
 8010c88:	4629      	mov	r1, r5
 8010c8a:	4620      	mov	r0, r4
 8010c8c:	f7ef ff98 	bl	8000bc0 <__aeabi_d2uiz>
 8010c90:	2800      	cmp	r0, #0
 8010c92:	bf08      	it	eq
 8010c94:	2001      	moveq	r0, #1
 8010c96:	f7ef fc45 	bl	8000524 <__aeabi_ui2d>
 8010c9a:	9b08      	ldr	r3, [sp, #32]
 8010c9c:	4604      	mov	r4, r0
 8010c9e:	460d      	mov	r5, r1
 8010ca0:	b9d3      	cbnz	r3, 8010cd8 <_strtod_l+0xba0>
 8010ca2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ca6:	9012      	str	r0, [sp, #72]	; 0x48
 8010ca8:	9313      	str	r3, [sp, #76]	; 0x4c
 8010caa:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8010cae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010cb0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8010cb4:	1a9f      	subs	r7, r3, r2
 8010cb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010cba:	f004 fe83 	bl	80159c4 <__ulp>
 8010cbe:	4602      	mov	r2, r0
 8010cc0:	460b      	mov	r3, r1
 8010cc2:	4630      	mov	r0, r6
 8010cc4:	4639      	mov	r1, r7
 8010cc6:	f7ef fca3 	bl	8000610 <__aeabi_dmul>
 8010cca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010cce:	f7ef faed 	bl	80002ac <__adddf3>
 8010cd2:	4682      	mov	sl, r0
 8010cd4:	468b      	mov	fp, r1
 8010cd6:	e775      	b.n	8010bc4 <_strtod_l+0xa8c>
 8010cd8:	4602      	mov	r2, r0
 8010cda:	460b      	mov	r3, r1
 8010cdc:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8010ce0:	e7e3      	b.n	8010caa <_strtod_l+0xb72>
 8010ce2:	a30d      	add	r3, pc, #52	; (adr r3, 8010d18 <_strtod_l+0xbe0>)
 8010ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ce8:	f7ef ff04 	bl	8000af4 <__aeabi_dcmplt>
 8010cec:	e79d      	b.n	8010c2a <_strtod_l+0xaf2>
 8010cee:	2300      	movs	r3, #0
 8010cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8010cf2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010cf4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010cf6:	6013      	str	r3, [r2, #0]
 8010cf8:	f7ff ba62 	b.w	80101c0 <_strtod_l+0x88>
 8010cfc:	2b65      	cmp	r3, #101	; 0x65
 8010cfe:	f04f 0200 	mov.w	r2, #0
 8010d02:	f43f abb2 	beq.w	801046a <_strtod_l+0x332>
 8010d06:	4615      	mov	r5, r2
 8010d08:	2101      	movs	r1, #1
 8010d0a:	f7ff bad1 	b.w	80102b0 <_strtod_l+0x178>
 8010d0e:	bf00      	nop
 8010d10:	ffc00000 	.word	0xffc00000
 8010d14:	41dfffff 	.word	0x41dfffff
 8010d18:	94a03595 	.word	0x94a03595
 8010d1c:	3fcfffff 	.word	0x3fcfffff

08010d20 <strtod>:
 8010d20:	4b06      	ldr	r3, [pc, #24]	; (8010d3c <strtod+0x1c>)
 8010d22:	4a07      	ldr	r2, [pc, #28]	; (8010d40 <strtod+0x20>)
 8010d24:	b410      	push	{r4}
 8010d26:	681c      	ldr	r4, [r3, #0]
 8010d28:	6a23      	ldr	r3, [r4, #32]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	bf08      	it	eq
 8010d2e:	4613      	moveq	r3, r2
 8010d30:	460a      	mov	r2, r1
 8010d32:	4601      	mov	r1, r0
 8010d34:	4620      	mov	r0, r4
 8010d36:	bc10      	pop	{r4}
 8010d38:	f7ff b9fe 	b.w	8010138 <_strtod_l>
 8010d3c:	20000014 	.word	0x20000014
 8010d40:	20000560 	.word	0x20000560

08010d44 <strtok>:
 8010d44:	4b14      	ldr	r3, [pc, #80]	; (8010d98 <strtok+0x54>)
 8010d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d4a:	681d      	ldr	r5, [r3, #0]
 8010d4c:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 8010d50:	4606      	mov	r6, r0
 8010d52:	460f      	mov	r7, r1
 8010d54:	b9bc      	cbnz	r4, 8010d86 <strtok+0x42>
 8010d56:	2050      	movs	r0, #80	; 0x50
 8010d58:	f7fe fb9c 	bl	800f494 <malloc>
 8010d5c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 8010d60:	6004      	str	r4, [r0, #0]
 8010d62:	6044      	str	r4, [r0, #4]
 8010d64:	6084      	str	r4, [r0, #8]
 8010d66:	60c4      	str	r4, [r0, #12]
 8010d68:	6104      	str	r4, [r0, #16]
 8010d6a:	6144      	str	r4, [r0, #20]
 8010d6c:	6184      	str	r4, [r0, #24]
 8010d6e:	6284      	str	r4, [r0, #40]	; 0x28
 8010d70:	62c4      	str	r4, [r0, #44]	; 0x2c
 8010d72:	6304      	str	r4, [r0, #48]	; 0x30
 8010d74:	6344      	str	r4, [r0, #52]	; 0x34
 8010d76:	6384      	str	r4, [r0, #56]	; 0x38
 8010d78:	63c4      	str	r4, [r0, #60]	; 0x3c
 8010d7a:	6404      	str	r4, [r0, #64]	; 0x40
 8010d7c:	6444      	str	r4, [r0, #68]	; 0x44
 8010d7e:	6484      	str	r4, [r0, #72]	; 0x48
 8010d80:	64c4      	str	r4, [r0, #76]	; 0x4c
 8010d82:	7704      	strb	r4, [r0, #28]
 8010d84:	6244      	str	r4, [r0, #36]	; 0x24
 8010d86:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8010d8a:	4639      	mov	r1, r7
 8010d8c:	4630      	mov	r0, r6
 8010d8e:	2301      	movs	r3, #1
 8010d90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d94:	f000 b802 	b.w	8010d9c <__strtok_r>
 8010d98:	20000014 	.word	0x20000014

08010d9c <__strtok_r>:
 8010d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d9e:	b918      	cbnz	r0, 8010da8 <__strtok_r+0xc>
 8010da0:	6810      	ldr	r0, [r2, #0]
 8010da2:	b908      	cbnz	r0, 8010da8 <__strtok_r+0xc>
 8010da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010da6:	4620      	mov	r0, r4
 8010da8:	4604      	mov	r4, r0
 8010daa:	460f      	mov	r7, r1
 8010dac:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010db0:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010db4:	b91e      	cbnz	r6, 8010dbe <__strtok_r+0x22>
 8010db6:	b965      	cbnz	r5, 8010dd2 <__strtok_r+0x36>
 8010db8:	6015      	str	r5, [r2, #0]
 8010dba:	4628      	mov	r0, r5
 8010dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dbe:	42b5      	cmp	r5, r6
 8010dc0:	d1f6      	bne.n	8010db0 <__strtok_r+0x14>
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d1ef      	bne.n	8010da6 <__strtok_r+0xa>
 8010dc6:	6014      	str	r4, [r2, #0]
 8010dc8:	7003      	strb	r3, [r0, #0]
 8010dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dcc:	461c      	mov	r4, r3
 8010dce:	e00c      	b.n	8010dea <__strtok_r+0x4e>
 8010dd0:	b915      	cbnz	r5, 8010dd8 <__strtok_r+0x3c>
 8010dd2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010dd6:	460e      	mov	r6, r1
 8010dd8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010ddc:	42ab      	cmp	r3, r5
 8010dde:	d1f7      	bne.n	8010dd0 <__strtok_r+0x34>
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d0f3      	beq.n	8010dcc <__strtok_r+0x30>
 8010de4:	2300      	movs	r3, #0
 8010de6:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010dea:	6014      	str	r4, [r2, #0]
 8010dec:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010dee <_strtol_l.isra.0>:
 8010dee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010df2:	4680      	mov	r8, r0
 8010df4:	4689      	mov	r9, r1
 8010df6:	4692      	mov	sl, r2
 8010df8:	461f      	mov	r7, r3
 8010dfa:	468b      	mov	fp, r1
 8010dfc:	465d      	mov	r5, fp
 8010dfe:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010e00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e04:	f004 fa5e 	bl	80152c4 <__locale_ctype_ptr_l>
 8010e08:	4420      	add	r0, r4
 8010e0a:	7846      	ldrb	r6, [r0, #1]
 8010e0c:	f016 0608 	ands.w	r6, r6, #8
 8010e10:	d10b      	bne.n	8010e2a <_strtol_l.isra.0+0x3c>
 8010e12:	2c2d      	cmp	r4, #45	; 0x2d
 8010e14:	d10b      	bne.n	8010e2e <_strtol_l.isra.0+0x40>
 8010e16:	782c      	ldrb	r4, [r5, #0]
 8010e18:	2601      	movs	r6, #1
 8010e1a:	f10b 0502 	add.w	r5, fp, #2
 8010e1e:	b167      	cbz	r7, 8010e3a <_strtol_l.isra.0+0x4c>
 8010e20:	2f10      	cmp	r7, #16
 8010e22:	d114      	bne.n	8010e4e <_strtol_l.isra.0+0x60>
 8010e24:	2c30      	cmp	r4, #48	; 0x30
 8010e26:	d00a      	beq.n	8010e3e <_strtol_l.isra.0+0x50>
 8010e28:	e011      	b.n	8010e4e <_strtol_l.isra.0+0x60>
 8010e2a:	46ab      	mov	fp, r5
 8010e2c:	e7e6      	b.n	8010dfc <_strtol_l.isra.0+0xe>
 8010e2e:	2c2b      	cmp	r4, #43	; 0x2b
 8010e30:	bf04      	itt	eq
 8010e32:	782c      	ldrbeq	r4, [r5, #0]
 8010e34:	f10b 0502 	addeq.w	r5, fp, #2
 8010e38:	e7f1      	b.n	8010e1e <_strtol_l.isra.0+0x30>
 8010e3a:	2c30      	cmp	r4, #48	; 0x30
 8010e3c:	d127      	bne.n	8010e8e <_strtol_l.isra.0+0xa0>
 8010e3e:	782b      	ldrb	r3, [r5, #0]
 8010e40:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010e44:	2b58      	cmp	r3, #88	; 0x58
 8010e46:	d14b      	bne.n	8010ee0 <_strtol_l.isra.0+0xf2>
 8010e48:	786c      	ldrb	r4, [r5, #1]
 8010e4a:	2710      	movs	r7, #16
 8010e4c:	3502      	adds	r5, #2
 8010e4e:	2e00      	cmp	r6, #0
 8010e50:	bf0c      	ite	eq
 8010e52:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8010e56:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8010e5a:	2200      	movs	r2, #0
 8010e5c:	fbb1 fef7 	udiv	lr, r1, r7
 8010e60:	4610      	mov	r0, r2
 8010e62:	fb07 1c1e 	mls	ip, r7, lr, r1
 8010e66:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8010e6a:	2b09      	cmp	r3, #9
 8010e6c:	d811      	bhi.n	8010e92 <_strtol_l.isra.0+0xa4>
 8010e6e:	461c      	mov	r4, r3
 8010e70:	42a7      	cmp	r7, r4
 8010e72:	dd1d      	ble.n	8010eb0 <_strtol_l.isra.0+0xc2>
 8010e74:	1c53      	adds	r3, r2, #1
 8010e76:	d007      	beq.n	8010e88 <_strtol_l.isra.0+0x9a>
 8010e78:	4586      	cmp	lr, r0
 8010e7a:	d316      	bcc.n	8010eaa <_strtol_l.isra.0+0xbc>
 8010e7c:	d101      	bne.n	8010e82 <_strtol_l.isra.0+0x94>
 8010e7e:	45a4      	cmp	ip, r4
 8010e80:	db13      	blt.n	8010eaa <_strtol_l.isra.0+0xbc>
 8010e82:	fb00 4007 	mla	r0, r0, r7, r4
 8010e86:	2201      	movs	r2, #1
 8010e88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e8c:	e7eb      	b.n	8010e66 <_strtol_l.isra.0+0x78>
 8010e8e:	270a      	movs	r7, #10
 8010e90:	e7dd      	b.n	8010e4e <_strtol_l.isra.0+0x60>
 8010e92:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8010e96:	2b19      	cmp	r3, #25
 8010e98:	d801      	bhi.n	8010e9e <_strtol_l.isra.0+0xb0>
 8010e9a:	3c37      	subs	r4, #55	; 0x37
 8010e9c:	e7e8      	b.n	8010e70 <_strtol_l.isra.0+0x82>
 8010e9e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8010ea2:	2b19      	cmp	r3, #25
 8010ea4:	d804      	bhi.n	8010eb0 <_strtol_l.isra.0+0xc2>
 8010ea6:	3c57      	subs	r4, #87	; 0x57
 8010ea8:	e7e2      	b.n	8010e70 <_strtol_l.isra.0+0x82>
 8010eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8010eae:	e7eb      	b.n	8010e88 <_strtol_l.isra.0+0x9a>
 8010eb0:	1c53      	adds	r3, r2, #1
 8010eb2:	d108      	bne.n	8010ec6 <_strtol_l.isra.0+0xd8>
 8010eb4:	2322      	movs	r3, #34	; 0x22
 8010eb6:	f8c8 3000 	str.w	r3, [r8]
 8010eba:	4608      	mov	r0, r1
 8010ebc:	f1ba 0f00 	cmp.w	sl, #0
 8010ec0:	d107      	bne.n	8010ed2 <_strtol_l.isra.0+0xe4>
 8010ec2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ec6:	b106      	cbz	r6, 8010eca <_strtol_l.isra.0+0xdc>
 8010ec8:	4240      	negs	r0, r0
 8010eca:	f1ba 0f00 	cmp.w	sl, #0
 8010ece:	d00c      	beq.n	8010eea <_strtol_l.isra.0+0xfc>
 8010ed0:	b122      	cbz	r2, 8010edc <_strtol_l.isra.0+0xee>
 8010ed2:	3d01      	subs	r5, #1
 8010ed4:	f8ca 5000 	str.w	r5, [sl]
 8010ed8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010edc:	464d      	mov	r5, r9
 8010ede:	e7f9      	b.n	8010ed4 <_strtol_l.isra.0+0xe6>
 8010ee0:	2430      	movs	r4, #48	; 0x30
 8010ee2:	2f00      	cmp	r7, #0
 8010ee4:	d1b3      	bne.n	8010e4e <_strtol_l.isra.0+0x60>
 8010ee6:	2708      	movs	r7, #8
 8010ee8:	e7b1      	b.n	8010e4e <_strtol_l.isra.0+0x60>
 8010eea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08010ef0 <_strtol_r>:
 8010ef0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010ef2:	4c06      	ldr	r4, [pc, #24]	; (8010f0c <_strtol_r+0x1c>)
 8010ef4:	4d06      	ldr	r5, [pc, #24]	; (8010f10 <_strtol_r+0x20>)
 8010ef6:	6824      	ldr	r4, [r4, #0]
 8010ef8:	6a24      	ldr	r4, [r4, #32]
 8010efa:	2c00      	cmp	r4, #0
 8010efc:	bf08      	it	eq
 8010efe:	462c      	moveq	r4, r5
 8010f00:	9400      	str	r4, [sp, #0]
 8010f02:	f7ff ff74 	bl	8010dee <_strtol_l.isra.0>
 8010f06:	b003      	add	sp, #12
 8010f08:	bd30      	pop	{r4, r5, pc}
 8010f0a:	bf00      	nop
 8010f0c:	20000014 	.word	0x20000014
 8010f10:	20000560 	.word	0x20000560

08010f14 <strtol>:
 8010f14:	4b08      	ldr	r3, [pc, #32]	; (8010f38 <strtol+0x24>)
 8010f16:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010f18:	681c      	ldr	r4, [r3, #0]
 8010f1a:	4d08      	ldr	r5, [pc, #32]	; (8010f3c <strtol+0x28>)
 8010f1c:	6a23      	ldr	r3, [r4, #32]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	bf08      	it	eq
 8010f22:	462b      	moveq	r3, r5
 8010f24:	9300      	str	r3, [sp, #0]
 8010f26:	4613      	mov	r3, r2
 8010f28:	460a      	mov	r2, r1
 8010f2a:	4601      	mov	r1, r0
 8010f2c:	4620      	mov	r0, r4
 8010f2e:	f7ff ff5e 	bl	8010dee <_strtol_l.isra.0>
 8010f32:	b003      	add	sp, #12
 8010f34:	bd30      	pop	{r4, r5, pc}
 8010f36:	bf00      	nop
 8010f38:	20000014 	.word	0x20000014
 8010f3c:	20000560 	.word	0x20000560

08010f40 <_svfprintf_r>:
 8010f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f44:	b0bf      	sub	sp, #252	; 0xfc
 8010f46:	4689      	mov	r9, r1
 8010f48:	4615      	mov	r5, r2
 8010f4a:	461f      	mov	r7, r3
 8010f4c:	4682      	mov	sl, r0
 8010f4e:	f004 f9cd 	bl	80152ec <_localeconv_r>
 8010f52:	6803      	ldr	r3, [r0, #0]
 8010f54:	9311      	str	r3, [sp, #68]	; 0x44
 8010f56:	4618      	mov	r0, r3
 8010f58:	f7ef f944 	bl	80001e4 <strlen>
 8010f5c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010f60:	900a      	str	r0, [sp, #40]	; 0x28
 8010f62:	061b      	lsls	r3, r3, #24
 8010f64:	d518      	bpl.n	8010f98 <_svfprintf_r+0x58>
 8010f66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f6a:	b9ab      	cbnz	r3, 8010f98 <_svfprintf_r+0x58>
 8010f6c:	2140      	movs	r1, #64	; 0x40
 8010f6e:	4650      	mov	r0, sl
 8010f70:	f7fe faa0 	bl	800f4b4 <_malloc_r>
 8010f74:	f8c9 0000 	str.w	r0, [r9]
 8010f78:	f8c9 0010 	str.w	r0, [r9, #16]
 8010f7c:	b948      	cbnz	r0, 8010f92 <_svfprintf_r+0x52>
 8010f7e:	230c      	movs	r3, #12
 8010f80:	f8ca 3000 	str.w	r3, [sl]
 8010f84:	f04f 33ff 	mov.w	r3, #4294967295
 8010f88:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010f8c:	b03f      	add	sp, #252	; 0xfc
 8010f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f92:	2340      	movs	r3, #64	; 0x40
 8010f94:	f8c9 3014 	str.w	r3, [r9, #20]
 8010f98:	2300      	movs	r3, #0
 8010f9a:	ac2e      	add	r4, sp, #184	; 0xb8
 8010f9c:	9421      	str	r4, [sp, #132]	; 0x84
 8010f9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8010fa0:	9322      	str	r3, [sp, #136]	; 0x88
 8010fa2:	9509      	str	r5, [sp, #36]	; 0x24
 8010fa4:	9307      	str	r3, [sp, #28]
 8010fa6:	930d      	str	r3, [sp, #52]	; 0x34
 8010fa8:	930e      	str	r3, [sp, #56]	; 0x38
 8010faa:	9315      	str	r3, [sp, #84]	; 0x54
 8010fac:	9314      	str	r3, [sp, #80]	; 0x50
 8010fae:	930b      	str	r3, [sp, #44]	; 0x2c
 8010fb0:	9312      	str	r3, [sp, #72]	; 0x48
 8010fb2:	9313      	str	r3, [sp, #76]	; 0x4c
 8010fb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010fb6:	462b      	mov	r3, r5
 8010fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fbc:	b112      	cbz	r2, 8010fc4 <_svfprintf_r+0x84>
 8010fbe:	2a25      	cmp	r2, #37	; 0x25
 8010fc0:	f040 8083 	bne.w	80110ca <_svfprintf_r+0x18a>
 8010fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fc6:	1aee      	subs	r6, r5, r3
 8010fc8:	d00d      	beq.n	8010fe6 <_svfprintf_r+0xa6>
 8010fca:	e884 0048 	stmia.w	r4, {r3, r6}
 8010fce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010fd0:	4433      	add	r3, r6
 8010fd2:	9323      	str	r3, [sp, #140]	; 0x8c
 8010fd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010fd6:	3301      	adds	r3, #1
 8010fd8:	2b07      	cmp	r3, #7
 8010fda:	9322      	str	r3, [sp, #136]	; 0x88
 8010fdc:	dc77      	bgt.n	80110ce <_svfprintf_r+0x18e>
 8010fde:	3408      	adds	r4, #8
 8010fe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010fe2:	4433      	add	r3, r6
 8010fe4:	930b      	str	r3, [sp, #44]	; 0x2c
 8010fe6:	782b      	ldrb	r3, [r5, #0]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	f000 8725 	beq.w	8011e38 <_svfprintf_r+0xef8>
 8010fee:	2300      	movs	r3, #0
 8010ff0:	1c69      	adds	r1, r5, #1
 8010ff2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010ff6:	461a      	mov	r2, r3
 8010ff8:	f04f 3bff 	mov.w	fp, #4294967295
 8010ffc:	930c      	str	r3, [sp, #48]	; 0x30
 8010ffe:	461d      	mov	r5, r3
 8011000:	200a      	movs	r0, #10
 8011002:	1c4e      	adds	r6, r1, #1
 8011004:	7809      	ldrb	r1, [r1, #0]
 8011006:	9609      	str	r6, [sp, #36]	; 0x24
 8011008:	9106      	str	r1, [sp, #24]
 801100a:	9906      	ldr	r1, [sp, #24]
 801100c:	3920      	subs	r1, #32
 801100e:	2958      	cmp	r1, #88	; 0x58
 8011010:	f200 8414 	bhi.w	801183c <_svfprintf_r+0x8fc>
 8011014:	e8df f011 	tbh	[pc, r1, lsl #1]
 8011018:	041200a6 	.word	0x041200a6
 801101c:	00ab0412 	.word	0x00ab0412
 8011020:	04120412 	.word	0x04120412
 8011024:	04120412 	.word	0x04120412
 8011028:	04120412 	.word	0x04120412
 801102c:	006500ae 	.word	0x006500ae
 8011030:	00b70412 	.word	0x00b70412
 8011034:	041200ba 	.word	0x041200ba
 8011038:	00da00d7 	.word	0x00da00d7
 801103c:	00da00da 	.word	0x00da00da
 8011040:	00da00da 	.word	0x00da00da
 8011044:	00da00da 	.word	0x00da00da
 8011048:	00da00da 	.word	0x00da00da
 801104c:	04120412 	.word	0x04120412
 8011050:	04120412 	.word	0x04120412
 8011054:	04120412 	.word	0x04120412
 8011058:	04120412 	.word	0x04120412
 801105c:	04120412 	.word	0x04120412
 8011060:	0124010e 	.word	0x0124010e
 8011064:	01240412 	.word	0x01240412
 8011068:	04120412 	.word	0x04120412
 801106c:	04120412 	.word	0x04120412
 8011070:	041200ed 	.word	0x041200ed
 8011074:	033c0412 	.word	0x033c0412
 8011078:	04120412 	.word	0x04120412
 801107c:	04120412 	.word	0x04120412
 8011080:	03a40412 	.word	0x03a40412
 8011084:	04120412 	.word	0x04120412
 8011088:	04120086 	.word	0x04120086
 801108c:	04120412 	.word	0x04120412
 8011090:	04120412 	.word	0x04120412
 8011094:	04120412 	.word	0x04120412
 8011098:	04120412 	.word	0x04120412
 801109c:	01000412 	.word	0x01000412
 80110a0:	0124006b 	.word	0x0124006b
 80110a4:	01240124 	.word	0x01240124
 80110a8:	006b00f0 	.word	0x006b00f0
 80110ac:	04120412 	.word	0x04120412
 80110b0:	041200f3 	.word	0x041200f3
 80110b4:	033e031e 	.word	0x033e031e
 80110b8:	00fa0372 	.word	0x00fa0372
 80110bc:	03830412 	.word	0x03830412
 80110c0:	03a60412 	.word	0x03a60412
 80110c4:	04120412 	.word	0x04120412
 80110c8:	03be      	.short	0x03be
 80110ca:	461d      	mov	r5, r3
 80110cc:	e773      	b.n	8010fb6 <_svfprintf_r+0x76>
 80110ce:	aa21      	add	r2, sp, #132	; 0x84
 80110d0:	4649      	mov	r1, r9
 80110d2:	4650      	mov	r0, sl
 80110d4:	f005 f84c 	bl	8016170 <__ssprint_r>
 80110d8:	2800      	cmp	r0, #0
 80110da:	f040 868e 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80110de:	ac2e      	add	r4, sp, #184	; 0xb8
 80110e0:	e77e      	b.n	8010fe0 <_svfprintf_r+0xa0>
 80110e2:	2301      	movs	r3, #1
 80110e4:	222b      	movs	r2, #43	; 0x2b
 80110e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80110e8:	e78b      	b.n	8011002 <_svfprintf_r+0xc2>
 80110ea:	460f      	mov	r7, r1
 80110ec:	e7fb      	b.n	80110e6 <_svfprintf_r+0x1a6>
 80110ee:	b10b      	cbz	r3, 80110f4 <_svfprintf_r+0x1b4>
 80110f0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80110f4:	06ae      	lsls	r6, r5, #26
 80110f6:	f140 80a3 	bpl.w	8011240 <_svfprintf_r+0x300>
 80110fa:	3707      	adds	r7, #7
 80110fc:	f027 0707 	bic.w	r7, r7, #7
 8011100:	f107 0308 	add.w	r3, r7, #8
 8011104:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011108:	9308      	str	r3, [sp, #32]
 801110a:	2e00      	cmp	r6, #0
 801110c:	f177 0300 	sbcs.w	r3, r7, #0
 8011110:	da06      	bge.n	8011120 <_svfprintf_r+0x1e0>
 8011112:	4276      	negs	r6, r6
 8011114:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8011118:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801111c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8011120:	2301      	movs	r3, #1
 8011122:	e2c6      	b.n	80116b2 <_svfprintf_r+0x772>
 8011124:	b10b      	cbz	r3, 801112a <_svfprintf_r+0x1ea>
 8011126:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801112a:	4ba1      	ldr	r3, [pc, #644]	; (80113b0 <_svfprintf_r+0x470>)
 801112c:	9315      	str	r3, [sp, #84]	; 0x54
 801112e:	06ab      	lsls	r3, r5, #26
 8011130:	f140 8335 	bpl.w	801179e <_svfprintf_r+0x85e>
 8011134:	3707      	adds	r7, #7
 8011136:	f027 0707 	bic.w	r7, r7, #7
 801113a:	f107 0308 	add.w	r3, r7, #8
 801113e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011142:	9308      	str	r3, [sp, #32]
 8011144:	07e8      	lsls	r0, r5, #31
 8011146:	d50b      	bpl.n	8011160 <_svfprintf_r+0x220>
 8011148:	ea56 0307 	orrs.w	r3, r6, r7
 801114c:	d008      	beq.n	8011160 <_svfprintf_r+0x220>
 801114e:	2330      	movs	r3, #48	; 0x30
 8011150:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8011154:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8011158:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 801115c:	f045 0502 	orr.w	r5, r5, #2
 8011160:	2302      	movs	r3, #2
 8011162:	e2a3      	b.n	80116ac <_svfprintf_r+0x76c>
 8011164:	2a00      	cmp	r2, #0
 8011166:	d1be      	bne.n	80110e6 <_svfprintf_r+0x1a6>
 8011168:	2301      	movs	r3, #1
 801116a:	2220      	movs	r2, #32
 801116c:	e7bb      	b.n	80110e6 <_svfprintf_r+0x1a6>
 801116e:	f045 0501 	orr.w	r5, r5, #1
 8011172:	e7b8      	b.n	80110e6 <_svfprintf_r+0x1a6>
 8011174:	683e      	ldr	r6, [r7, #0]
 8011176:	960c      	str	r6, [sp, #48]	; 0x30
 8011178:	2e00      	cmp	r6, #0
 801117a:	f107 0104 	add.w	r1, r7, #4
 801117e:	dab4      	bge.n	80110ea <_svfprintf_r+0x1aa>
 8011180:	4276      	negs	r6, r6
 8011182:	960c      	str	r6, [sp, #48]	; 0x30
 8011184:	460f      	mov	r7, r1
 8011186:	f045 0504 	orr.w	r5, r5, #4
 801118a:	e7ac      	b.n	80110e6 <_svfprintf_r+0x1a6>
 801118c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801118e:	1c4e      	adds	r6, r1, #1
 8011190:	7809      	ldrb	r1, [r1, #0]
 8011192:	9106      	str	r1, [sp, #24]
 8011194:	292a      	cmp	r1, #42	; 0x2a
 8011196:	d010      	beq.n	80111ba <_svfprintf_r+0x27a>
 8011198:	f04f 0b00 	mov.w	fp, #0
 801119c:	9609      	str	r6, [sp, #36]	; 0x24
 801119e:	9906      	ldr	r1, [sp, #24]
 80111a0:	3930      	subs	r1, #48	; 0x30
 80111a2:	2909      	cmp	r1, #9
 80111a4:	f63f af31 	bhi.w	801100a <_svfprintf_r+0xca>
 80111a8:	fb00 1b0b 	mla	fp, r0, fp, r1
 80111ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80111ae:	460e      	mov	r6, r1
 80111b0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80111b4:	9106      	str	r1, [sp, #24]
 80111b6:	9609      	str	r6, [sp, #36]	; 0x24
 80111b8:	e7f1      	b.n	801119e <_svfprintf_r+0x25e>
 80111ba:	6839      	ldr	r1, [r7, #0]
 80111bc:	9609      	str	r6, [sp, #36]	; 0x24
 80111be:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80111c2:	3704      	adds	r7, #4
 80111c4:	e78f      	b.n	80110e6 <_svfprintf_r+0x1a6>
 80111c6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80111ca:	e78c      	b.n	80110e6 <_svfprintf_r+0x1a6>
 80111cc:	2100      	movs	r1, #0
 80111ce:	910c      	str	r1, [sp, #48]	; 0x30
 80111d0:	9906      	ldr	r1, [sp, #24]
 80111d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80111d4:	3930      	subs	r1, #48	; 0x30
 80111d6:	fb00 1106 	mla	r1, r0, r6, r1
 80111da:	910c      	str	r1, [sp, #48]	; 0x30
 80111dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80111de:	460e      	mov	r6, r1
 80111e0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80111e4:	9106      	str	r1, [sp, #24]
 80111e6:	9906      	ldr	r1, [sp, #24]
 80111e8:	9609      	str	r6, [sp, #36]	; 0x24
 80111ea:	3930      	subs	r1, #48	; 0x30
 80111ec:	2909      	cmp	r1, #9
 80111ee:	d9ef      	bls.n	80111d0 <_svfprintf_r+0x290>
 80111f0:	e70b      	b.n	801100a <_svfprintf_r+0xca>
 80111f2:	f045 0508 	orr.w	r5, r5, #8
 80111f6:	e776      	b.n	80110e6 <_svfprintf_r+0x1a6>
 80111f8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80111fc:	e773      	b.n	80110e6 <_svfprintf_r+0x1a6>
 80111fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011200:	7809      	ldrb	r1, [r1, #0]
 8011202:	296c      	cmp	r1, #108	; 0x6c
 8011204:	d105      	bne.n	8011212 <_svfprintf_r+0x2d2>
 8011206:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011208:	3101      	adds	r1, #1
 801120a:	9109      	str	r1, [sp, #36]	; 0x24
 801120c:	f045 0520 	orr.w	r5, r5, #32
 8011210:	e769      	b.n	80110e6 <_svfprintf_r+0x1a6>
 8011212:	f045 0510 	orr.w	r5, r5, #16
 8011216:	e766      	b.n	80110e6 <_svfprintf_r+0x1a6>
 8011218:	1d3b      	adds	r3, r7, #4
 801121a:	9308      	str	r3, [sp, #32]
 801121c:	2600      	movs	r6, #0
 801121e:	683b      	ldr	r3, [r7, #0]
 8011220:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011224:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011228:	f04f 0b01 	mov.w	fp, #1
 801122c:	4637      	mov	r7, r6
 801122e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8011232:	e11a      	b.n	801146a <_svfprintf_r+0x52a>
 8011234:	b10b      	cbz	r3, 801123a <_svfprintf_r+0x2fa>
 8011236:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801123a:	f045 0510 	orr.w	r5, r5, #16
 801123e:	e759      	b.n	80110f4 <_svfprintf_r+0x1b4>
 8011240:	f015 0f10 	tst.w	r5, #16
 8011244:	f107 0304 	add.w	r3, r7, #4
 8011248:	d003      	beq.n	8011252 <_svfprintf_r+0x312>
 801124a:	683e      	ldr	r6, [r7, #0]
 801124c:	9308      	str	r3, [sp, #32]
 801124e:	17f7      	asrs	r7, r6, #31
 8011250:	e75b      	b.n	801110a <_svfprintf_r+0x1ca>
 8011252:	683e      	ldr	r6, [r7, #0]
 8011254:	9308      	str	r3, [sp, #32]
 8011256:	f015 0f40 	tst.w	r5, #64	; 0x40
 801125a:	bf18      	it	ne
 801125c:	b236      	sxthne	r6, r6
 801125e:	e7f6      	b.n	801124e <_svfprintf_r+0x30e>
 8011260:	b10b      	cbz	r3, 8011266 <_svfprintf_r+0x326>
 8011262:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011266:	3707      	adds	r7, #7
 8011268:	f027 0707 	bic.w	r7, r7, #7
 801126c:	f107 0308 	add.w	r3, r7, #8
 8011270:	9308      	str	r3, [sp, #32]
 8011272:	683b      	ldr	r3, [r7, #0]
 8011274:	930d      	str	r3, [sp, #52]	; 0x34
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	930e      	str	r3, [sp, #56]	; 0x38
 801127a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801127c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801127e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8011282:	f04f 32ff 	mov.w	r2, #4294967295
 8011286:	4b4b      	ldr	r3, [pc, #300]	; (80113b4 <_svfprintf_r+0x474>)
 8011288:	4638      	mov	r0, r7
 801128a:	4631      	mov	r1, r6
 801128c:	f7ef fc5a 	bl	8000b44 <__aeabi_dcmpun>
 8011290:	2800      	cmp	r0, #0
 8011292:	f040 85da 	bne.w	8011e4a <_svfprintf_r+0xf0a>
 8011296:	f04f 32ff 	mov.w	r2, #4294967295
 801129a:	4b46      	ldr	r3, [pc, #280]	; (80113b4 <_svfprintf_r+0x474>)
 801129c:	4638      	mov	r0, r7
 801129e:	4631      	mov	r1, r6
 80112a0:	f7ef fc32 	bl	8000b08 <__aeabi_dcmple>
 80112a4:	2800      	cmp	r0, #0
 80112a6:	f040 85d0 	bne.w	8011e4a <_svfprintf_r+0xf0a>
 80112aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80112ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80112ae:	980d      	ldr	r0, [sp, #52]	; 0x34
 80112b0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80112b2:	f7ef fc1f 	bl	8000af4 <__aeabi_dcmplt>
 80112b6:	b110      	cbz	r0, 80112be <_svfprintf_r+0x37e>
 80112b8:	232d      	movs	r3, #45	; 0x2d
 80112ba:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80112be:	4b3e      	ldr	r3, [pc, #248]	; (80113b8 <_svfprintf_r+0x478>)
 80112c0:	4a3e      	ldr	r2, [pc, #248]	; (80113bc <_svfprintf_r+0x47c>)
 80112c2:	9906      	ldr	r1, [sp, #24]
 80112c4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80112c8:	2947      	cmp	r1, #71	; 0x47
 80112ca:	bfcc      	ite	gt
 80112cc:	4690      	movgt	r8, r2
 80112ce:	4698      	movle	r8, r3
 80112d0:	f04f 0b03 	mov.w	fp, #3
 80112d4:	2600      	movs	r6, #0
 80112d6:	4637      	mov	r7, r6
 80112d8:	e0c7      	b.n	801146a <_svfprintf_r+0x52a>
 80112da:	f1bb 3fff 	cmp.w	fp, #4294967295
 80112de:	d026      	beq.n	801132e <_svfprintf_r+0x3ee>
 80112e0:	9b06      	ldr	r3, [sp, #24]
 80112e2:	f023 0320 	bic.w	r3, r3, #32
 80112e6:	2b47      	cmp	r3, #71	; 0x47
 80112e8:	d104      	bne.n	80112f4 <_svfprintf_r+0x3b4>
 80112ea:	f1bb 0f00 	cmp.w	fp, #0
 80112ee:	bf08      	it	eq
 80112f0:	f04f 0b01 	moveq.w	fp, #1
 80112f4:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80112f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80112fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80112fc:	1e1f      	subs	r7, r3, #0
 80112fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011300:	930f      	str	r3, [sp, #60]	; 0x3c
 8011302:	bfbd      	ittte	lt
 8011304:	463b      	movlt	r3, r7
 8011306:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801130a:	9310      	strlt	r3, [sp, #64]	; 0x40
 801130c:	2300      	movge	r3, #0
 801130e:	bfb8      	it	lt
 8011310:	232d      	movlt	r3, #45	; 0x2d
 8011312:	9316      	str	r3, [sp, #88]	; 0x58
 8011314:	9b06      	ldr	r3, [sp, #24]
 8011316:	bfa8      	it	ge
 8011318:	9710      	strge	r7, [sp, #64]	; 0x40
 801131a:	f023 0720 	bic.w	r7, r3, #32
 801131e:	2f46      	cmp	r7, #70	; 0x46
 8011320:	d008      	beq.n	8011334 <_svfprintf_r+0x3f4>
 8011322:	2f45      	cmp	r7, #69	; 0x45
 8011324:	d142      	bne.n	80113ac <_svfprintf_r+0x46c>
 8011326:	f10b 0601 	add.w	r6, fp, #1
 801132a:	2302      	movs	r3, #2
 801132c:	e004      	b.n	8011338 <_svfprintf_r+0x3f8>
 801132e:	f04f 0b06 	mov.w	fp, #6
 8011332:	e7df      	b.n	80112f4 <_svfprintf_r+0x3b4>
 8011334:	465e      	mov	r6, fp
 8011336:	2303      	movs	r3, #3
 8011338:	aa1f      	add	r2, sp, #124	; 0x7c
 801133a:	9204      	str	r2, [sp, #16]
 801133c:	aa1c      	add	r2, sp, #112	; 0x70
 801133e:	9203      	str	r2, [sp, #12]
 8011340:	aa1b      	add	r2, sp, #108	; 0x6c
 8011342:	9202      	str	r2, [sp, #8]
 8011344:	e88d 0048 	stmia.w	sp, {r3, r6}
 8011348:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801134a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801134c:	4650      	mov	r0, sl
 801134e:	f002 f99f 	bl	8013690 <_dtoa_r>
 8011352:	2f47      	cmp	r7, #71	; 0x47
 8011354:	4680      	mov	r8, r0
 8011356:	d102      	bne.n	801135e <_svfprintf_r+0x41e>
 8011358:	07e8      	lsls	r0, r5, #31
 801135a:	f140 8583 	bpl.w	8011e64 <_svfprintf_r+0xf24>
 801135e:	eb08 0306 	add.w	r3, r8, r6
 8011362:	2f46      	cmp	r7, #70	; 0x46
 8011364:	9307      	str	r3, [sp, #28]
 8011366:	d111      	bne.n	801138c <_svfprintf_r+0x44c>
 8011368:	f898 3000 	ldrb.w	r3, [r8]
 801136c:	2b30      	cmp	r3, #48	; 0x30
 801136e:	d109      	bne.n	8011384 <_svfprintf_r+0x444>
 8011370:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011372:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011374:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8011376:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011378:	f7ef fbb2 	bl	8000ae0 <__aeabi_dcmpeq>
 801137c:	b910      	cbnz	r0, 8011384 <_svfprintf_r+0x444>
 801137e:	f1c6 0601 	rsb	r6, r6, #1
 8011382:	961b      	str	r6, [sp, #108]	; 0x6c
 8011384:	9a07      	ldr	r2, [sp, #28]
 8011386:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011388:	441a      	add	r2, r3
 801138a:	9207      	str	r2, [sp, #28]
 801138c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801138e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011390:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8011392:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011394:	f7ef fba4 	bl	8000ae0 <__aeabi_dcmpeq>
 8011398:	b990      	cbnz	r0, 80113c0 <_svfprintf_r+0x480>
 801139a:	2230      	movs	r2, #48	; 0x30
 801139c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801139e:	9907      	ldr	r1, [sp, #28]
 80113a0:	4299      	cmp	r1, r3
 80113a2:	d90f      	bls.n	80113c4 <_svfprintf_r+0x484>
 80113a4:	1c59      	adds	r1, r3, #1
 80113a6:	911f      	str	r1, [sp, #124]	; 0x7c
 80113a8:	701a      	strb	r2, [r3, #0]
 80113aa:	e7f7      	b.n	801139c <_svfprintf_r+0x45c>
 80113ac:	465e      	mov	r6, fp
 80113ae:	e7bc      	b.n	801132a <_svfprintf_r+0x3ea>
 80113b0:	08017ba8 	.word	0x08017ba8
 80113b4:	7fefffff 	.word	0x7fefffff
 80113b8:	08017b98 	.word	0x08017b98
 80113bc:	08017b9c 	.word	0x08017b9c
 80113c0:	9b07      	ldr	r3, [sp, #28]
 80113c2:	931f      	str	r3, [sp, #124]	; 0x7c
 80113c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80113c6:	2f47      	cmp	r7, #71	; 0x47
 80113c8:	eba3 0308 	sub.w	r3, r3, r8
 80113cc:	9307      	str	r3, [sp, #28]
 80113ce:	f040 80fe 	bne.w	80115ce <_svfprintf_r+0x68e>
 80113d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80113d4:	1cd9      	adds	r1, r3, #3
 80113d6:	db02      	blt.n	80113de <_svfprintf_r+0x49e>
 80113d8:	459b      	cmp	fp, r3
 80113da:	f280 8124 	bge.w	8011626 <_svfprintf_r+0x6e6>
 80113de:	9b06      	ldr	r3, [sp, #24]
 80113e0:	3b02      	subs	r3, #2
 80113e2:	9306      	str	r3, [sp, #24]
 80113e4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80113e6:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80113ea:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80113ee:	1e53      	subs	r3, r2, #1
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	931b      	str	r3, [sp, #108]	; 0x6c
 80113f4:	bfb6      	itet	lt
 80113f6:	f1c2 0301 	rsblt	r3, r2, #1
 80113fa:	222b      	movge	r2, #43	; 0x2b
 80113fc:	222d      	movlt	r2, #45	; 0x2d
 80113fe:	2b09      	cmp	r3, #9
 8011400:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8011404:	f340 80ff 	ble.w	8011606 <_svfprintf_r+0x6c6>
 8011408:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 801140c:	260a      	movs	r6, #10
 801140e:	fb93 f0f6 	sdiv	r0, r3, r6
 8011412:	fb06 3310 	mls	r3, r6, r0, r3
 8011416:	3330      	adds	r3, #48	; 0x30
 8011418:	2809      	cmp	r0, #9
 801141a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801141e:	f102 31ff 	add.w	r1, r2, #4294967295
 8011422:	4603      	mov	r3, r0
 8011424:	f300 80e8 	bgt.w	80115f8 <_svfprintf_r+0x6b8>
 8011428:	3330      	adds	r3, #48	; 0x30
 801142a:	f801 3c01 	strb.w	r3, [r1, #-1]
 801142e:	3a02      	subs	r2, #2
 8011430:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8011434:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8011438:	4282      	cmp	r2, r0
 801143a:	4619      	mov	r1, r3
 801143c:	f0c0 80de 	bcc.w	80115fc <_svfprintf_r+0x6bc>
 8011440:	9a07      	ldr	r2, [sp, #28]
 8011442:	ab1d      	add	r3, sp, #116	; 0x74
 8011444:	1acb      	subs	r3, r1, r3
 8011446:	2a01      	cmp	r2, #1
 8011448:	9314      	str	r3, [sp, #80]	; 0x50
 801144a:	eb03 0b02 	add.w	fp, r3, r2
 801144e:	dc02      	bgt.n	8011456 <_svfprintf_r+0x516>
 8011450:	f015 0701 	ands.w	r7, r5, #1
 8011454:	d002      	beq.n	801145c <_svfprintf_r+0x51c>
 8011456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011458:	2700      	movs	r7, #0
 801145a:	449b      	add	fp, r3
 801145c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801145e:	b113      	cbz	r3, 8011466 <_svfprintf_r+0x526>
 8011460:	232d      	movs	r3, #45	; 0x2d
 8011462:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8011466:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8011468:	2600      	movs	r6, #0
 801146a:	455e      	cmp	r6, fp
 801146c:	4633      	mov	r3, r6
 801146e:	bfb8      	it	lt
 8011470:	465b      	movlt	r3, fp
 8011472:	930f      	str	r3, [sp, #60]	; 0x3c
 8011474:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8011478:	b113      	cbz	r3, 8011480 <_svfprintf_r+0x540>
 801147a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801147c:	3301      	adds	r3, #1
 801147e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011480:	f015 0302 	ands.w	r3, r5, #2
 8011484:	9316      	str	r3, [sp, #88]	; 0x58
 8011486:	bf1e      	ittt	ne
 8011488:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 801148a:	3302      	addne	r3, #2
 801148c:	930f      	strne	r3, [sp, #60]	; 0x3c
 801148e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8011492:	9317      	str	r3, [sp, #92]	; 0x5c
 8011494:	d118      	bne.n	80114c8 <_svfprintf_r+0x588>
 8011496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801149a:	1a9b      	subs	r3, r3, r2
 801149c:	2b00      	cmp	r3, #0
 801149e:	9310      	str	r3, [sp, #64]	; 0x40
 80114a0:	dd12      	ble.n	80114c8 <_svfprintf_r+0x588>
 80114a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114a4:	2b10      	cmp	r3, #16
 80114a6:	4bab      	ldr	r3, [pc, #684]	; (8011754 <_svfprintf_r+0x814>)
 80114a8:	6023      	str	r3, [r4, #0]
 80114aa:	f300 81d9 	bgt.w	8011860 <_svfprintf_r+0x920>
 80114ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114b0:	6063      	str	r3, [r4, #4]
 80114b2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80114b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80114b6:	4413      	add	r3, r2
 80114b8:	9323      	str	r3, [sp, #140]	; 0x8c
 80114ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80114bc:	3301      	adds	r3, #1
 80114be:	2b07      	cmp	r3, #7
 80114c0:	9322      	str	r3, [sp, #136]	; 0x88
 80114c2:	f300 81e6 	bgt.w	8011892 <_svfprintf_r+0x952>
 80114c6:	3408      	adds	r4, #8
 80114c8:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80114cc:	b173      	cbz	r3, 80114ec <_svfprintf_r+0x5ac>
 80114ce:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80114d2:	6023      	str	r3, [r4, #0]
 80114d4:	2301      	movs	r3, #1
 80114d6:	6063      	str	r3, [r4, #4]
 80114d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80114da:	3301      	adds	r3, #1
 80114dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80114de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80114e0:	3301      	adds	r3, #1
 80114e2:	2b07      	cmp	r3, #7
 80114e4:	9322      	str	r3, [sp, #136]	; 0x88
 80114e6:	f300 81de 	bgt.w	80118a6 <_svfprintf_r+0x966>
 80114ea:	3408      	adds	r4, #8
 80114ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80114ee:	b16b      	cbz	r3, 801150c <_svfprintf_r+0x5cc>
 80114f0:	ab1a      	add	r3, sp, #104	; 0x68
 80114f2:	6023      	str	r3, [r4, #0]
 80114f4:	2302      	movs	r3, #2
 80114f6:	6063      	str	r3, [r4, #4]
 80114f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80114fa:	3302      	adds	r3, #2
 80114fc:	9323      	str	r3, [sp, #140]	; 0x8c
 80114fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011500:	3301      	adds	r3, #1
 8011502:	2b07      	cmp	r3, #7
 8011504:	9322      	str	r3, [sp, #136]	; 0x88
 8011506:	f300 81d8 	bgt.w	80118ba <_svfprintf_r+0x97a>
 801150a:	3408      	adds	r4, #8
 801150c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801150e:	2b80      	cmp	r3, #128	; 0x80
 8011510:	d118      	bne.n	8011544 <_svfprintf_r+0x604>
 8011512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011514:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011516:	1a9b      	subs	r3, r3, r2
 8011518:	2b00      	cmp	r3, #0
 801151a:	9310      	str	r3, [sp, #64]	; 0x40
 801151c:	dd12      	ble.n	8011544 <_svfprintf_r+0x604>
 801151e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011520:	2b10      	cmp	r3, #16
 8011522:	4b8d      	ldr	r3, [pc, #564]	; (8011758 <_svfprintf_r+0x818>)
 8011524:	6023      	str	r3, [r4, #0]
 8011526:	f300 81d2 	bgt.w	80118ce <_svfprintf_r+0x98e>
 801152a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801152c:	6063      	str	r3, [r4, #4]
 801152e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011530:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011532:	4413      	add	r3, r2
 8011534:	9323      	str	r3, [sp, #140]	; 0x8c
 8011536:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011538:	3301      	adds	r3, #1
 801153a:	2b07      	cmp	r3, #7
 801153c:	9322      	str	r3, [sp, #136]	; 0x88
 801153e:	f300 81df 	bgt.w	8011900 <_svfprintf_r+0x9c0>
 8011542:	3408      	adds	r4, #8
 8011544:	eba6 060b 	sub.w	r6, r6, fp
 8011548:	2e00      	cmp	r6, #0
 801154a:	dd0f      	ble.n	801156c <_svfprintf_r+0x62c>
 801154c:	4b82      	ldr	r3, [pc, #520]	; (8011758 <_svfprintf_r+0x818>)
 801154e:	6023      	str	r3, [r4, #0]
 8011550:	2e10      	cmp	r6, #16
 8011552:	f300 81df 	bgt.w	8011914 <_svfprintf_r+0x9d4>
 8011556:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011558:	9823      	ldr	r0, [sp, #140]	; 0x8c
 801155a:	6066      	str	r6, [r4, #4]
 801155c:	3301      	adds	r3, #1
 801155e:	4406      	add	r6, r0
 8011560:	2b07      	cmp	r3, #7
 8011562:	9623      	str	r6, [sp, #140]	; 0x8c
 8011564:	9322      	str	r3, [sp, #136]	; 0x88
 8011566:	f300 81ec 	bgt.w	8011942 <_svfprintf_r+0xa02>
 801156a:	3408      	adds	r4, #8
 801156c:	05eb      	lsls	r3, r5, #23
 801156e:	f100 81f2 	bmi.w	8011956 <_svfprintf_r+0xa16>
 8011572:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011574:	e884 0900 	stmia.w	r4, {r8, fp}
 8011578:	445b      	add	r3, fp
 801157a:	9323      	str	r3, [sp, #140]	; 0x8c
 801157c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801157e:	3301      	adds	r3, #1
 8011580:	2b07      	cmp	r3, #7
 8011582:	9322      	str	r3, [sp, #136]	; 0x88
 8011584:	f340 8419 	ble.w	8011dba <_svfprintf_r+0xe7a>
 8011588:	aa21      	add	r2, sp, #132	; 0x84
 801158a:	4649      	mov	r1, r9
 801158c:	4650      	mov	r0, sl
 801158e:	f004 fdef 	bl	8016170 <__ssprint_r>
 8011592:	2800      	cmp	r0, #0
 8011594:	f040 8431 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011598:	ac2e      	add	r4, sp, #184	; 0xb8
 801159a:	076b      	lsls	r3, r5, #29
 801159c:	f100 8410 	bmi.w	8011dc0 <_svfprintf_r+0xe80>
 80115a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80115a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80115a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80115a6:	428a      	cmp	r2, r1
 80115a8:	bfac      	ite	ge
 80115aa:	189b      	addge	r3, r3, r2
 80115ac:	185b      	addlt	r3, r3, r1
 80115ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80115b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80115b2:	b13b      	cbz	r3, 80115c4 <_svfprintf_r+0x684>
 80115b4:	aa21      	add	r2, sp, #132	; 0x84
 80115b6:	4649      	mov	r1, r9
 80115b8:	4650      	mov	r0, sl
 80115ba:	f004 fdd9 	bl	8016170 <__ssprint_r>
 80115be:	2800      	cmp	r0, #0
 80115c0:	f040 841b 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80115c4:	2300      	movs	r3, #0
 80115c6:	9322      	str	r3, [sp, #136]	; 0x88
 80115c8:	9f08      	ldr	r7, [sp, #32]
 80115ca:	ac2e      	add	r4, sp, #184	; 0xb8
 80115cc:	e4f2      	b.n	8010fb4 <_svfprintf_r+0x74>
 80115ce:	9b06      	ldr	r3, [sp, #24]
 80115d0:	2b65      	cmp	r3, #101	; 0x65
 80115d2:	f77f af07 	ble.w	80113e4 <_svfprintf_r+0x4a4>
 80115d6:	9b06      	ldr	r3, [sp, #24]
 80115d8:	2b66      	cmp	r3, #102	; 0x66
 80115da:	d124      	bne.n	8011626 <_svfprintf_r+0x6e6>
 80115dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80115de:	2b00      	cmp	r3, #0
 80115e0:	dd19      	ble.n	8011616 <_svfprintf_r+0x6d6>
 80115e2:	f1bb 0f00 	cmp.w	fp, #0
 80115e6:	d101      	bne.n	80115ec <_svfprintf_r+0x6ac>
 80115e8:	07ea      	lsls	r2, r5, #31
 80115ea:	d502      	bpl.n	80115f2 <_svfprintf_r+0x6b2>
 80115ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80115ee:	4413      	add	r3, r2
 80115f0:	445b      	add	r3, fp
 80115f2:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80115f4:	469b      	mov	fp, r3
 80115f6:	e731      	b.n	801145c <_svfprintf_r+0x51c>
 80115f8:	460a      	mov	r2, r1
 80115fa:	e708      	b.n	801140e <_svfprintf_r+0x4ce>
 80115fc:	f812 1b01 	ldrb.w	r1, [r2], #1
 8011600:	f803 1b01 	strb.w	r1, [r3], #1
 8011604:	e718      	b.n	8011438 <_svfprintf_r+0x4f8>
 8011606:	2230      	movs	r2, #48	; 0x30
 8011608:	4413      	add	r3, r2
 801160a:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 801160e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8011612:	a91e      	add	r1, sp, #120	; 0x78
 8011614:	e714      	b.n	8011440 <_svfprintf_r+0x500>
 8011616:	f1bb 0f00 	cmp.w	fp, #0
 801161a:	d101      	bne.n	8011620 <_svfprintf_r+0x6e0>
 801161c:	07eb      	lsls	r3, r5, #31
 801161e:	d515      	bpl.n	801164c <_svfprintf_r+0x70c>
 8011620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011622:	3301      	adds	r3, #1
 8011624:	e7e4      	b.n	80115f0 <_svfprintf_r+0x6b0>
 8011626:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011628:	9b07      	ldr	r3, [sp, #28]
 801162a:	429a      	cmp	r2, r3
 801162c:	db06      	blt.n	801163c <_svfprintf_r+0x6fc>
 801162e:	07ef      	lsls	r7, r5, #31
 8011630:	d50e      	bpl.n	8011650 <_svfprintf_r+0x710>
 8011632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011634:	4413      	add	r3, r2
 8011636:	2267      	movs	r2, #103	; 0x67
 8011638:	9206      	str	r2, [sp, #24]
 801163a:	e7da      	b.n	80115f2 <_svfprintf_r+0x6b2>
 801163c:	9b07      	ldr	r3, [sp, #28]
 801163e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011640:	2a00      	cmp	r2, #0
 8011642:	440b      	add	r3, r1
 8011644:	dcf7      	bgt.n	8011636 <_svfprintf_r+0x6f6>
 8011646:	f1c2 0201 	rsb	r2, r2, #1
 801164a:	e7f3      	b.n	8011634 <_svfprintf_r+0x6f4>
 801164c:	2301      	movs	r3, #1
 801164e:	e7d0      	b.n	80115f2 <_svfprintf_r+0x6b2>
 8011650:	4613      	mov	r3, r2
 8011652:	e7f0      	b.n	8011636 <_svfprintf_r+0x6f6>
 8011654:	b10b      	cbz	r3, 801165a <_svfprintf_r+0x71a>
 8011656:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801165a:	f015 0f20 	tst.w	r5, #32
 801165e:	f107 0304 	add.w	r3, r7, #4
 8011662:	d008      	beq.n	8011676 <_svfprintf_r+0x736>
 8011664:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011666:	683a      	ldr	r2, [r7, #0]
 8011668:	17ce      	asrs	r6, r1, #31
 801166a:	4608      	mov	r0, r1
 801166c:	4631      	mov	r1, r6
 801166e:	e9c2 0100 	strd	r0, r1, [r2]
 8011672:	461f      	mov	r7, r3
 8011674:	e49e      	b.n	8010fb4 <_svfprintf_r+0x74>
 8011676:	06ee      	lsls	r6, r5, #27
 8011678:	d503      	bpl.n	8011682 <_svfprintf_r+0x742>
 801167a:	683a      	ldr	r2, [r7, #0]
 801167c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801167e:	6011      	str	r1, [r2, #0]
 8011680:	e7f7      	b.n	8011672 <_svfprintf_r+0x732>
 8011682:	0668      	lsls	r0, r5, #25
 8011684:	d5f9      	bpl.n	801167a <_svfprintf_r+0x73a>
 8011686:	683a      	ldr	r2, [r7, #0]
 8011688:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 801168c:	8011      	strh	r1, [r2, #0]
 801168e:	e7f0      	b.n	8011672 <_svfprintf_r+0x732>
 8011690:	f045 0510 	orr.w	r5, r5, #16
 8011694:	f015 0320 	ands.w	r3, r5, #32
 8011698:	d022      	beq.n	80116e0 <_svfprintf_r+0x7a0>
 801169a:	3707      	adds	r7, #7
 801169c:	f027 0707 	bic.w	r7, r7, #7
 80116a0:	f107 0308 	add.w	r3, r7, #8
 80116a4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80116a8:	9308      	str	r3, [sp, #32]
 80116aa:	2300      	movs	r3, #0
 80116ac:	2200      	movs	r2, #0
 80116ae:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80116b2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80116b6:	f000 83db 	beq.w	8011e70 <_svfprintf_r+0xf30>
 80116ba:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80116be:	920f      	str	r2, [sp, #60]	; 0x3c
 80116c0:	ea56 0207 	orrs.w	r2, r6, r7
 80116c4:	f040 83d9 	bne.w	8011e7a <_svfprintf_r+0xf3a>
 80116c8:	f1bb 0f00 	cmp.w	fp, #0
 80116cc:	f000 80aa 	beq.w	8011824 <_svfprintf_r+0x8e4>
 80116d0:	2b01      	cmp	r3, #1
 80116d2:	d076      	beq.n	80117c2 <_svfprintf_r+0x882>
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	f000 8091 	beq.w	80117fc <_svfprintf_r+0x8bc>
 80116da:	2600      	movs	r6, #0
 80116dc:	2700      	movs	r7, #0
 80116de:	e3d2      	b.n	8011e86 <_svfprintf_r+0xf46>
 80116e0:	1d3a      	adds	r2, r7, #4
 80116e2:	f015 0110 	ands.w	r1, r5, #16
 80116e6:	9208      	str	r2, [sp, #32]
 80116e8:	d002      	beq.n	80116f0 <_svfprintf_r+0x7b0>
 80116ea:	683e      	ldr	r6, [r7, #0]
 80116ec:	2700      	movs	r7, #0
 80116ee:	e7dd      	b.n	80116ac <_svfprintf_r+0x76c>
 80116f0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80116f4:	d0f9      	beq.n	80116ea <_svfprintf_r+0x7aa>
 80116f6:	883e      	ldrh	r6, [r7, #0]
 80116f8:	2700      	movs	r7, #0
 80116fa:	e7d6      	b.n	80116aa <_svfprintf_r+0x76a>
 80116fc:	1d3b      	adds	r3, r7, #4
 80116fe:	9308      	str	r3, [sp, #32]
 8011700:	2330      	movs	r3, #48	; 0x30
 8011702:	2278      	movs	r2, #120	; 0x78
 8011704:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8011708:	4b14      	ldr	r3, [pc, #80]	; (801175c <_svfprintf_r+0x81c>)
 801170a:	683e      	ldr	r6, [r7, #0]
 801170c:	9315      	str	r3, [sp, #84]	; 0x54
 801170e:	2700      	movs	r7, #0
 8011710:	f045 0502 	orr.w	r5, r5, #2
 8011714:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8011718:	2302      	movs	r3, #2
 801171a:	9206      	str	r2, [sp, #24]
 801171c:	e7c6      	b.n	80116ac <_svfprintf_r+0x76c>
 801171e:	1d3b      	adds	r3, r7, #4
 8011720:	2600      	movs	r6, #0
 8011722:	f1bb 3fff 	cmp.w	fp, #4294967295
 8011726:	9308      	str	r3, [sp, #32]
 8011728:	f8d7 8000 	ldr.w	r8, [r7]
 801172c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011730:	d00a      	beq.n	8011748 <_svfprintf_r+0x808>
 8011732:	465a      	mov	r2, fp
 8011734:	4631      	mov	r1, r6
 8011736:	4640      	mov	r0, r8
 8011738:	f7ee fd62 	bl	8000200 <memchr>
 801173c:	2800      	cmp	r0, #0
 801173e:	f000 808d 	beq.w	801185c <_svfprintf_r+0x91c>
 8011742:	eba0 0b08 	sub.w	fp, r0, r8
 8011746:	e5c6      	b.n	80112d6 <_svfprintf_r+0x396>
 8011748:	4640      	mov	r0, r8
 801174a:	f7ee fd4b 	bl	80001e4 <strlen>
 801174e:	4683      	mov	fp, r0
 8011750:	e5c1      	b.n	80112d6 <_svfprintf_r+0x396>
 8011752:	bf00      	nop
 8011754:	08017bcc 	.word	0x08017bcc
 8011758:	08017bdc 	.word	0x08017bdc
 801175c:	08017bb9 	.word	0x08017bb9
 8011760:	f045 0510 	orr.w	r5, r5, #16
 8011764:	06a9      	lsls	r1, r5, #26
 8011766:	d509      	bpl.n	801177c <_svfprintf_r+0x83c>
 8011768:	3707      	adds	r7, #7
 801176a:	f027 0707 	bic.w	r7, r7, #7
 801176e:	f107 0308 	add.w	r3, r7, #8
 8011772:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011776:	9308      	str	r3, [sp, #32]
 8011778:	2301      	movs	r3, #1
 801177a:	e797      	b.n	80116ac <_svfprintf_r+0x76c>
 801177c:	1d3b      	adds	r3, r7, #4
 801177e:	f015 0f10 	tst.w	r5, #16
 8011782:	9308      	str	r3, [sp, #32]
 8011784:	d001      	beq.n	801178a <_svfprintf_r+0x84a>
 8011786:	683e      	ldr	r6, [r7, #0]
 8011788:	e002      	b.n	8011790 <_svfprintf_r+0x850>
 801178a:	066a      	lsls	r2, r5, #25
 801178c:	d5fb      	bpl.n	8011786 <_svfprintf_r+0x846>
 801178e:	883e      	ldrh	r6, [r7, #0]
 8011790:	2700      	movs	r7, #0
 8011792:	e7f1      	b.n	8011778 <_svfprintf_r+0x838>
 8011794:	b10b      	cbz	r3, 801179a <_svfprintf_r+0x85a>
 8011796:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801179a:	4ba3      	ldr	r3, [pc, #652]	; (8011a28 <_svfprintf_r+0xae8>)
 801179c:	e4c6      	b.n	801112c <_svfprintf_r+0x1ec>
 801179e:	1d3b      	adds	r3, r7, #4
 80117a0:	f015 0f10 	tst.w	r5, #16
 80117a4:	9308      	str	r3, [sp, #32]
 80117a6:	d001      	beq.n	80117ac <_svfprintf_r+0x86c>
 80117a8:	683e      	ldr	r6, [r7, #0]
 80117aa:	e002      	b.n	80117b2 <_svfprintf_r+0x872>
 80117ac:	066e      	lsls	r6, r5, #25
 80117ae:	d5fb      	bpl.n	80117a8 <_svfprintf_r+0x868>
 80117b0:	883e      	ldrh	r6, [r7, #0]
 80117b2:	2700      	movs	r7, #0
 80117b4:	e4c6      	b.n	8011144 <_svfprintf_r+0x204>
 80117b6:	4643      	mov	r3, r8
 80117b8:	e366      	b.n	8011e88 <_svfprintf_r+0xf48>
 80117ba:	2f00      	cmp	r7, #0
 80117bc:	bf08      	it	eq
 80117be:	2e0a      	cmpeq	r6, #10
 80117c0:	d205      	bcs.n	80117ce <_svfprintf_r+0x88e>
 80117c2:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80117c6:	3630      	adds	r6, #48	; 0x30
 80117c8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80117cc:	e377      	b.n	8011ebe <_svfprintf_r+0xf7e>
 80117ce:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80117d2:	4630      	mov	r0, r6
 80117d4:	4639      	mov	r1, r7
 80117d6:	220a      	movs	r2, #10
 80117d8:	2300      	movs	r3, #0
 80117da:	f7ef fd35 	bl	8001248 <__aeabi_uldivmod>
 80117de:	3230      	adds	r2, #48	; 0x30
 80117e0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80117e4:	2300      	movs	r3, #0
 80117e6:	4630      	mov	r0, r6
 80117e8:	4639      	mov	r1, r7
 80117ea:	220a      	movs	r2, #10
 80117ec:	f7ef fd2c 	bl	8001248 <__aeabi_uldivmod>
 80117f0:	4606      	mov	r6, r0
 80117f2:	460f      	mov	r7, r1
 80117f4:	ea56 0307 	orrs.w	r3, r6, r7
 80117f8:	d1eb      	bne.n	80117d2 <_svfprintf_r+0x892>
 80117fa:	e360      	b.n	8011ebe <_svfprintf_r+0xf7e>
 80117fc:	2600      	movs	r6, #0
 80117fe:	2700      	movs	r7, #0
 8011800:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8011804:	f006 030f 	and.w	r3, r6, #15
 8011808:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801180a:	5cd3      	ldrb	r3, [r2, r3]
 801180c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8011810:	0933      	lsrs	r3, r6, #4
 8011812:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8011816:	093a      	lsrs	r2, r7, #4
 8011818:	461e      	mov	r6, r3
 801181a:	4617      	mov	r7, r2
 801181c:	ea56 0307 	orrs.w	r3, r6, r7
 8011820:	d1f0      	bne.n	8011804 <_svfprintf_r+0x8c4>
 8011822:	e34c      	b.n	8011ebe <_svfprintf_r+0xf7e>
 8011824:	b93b      	cbnz	r3, 8011836 <_svfprintf_r+0x8f6>
 8011826:	07ea      	lsls	r2, r5, #31
 8011828:	d505      	bpl.n	8011836 <_svfprintf_r+0x8f6>
 801182a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 801182e:	2330      	movs	r3, #48	; 0x30
 8011830:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8011834:	e343      	b.n	8011ebe <_svfprintf_r+0xf7e>
 8011836:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 801183a:	e340      	b.n	8011ebe <_svfprintf_r+0xf7e>
 801183c:	b10b      	cbz	r3, 8011842 <_svfprintf_r+0x902>
 801183e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011842:	9b06      	ldr	r3, [sp, #24]
 8011844:	2b00      	cmp	r3, #0
 8011846:	f000 82f7 	beq.w	8011e38 <_svfprintf_r+0xef8>
 801184a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 801184e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011852:	2600      	movs	r6, #0
 8011854:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011858:	9708      	str	r7, [sp, #32]
 801185a:	e4e5      	b.n	8011228 <_svfprintf_r+0x2e8>
 801185c:	4606      	mov	r6, r0
 801185e:	e53a      	b.n	80112d6 <_svfprintf_r+0x396>
 8011860:	2310      	movs	r3, #16
 8011862:	6063      	str	r3, [r4, #4]
 8011864:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011866:	3310      	adds	r3, #16
 8011868:	9323      	str	r3, [sp, #140]	; 0x8c
 801186a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801186c:	3301      	adds	r3, #1
 801186e:	2b07      	cmp	r3, #7
 8011870:	9322      	str	r3, [sp, #136]	; 0x88
 8011872:	dc04      	bgt.n	801187e <_svfprintf_r+0x93e>
 8011874:	3408      	adds	r4, #8
 8011876:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011878:	3b10      	subs	r3, #16
 801187a:	9310      	str	r3, [sp, #64]	; 0x40
 801187c:	e611      	b.n	80114a2 <_svfprintf_r+0x562>
 801187e:	aa21      	add	r2, sp, #132	; 0x84
 8011880:	4649      	mov	r1, r9
 8011882:	4650      	mov	r0, sl
 8011884:	f004 fc74 	bl	8016170 <__ssprint_r>
 8011888:	2800      	cmp	r0, #0
 801188a:	f040 82b6 	bne.w	8011dfa <_svfprintf_r+0xeba>
 801188e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011890:	e7f1      	b.n	8011876 <_svfprintf_r+0x936>
 8011892:	aa21      	add	r2, sp, #132	; 0x84
 8011894:	4649      	mov	r1, r9
 8011896:	4650      	mov	r0, sl
 8011898:	f004 fc6a 	bl	8016170 <__ssprint_r>
 801189c:	2800      	cmp	r0, #0
 801189e:	f040 82ac 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80118a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80118a4:	e610      	b.n	80114c8 <_svfprintf_r+0x588>
 80118a6:	aa21      	add	r2, sp, #132	; 0x84
 80118a8:	4649      	mov	r1, r9
 80118aa:	4650      	mov	r0, sl
 80118ac:	f004 fc60 	bl	8016170 <__ssprint_r>
 80118b0:	2800      	cmp	r0, #0
 80118b2:	f040 82a2 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80118b6:	ac2e      	add	r4, sp, #184	; 0xb8
 80118b8:	e618      	b.n	80114ec <_svfprintf_r+0x5ac>
 80118ba:	aa21      	add	r2, sp, #132	; 0x84
 80118bc:	4649      	mov	r1, r9
 80118be:	4650      	mov	r0, sl
 80118c0:	f004 fc56 	bl	8016170 <__ssprint_r>
 80118c4:	2800      	cmp	r0, #0
 80118c6:	f040 8298 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80118ca:	ac2e      	add	r4, sp, #184	; 0xb8
 80118cc:	e61e      	b.n	801150c <_svfprintf_r+0x5cc>
 80118ce:	2310      	movs	r3, #16
 80118d0:	6063      	str	r3, [r4, #4]
 80118d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80118d4:	3310      	adds	r3, #16
 80118d6:	9323      	str	r3, [sp, #140]	; 0x8c
 80118d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80118da:	3301      	adds	r3, #1
 80118dc:	2b07      	cmp	r3, #7
 80118de:	9322      	str	r3, [sp, #136]	; 0x88
 80118e0:	dc04      	bgt.n	80118ec <_svfprintf_r+0x9ac>
 80118e2:	3408      	adds	r4, #8
 80118e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80118e6:	3b10      	subs	r3, #16
 80118e8:	9310      	str	r3, [sp, #64]	; 0x40
 80118ea:	e618      	b.n	801151e <_svfprintf_r+0x5de>
 80118ec:	aa21      	add	r2, sp, #132	; 0x84
 80118ee:	4649      	mov	r1, r9
 80118f0:	4650      	mov	r0, sl
 80118f2:	f004 fc3d 	bl	8016170 <__ssprint_r>
 80118f6:	2800      	cmp	r0, #0
 80118f8:	f040 827f 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80118fc:	ac2e      	add	r4, sp, #184	; 0xb8
 80118fe:	e7f1      	b.n	80118e4 <_svfprintf_r+0x9a4>
 8011900:	aa21      	add	r2, sp, #132	; 0x84
 8011902:	4649      	mov	r1, r9
 8011904:	4650      	mov	r0, sl
 8011906:	f004 fc33 	bl	8016170 <__ssprint_r>
 801190a:	2800      	cmp	r0, #0
 801190c:	f040 8275 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011910:	ac2e      	add	r4, sp, #184	; 0xb8
 8011912:	e617      	b.n	8011544 <_svfprintf_r+0x604>
 8011914:	2310      	movs	r3, #16
 8011916:	6063      	str	r3, [r4, #4]
 8011918:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801191a:	3310      	adds	r3, #16
 801191c:	9323      	str	r3, [sp, #140]	; 0x8c
 801191e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011920:	3301      	adds	r3, #1
 8011922:	2b07      	cmp	r3, #7
 8011924:	9322      	str	r3, [sp, #136]	; 0x88
 8011926:	dc02      	bgt.n	801192e <_svfprintf_r+0x9ee>
 8011928:	3408      	adds	r4, #8
 801192a:	3e10      	subs	r6, #16
 801192c:	e60e      	b.n	801154c <_svfprintf_r+0x60c>
 801192e:	aa21      	add	r2, sp, #132	; 0x84
 8011930:	4649      	mov	r1, r9
 8011932:	4650      	mov	r0, sl
 8011934:	f004 fc1c 	bl	8016170 <__ssprint_r>
 8011938:	2800      	cmp	r0, #0
 801193a:	f040 825e 	bne.w	8011dfa <_svfprintf_r+0xeba>
 801193e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011940:	e7f3      	b.n	801192a <_svfprintf_r+0x9ea>
 8011942:	aa21      	add	r2, sp, #132	; 0x84
 8011944:	4649      	mov	r1, r9
 8011946:	4650      	mov	r0, sl
 8011948:	f004 fc12 	bl	8016170 <__ssprint_r>
 801194c:	2800      	cmp	r0, #0
 801194e:	f040 8254 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011952:	ac2e      	add	r4, sp, #184	; 0xb8
 8011954:	e60a      	b.n	801156c <_svfprintf_r+0x62c>
 8011956:	9b06      	ldr	r3, [sp, #24]
 8011958:	2b65      	cmp	r3, #101	; 0x65
 801195a:	f340 81a9 	ble.w	8011cb0 <_svfprintf_r+0xd70>
 801195e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011962:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011964:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011966:	f7ef f8bb 	bl	8000ae0 <__aeabi_dcmpeq>
 801196a:	2800      	cmp	r0, #0
 801196c:	d062      	beq.n	8011a34 <_svfprintf_r+0xaf4>
 801196e:	4b2f      	ldr	r3, [pc, #188]	; (8011a2c <_svfprintf_r+0xaec>)
 8011970:	6023      	str	r3, [r4, #0]
 8011972:	2301      	movs	r3, #1
 8011974:	6063      	str	r3, [r4, #4]
 8011976:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011978:	3301      	adds	r3, #1
 801197a:	9323      	str	r3, [sp, #140]	; 0x8c
 801197c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801197e:	3301      	adds	r3, #1
 8011980:	2b07      	cmp	r3, #7
 8011982:	9322      	str	r3, [sp, #136]	; 0x88
 8011984:	dc25      	bgt.n	80119d2 <_svfprintf_r+0xa92>
 8011986:	3408      	adds	r4, #8
 8011988:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801198a:	9a07      	ldr	r2, [sp, #28]
 801198c:	4293      	cmp	r3, r2
 801198e:	db02      	blt.n	8011996 <_svfprintf_r+0xa56>
 8011990:	07ee      	lsls	r6, r5, #31
 8011992:	f57f ae02 	bpl.w	801159a <_svfprintf_r+0x65a>
 8011996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011998:	6023      	str	r3, [r4, #0]
 801199a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801199c:	6063      	str	r3, [r4, #4]
 801199e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80119a2:	4413      	add	r3, r2
 80119a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80119a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80119a8:	3301      	adds	r3, #1
 80119aa:	2b07      	cmp	r3, #7
 80119ac:	9322      	str	r3, [sp, #136]	; 0x88
 80119ae:	dc1a      	bgt.n	80119e6 <_svfprintf_r+0xaa6>
 80119b0:	3408      	adds	r4, #8
 80119b2:	9b07      	ldr	r3, [sp, #28]
 80119b4:	1e5e      	subs	r6, r3, #1
 80119b6:	2e00      	cmp	r6, #0
 80119b8:	f77f adef 	ble.w	801159a <_svfprintf_r+0x65a>
 80119bc:	4f1c      	ldr	r7, [pc, #112]	; (8011a30 <_svfprintf_r+0xaf0>)
 80119be:	f04f 0810 	mov.w	r8, #16
 80119c2:	2e10      	cmp	r6, #16
 80119c4:	6027      	str	r7, [r4, #0]
 80119c6:	dc18      	bgt.n	80119fa <_svfprintf_r+0xaba>
 80119c8:	6066      	str	r6, [r4, #4]
 80119ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80119cc:	441e      	add	r6, r3
 80119ce:	9623      	str	r6, [sp, #140]	; 0x8c
 80119d0:	e5d4      	b.n	801157c <_svfprintf_r+0x63c>
 80119d2:	aa21      	add	r2, sp, #132	; 0x84
 80119d4:	4649      	mov	r1, r9
 80119d6:	4650      	mov	r0, sl
 80119d8:	f004 fbca 	bl	8016170 <__ssprint_r>
 80119dc:	2800      	cmp	r0, #0
 80119de:	f040 820c 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80119e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80119e4:	e7d0      	b.n	8011988 <_svfprintf_r+0xa48>
 80119e6:	aa21      	add	r2, sp, #132	; 0x84
 80119e8:	4649      	mov	r1, r9
 80119ea:	4650      	mov	r0, sl
 80119ec:	f004 fbc0 	bl	8016170 <__ssprint_r>
 80119f0:	2800      	cmp	r0, #0
 80119f2:	f040 8202 	bne.w	8011dfa <_svfprintf_r+0xeba>
 80119f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80119f8:	e7db      	b.n	80119b2 <_svfprintf_r+0xa72>
 80119fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80119fc:	f8c4 8004 	str.w	r8, [r4, #4]
 8011a00:	3310      	adds	r3, #16
 8011a02:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a06:	3301      	adds	r3, #1
 8011a08:	2b07      	cmp	r3, #7
 8011a0a:	9322      	str	r3, [sp, #136]	; 0x88
 8011a0c:	dc02      	bgt.n	8011a14 <_svfprintf_r+0xad4>
 8011a0e:	3408      	adds	r4, #8
 8011a10:	3e10      	subs	r6, #16
 8011a12:	e7d6      	b.n	80119c2 <_svfprintf_r+0xa82>
 8011a14:	aa21      	add	r2, sp, #132	; 0x84
 8011a16:	4649      	mov	r1, r9
 8011a18:	4650      	mov	r0, sl
 8011a1a:	f004 fba9 	bl	8016170 <__ssprint_r>
 8011a1e:	2800      	cmp	r0, #0
 8011a20:	f040 81eb 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011a24:	ac2e      	add	r4, sp, #184	; 0xb8
 8011a26:	e7f3      	b.n	8011a10 <_svfprintf_r+0xad0>
 8011a28:	08017bb9 	.word	0x08017bb9
 8011a2c:	08017bca 	.word	0x08017bca
 8011a30:	08017bdc 	.word	0x08017bdc
 8011a34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	dc7a      	bgt.n	8011b30 <_svfprintf_r+0xbf0>
 8011a3a:	4b9b      	ldr	r3, [pc, #620]	; (8011ca8 <_svfprintf_r+0xd68>)
 8011a3c:	6023      	str	r3, [r4, #0]
 8011a3e:	2301      	movs	r3, #1
 8011a40:	6063      	str	r3, [r4, #4]
 8011a42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a44:	3301      	adds	r3, #1
 8011a46:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a4a:	3301      	adds	r3, #1
 8011a4c:	2b07      	cmp	r3, #7
 8011a4e:	9322      	str	r3, [sp, #136]	; 0x88
 8011a50:	dc44      	bgt.n	8011adc <_svfprintf_r+0xb9c>
 8011a52:	3408      	adds	r4, #8
 8011a54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011a56:	b923      	cbnz	r3, 8011a62 <_svfprintf_r+0xb22>
 8011a58:	9b07      	ldr	r3, [sp, #28]
 8011a5a:	b913      	cbnz	r3, 8011a62 <_svfprintf_r+0xb22>
 8011a5c:	07e8      	lsls	r0, r5, #31
 8011a5e:	f57f ad9c 	bpl.w	801159a <_svfprintf_r+0x65a>
 8011a62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011a64:	6023      	str	r3, [r4, #0]
 8011a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a68:	6063      	str	r3, [r4, #4]
 8011a6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a6e:	4413      	add	r3, r2
 8011a70:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a74:	3301      	adds	r3, #1
 8011a76:	2b07      	cmp	r3, #7
 8011a78:	9322      	str	r3, [sp, #136]	; 0x88
 8011a7a:	dc39      	bgt.n	8011af0 <_svfprintf_r+0xbb0>
 8011a7c:	f104 0308 	add.w	r3, r4, #8
 8011a80:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8011a82:	2e00      	cmp	r6, #0
 8011a84:	da19      	bge.n	8011aba <_svfprintf_r+0xb7a>
 8011a86:	4f89      	ldr	r7, [pc, #548]	; (8011cac <_svfprintf_r+0xd6c>)
 8011a88:	4276      	negs	r6, r6
 8011a8a:	2410      	movs	r4, #16
 8011a8c:	2e10      	cmp	r6, #16
 8011a8e:	601f      	str	r7, [r3, #0]
 8011a90:	dc38      	bgt.n	8011b04 <_svfprintf_r+0xbc4>
 8011a92:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011a94:	605e      	str	r6, [r3, #4]
 8011a96:	4416      	add	r6, r2
 8011a98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011a9a:	9623      	str	r6, [sp, #140]	; 0x8c
 8011a9c:	3201      	adds	r2, #1
 8011a9e:	2a07      	cmp	r2, #7
 8011aa0:	f103 0308 	add.w	r3, r3, #8
 8011aa4:	9222      	str	r2, [sp, #136]	; 0x88
 8011aa6:	dd08      	ble.n	8011aba <_svfprintf_r+0xb7a>
 8011aa8:	aa21      	add	r2, sp, #132	; 0x84
 8011aaa:	4649      	mov	r1, r9
 8011aac:	4650      	mov	r0, sl
 8011aae:	f004 fb5f 	bl	8016170 <__ssprint_r>
 8011ab2:	2800      	cmp	r0, #0
 8011ab4:	f040 81a1 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011ab8:	ab2e      	add	r3, sp, #184	; 0xb8
 8011aba:	9a07      	ldr	r2, [sp, #28]
 8011abc:	605a      	str	r2, [r3, #4]
 8011abe:	9907      	ldr	r1, [sp, #28]
 8011ac0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011ac2:	f8c3 8000 	str.w	r8, [r3]
 8011ac6:	440a      	add	r2, r1
 8011ac8:	9223      	str	r2, [sp, #140]	; 0x8c
 8011aca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011acc:	3201      	adds	r2, #1
 8011ace:	2a07      	cmp	r2, #7
 8011ad0:	9222      	str	r2, [sp, #136]	; 0x88
 8011ad2:	f73f ad59 	bgt.w	8011588 <_svfprintf_r+0x648>
 8011ad6:	f103 0408 	add.w	r4, r3, #8
 8011ada:	e55e      	b.n	801159a <_svfprintf_r+0x65a>
 8011adc:	aa21      	add	r2, sp, #132	; 0x84
 8011ade:	4649      	mov	r1, r9
 8011ae0:	4650      	mov	r0, sl
 8011ae2:	f004 fb45 	bl	8016170 <__ssprint_r>
 8011ae6:	2800      	cmp	r0, #0
 8011ae8:	f040 8187 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011aec:	ac2e      	add	r4, sp, #184	; 0xb8
 8011aee:	e7b1      	b.n	8011a54 <_svfprintf_r+0xb14>
 8011af0:	aa21      	add	r2, sp, #132	; 0x84
 8011af2:	4649      	mov	r1, r9
 8011af4:	4650      	mov	r0, sl
 8011af6:	f004 fb3b 	bl	8016170 <__ssprint_r>
 8011afa:	2800      	cmp	r0, #0
 8011afc:	f040 817d 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011b00:	ab2e      	add	r3, sp, #184	; 0xb8
 8011b02:	e7bd      	b.n	8011a80 <_svfprintf_r+0xb40>
 8011b04:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011b06:	605c      	str	r4, [r3, #4]
 8011b08:	3210      	adds	r2, #16
 8011b0a:	9223      	str	r2, [sp, #140]	; 0x8c
 8011b0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011b0e:	3201      	adds	r2, #1
 8011b10:	2a07      	cmp	r2, #7
 8011b12:	9222      	str	r2, [sp, #136]	; 0x88
 8011b14:	dc02      	bgt.n	8011b1c <_svfprintf_r+0xbdc>
 8011b16:	3308      	adds	r3, #8
 8011b18:	3e10      	subs	r6, #16
 8011b1a:	e7b7      	b.n	8011a8c <_svfprintf_r+0xb4c>
 8011b1c:	aa21      	add	r2, sp, #132	; 0x84
 8011b1e:	4649      	mov	r1, r9
 8011b20:	4650      	mov	r0, sl
 8011b22:	f004 fb25 	bl	8016170 <__ssprint_r>
 8011b26:	2800      	cmp	r0, #0
 8011b28:	f040 8167 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011b2c:	ab2e      	add	r3, sp, #184	; 0xb8
 8011b2e:	e7f3      	b.n	8011b18 <_svfprintf_r+0xbd8>
 8011b30:	9b07      	ldr	r3, [sp, #28]
 8011b32:	42bb      	cmp	r3, r7
 8011b34:	bfa8      	it	ge
 8011b36:	463b      	movge	r3, r7
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	461e      	mov	r6, r3
 8011b3c:	dd0b      	ble.n	8011b56 <_svfprintf_r+0xc16>
 8011b3e:	6063      	str	r3, [r4, #4]
 8011b40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b42:	f8c4 8000 	str.w	r8, [r4]
 8011b46:	4433      	add	r3, r6
 8011b48:	9323      	str	r3, [sp, #140]	; 0x8c
 8011b4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b4c:	3301      	adds	r3, #1
 8011b4e:	2b07      	cmp	r3, #7
 8011b50:	9322      	str	r3, [sp, #136]	; 0x88
 8011b52:	dc5f      	bgt.n	8011c14 <_svfprintf_r+0xcd4>
 8011b54:	3408      	adds	r4, #8
 8011b56:	2e00      	cmp	r6, #0
 8011b58:	bfac      	ite	ge
 8011b5a:	1bbe      	subge	r6, r7, r6
 8011b5c:	463e      	movlt	r6, r7
 8011b5e:	2e00      	cmp	r6, #0
 8011b60:	dd0f      	ble.n	8011b82 <_svfprintf_r+0xc42>
 8011b62:	f8df b148 	ldr.w	fp, [pc, #328]	; 8011cac <_svfprintf_r+0xd6c>
 8011b66:	f8c4 b000 	str.w	fp, [r4]
 8011b6a:	2e10      	cmp	r6, #16
 8011b6c:	dc5c      	bgt.n	8011c28 <_svfprintf_r+0xce8>
 8011b6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b70:	6066      	str	r6, [r4, #4]
 8011b72:	441e      	add	r6, r3
 8011b74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b76:	9623      	str	r6, [sp, #140]	; 0x8c
 8011b78:	3301      	adds	r3, #1
 8011b7a:	2b07      	cmp	r3, #7
 8011b7c:	9322      	str	r3, [sp, #136]	; 0x88
 8011b7e:	dc6a      	bgt.n	8011c56 <_svfprintf_r+0xd16>
 8011b80:	3408      	adds	r4, #8
 8011b82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011b84:	9a07      	ldr	r2, [sp, #28]
 8011b86:	4293      	cmp	r3, r2
 8011b88:	db01      	blt.n	8011b8e <_svfprintf_r+0xc4e>
 8011b8a:	07e9      	lsls	r1, r5, #31
 8011b8c:	d50d      	bpl.n	8011baa <_svfprintf_r+0xc6a>
 8011b8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011b90:	6023      	str	r3, [r4, #0]
 8011b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b94:	6063      	str	r3, [r4, #4]
 8011b96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b9a:	4413      	add	r3, r2
 8011b9c:	9323      	str	r3, [sp, #140]	; 0x8c
 8011b9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011ba0:	3301      	adds	r3, #1
 8011ba2:	2b07      	cmp	r3, #7
 8011ba4:	9322      	str	r3, [sp, #136]	; 0x88
 8011ba6:	dc60      	bgt.n	8011c6a <_svfprintf_r+0xd2a>
 8011ba8:	3408      	adds	r4, #8
 8011baa:	9b07      	ldr	r3, [sp, #28]
 8011bac:	9a07      	ldr	r2, [sp, #28]
 8011bae:	1bde      	subs	r6, r3, r7
 8011bb0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011bb2:	1ad3      	subs	r3, r2, r3
 8011bb4:	429e      	cmp	r6, r3
 8011bb6:	bfa8      	it	ge
 8011bb8:	461e      	movge	r6, r3
 8011bba:	2e00      	cmp	r6, #0
 8011bbc:	dd0b      	ble.n	8011bd6 <_svfprintf_r+0xc96>
 8011bbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bc0:	6066      	str	r6, [r4, #4]
 8011bc2:	4433      	add	r3, r6
 8011bc4:	9323      	str	r3, [sp, #140]	; 0x8c
 8011bc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011bc8:	3301      	adds	r3, #1
 8011bca:	4447      	add	r7, r8
 8011bcc:	2b07      	cmp	r3, #7
 8011bce:	6027      	str	r7, [r4, #0]
 8011bd0:	9322      	str	r3, [sp, #136]	; 0x88
 8011bd2:	dc54      	bgt.n	8011c7e <_svfprintf_r+0xd3e>
 8011bd4:	3408      	adds	r4, #8
 8011bd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011bd8:	9a07      	ldr	r2, [sp, #28]
 8011bda:	2e00      	cmp	r6, #0
 8011bdc:	eba2 0303 	sub.w	r3, r2, r3
 8011be0:	bfac      	ite	ge
 8011be2:	1b9e      	subge	r6, r3, r6
 8011be4:	461e      	movlt	r6, r3
 8011be6:	2e00      	cmp	r6, #0
 8011be8:	f77f acd7 	ble.w	801159a <_svfprintf_r+0x65a>
 8011bec:	4f2f      	ldr	r7, [pc, #188]	; (8011cac <_svfprintf_r+0xd6c>)
 8011bee:	f04f 0810 	mov.w	r8, #16
 8011bf2:	2e10      	cmp	r6, #16
 8011bf4:	6027      	str	r7, [r4, #0]
 8011bf6:	f77f aee7 	ble.w	80119c8 <_svfprintf_r+0xa88>
 8011bfa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bfc:	f8c4 8004 	str.w	r8, [r4, #4]
 8011c00:	3310      	adds	r3, #16
 8011c02:	9323      	str	r3, [sp, #140]	; 0x8c
 8011c04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011c06:	3301      	adds	r3, #1
 8011c08:	2b07      	cmp	r3, #7
 8011c0a:	9322      	str	r3, [sp, #136]	; 0x88
 8011c0c:	dc41      	bgt.n	8011c92 <_svfprintf_r+0xd52>
 8011c0e:	3408      	adds	r4, #8
 8011c10:	3e10      	subs	r6, #16
 8011c12:	e7ee      	b.n	8011bf2 <_svfprintf_r+0xcb2>
 8011c14:	aa21      	add	r2, sp, #132	; 0x84
 8011c16:	4649      	mov	r1, r9
 8011c18:	4650      	mov	r0, sl
 8011c1a:	f004 faa9 	bl	8016170 <__ssprint_r>
 8011c1e:	2800      	cmp	r0, #0
 8011c20:	f040 80eb 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011c24:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c26:	e796      	b.n	8011b56 <_svfprintf_r+0xc16>
 8011c28:	2310      	movs	r3, #16
 8011c2a:	6063      	str	r3, [r4, #4]
 8011c2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011c2e:	3310      	adds	r3, #16
 8011c30:	9323      	str	r3, [sp, #140]	; 0x8c
 8011c32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011c34:	3301      	adds	r3, #1
 8011c36:	2b07      	cmp	r3, #7
 8011c38:	9322      	str	r3, [sp, #136]	; 0x88
 8011c3a:	dc02      	bgt.n	8011c42 <_svfprintf_r+0xd02>
 8011c3c:	3408      	adds	r4, #8
 8011c3e:	3e10      	subs	r6, #16
 8011c40:	e791      	b.n	8011b66 <_svfprintf_r+0xc26>
 8011c42:	aa21      	add	r2, sp, #132	; 0x84
 8011c44:	4649      	mov	r1, r9
 8011c46:	4650      	mov	r0, sl
 8011c48:	f004 fa92 	bl	8016170 <__ssprint_r>
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	f040 80d4 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011c52:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c54:	e7f3      	b.n	8011c3e <_svfprintf_r+0xcfe>
 8011c56:	aa21      	add	r2, sp, #132	; 0x84
 8011c58:	4649      	mov	r1, r9
 8011c5a:	4650      	mov	r0, sl
 8011c5c:	f004 fa88 	bl	8016170 <__ssprint_r>
 8011c60:	2800      	cmp	r0, #0
 8011c62:	f040 80ca 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011c66:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c68:	e78b      	b.n	8011b82 <_svfprintf_r+0xc42>
 8011c6a:	aa21      	add	r2, sp, #132	; 0x84
 8011c6c:	4649      	mov	r1, r9
 8011c6e:	4650      	mov	r0, sl
 8011c70:	f004 fa7e 	bl	8016170 <__ssprint_r>
 8011c74:	2800      	cmp	r0, #0
 8011c76:	f040 80c0 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011c7a:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c7c:	e795      	b.n	8011baa <_svfprintf_r+0xc6a>
 8011c7e:	aa21      	add	r2, sp, #132	; 0x84
 8011c80:	4649      	mov	r1, r9
 8011c82:	4650      	mov	r0, sl
 8011c84:	f004 fa74 	bl	8016170 <__ssprint_r>
 8011c88:	2800      	cmp	r0, #0
 8011c8a:	f040 80b6 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011c8e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c90:	e7a1      	b.n	8011bd6 <_svfprintf_r+0xc96>
 8011c92:	aa21      	add	r2, sp, #132	; 0x84
 8011c94:	4649      	mov	r1, r9
 8011c96:	4650      	mov	r0, sl
 8011c98:	f004 fa6a 	bl	8016170 <__ssprint_r>
 8011c9c:	2800      	cmp	r0, #0
 8011c9e:	f040 80ac 	bne.w	8011dfa <_svfprintf_r+0xeba>
 8011ca2:	ac2e      	add	r4, sp, #184	; 0xb8
 8011ca4:	e7b4      	b.n	8011c10 <_svfprintf_r+0xcd0>
 8011ca6:	bf00      	nop
 8011ca8:	08017bca 	.word	0x08017bca
 8011cac:	08017bdc 	.word	0x08017bdc
 8011cb0:	9b07      	ldr	r3, [sp, #28]
 8011cb2:	2b01      	cmp	r3, #1
 8011cb4:	dc01      	bgt.n	8011cba <_svfprintf_r+0xd7a>
 8011cb6:	07ea      	lsls	r2, r5, #31
 8011cb8:	d576      	bpl.n	8011da8 <_svfprintf_r+0xe68>
 8011cba:	2301      	movs	r3, #1
 8011cbc:	6063      	str	r3, [r4, #4]
 8011cbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011cc0:	f8c4 8000 	str.w	r8, [r4]
 8011cc4:	3301      	adds	r3, #1
 8011cc6:	9323      	str	r3, [sp, #140]	; 0x8c
 8011cc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011cca:	3301      	adds	r3, #1
 8011ccc:	2b07      	cmp	r3, #7
 8011cce:	9322      	str	r3, [sp, #136]	; 0x88
 8011cd0:	dc36      	bgt.n	8011d40 <_svfprintf_r+0xe00>
 8011cd2:	3408      	adds	r4, #8
 8011cd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011cd6:	6023      	str	r3, [r4, #0]
 8011cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011cda:	6063      	str	r3, [r4, #4]
 8011cdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cde:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011ce0:	4413      	add	r3, r2
 8011ce2:	9323      	str	r3, [sp, #140]	; 0x8c
 8011ce4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011ce6:	3301      	adds	r3, #1
 8011ce8:	2b07      	cmp	r3, #7
 8011cea:	9322      	str	r3, [sp, #136]	; 0x88
 8011cec:	dc31      	bgt.n	8011d52 <_svfprintf_r+0xe12>
 8011cee:	3408      	adds	r4, #8
 8011cf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011cf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011cf4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011cf6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011cf8:	f7ee fef2 	bl	8000ae0 <__aeabi_dcmpeq>
 8011cfc:	9b07      	ldr	r3, [sp, #28]
 8011cfe:	1e5e      	subs	r6, r3, #1
 8011d00:	2800      	cmp	r0, #0
 8011d02:	d12f      	bne.n	8011d64 <_svfprintf_r+0xe24>
 8011d04:	f108 0301 	add.w	r3, r8, #1
 8011d08:	e884 0048 	stmia.w	r4, {r3, r6}
 8011d0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011d0e:	9a07      	ldr	r2, [sp, #28]
 8011d10:	3b01      	subs	r3, #1
 8011d12:	4413      	add	r3, r2
 8011d14:	9323      	str	r3, [sp, #140]	; 0x8c
 8011d16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011d18:	3301      	adds	r3, #1
 8011d1a:	2b07      	cmp	r3, #7
 8011d1c:	9322      	str	r3, [sp, #136]	; 0x88
 8011d1e:	dd4a      	ble.n	8011db6 <_svfprintf_r+0xe76>
 8011d20:	aa21      	add	r2, sp, #132	; 0x84
 8011d22:	4649      	mov	r1, r9
 8011d24:	4650      	mov	r0, sl
 8011d26:	f004 fa23 	bl	8016170 <__ssprint_r>
 8011d2a:	2800      	cmp	r0, #0
 8011d2c:	d165      	bne.n	8011dfa <_svfprintf_r+0xeba>
 8011d2e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011d30:	ab1d      	add	r3, sp, #116	; 0x74
 8011d32:	6023      	str	r3, [r4, #0]
 8011d34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011d36:	6063      	str	r3, [r4, #4]
 8011d38:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011d3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011d3c:	4413      	add	r3, r2
 8011d3e:	e41c      	b.n	801157a <_svfprintf_r+0x63a>
 8011d40:	aa21      	add	r2, sp, #132	; 0x84
 8011d42:	4649      	mov	r1, r9
 8011d44:	4650      	mov	r0, sl
 8011d46:	f004 fa13 	bl	8016170 <__ssprint_r>
 8011d4a:	2800      	cmp	r0, #0
 8011d4c:	d155      	bne.n	8011dfa <_svfprintf_r+0xeba>
 8011d4e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011d50:	e7c0      	b.n	8011cd4 <_svfprintf_r+0xd94>
 8011d52:	aa21      	add	r2, sp, #132	; 0x84
 8011d54:	4649      	mov	r1, r9
 8011d56:	4650      	mov	r0, sl
 8011d58:	f004 fa0a 	bl	8016170 <__ssprint_r>
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	d14c      	bne.n	8011dfa <_svfprintf_r+0xeba>
 8011d60:	ac2e      	add	r4, sp, #184	; 0xb8
 8011d62:	e7c5      	b.n	8011cf0 <_svfprintf_r+0xdb0>
 8011d64:	2e00      	cmp	r6, #0
 8011d66:	dde3      	ble.n	8011d30 <_svfprintf_r+0xdf0>
 8011d68:	4f59      	ldr	r7, [pc, #356]	; (8011ed0 <_svfprintf_r+0xf90>)
 8011d6a:	f04f 0810 	mov.w	r8, #16
 8011d6e:	2e10      	cmp	r6, #16
 8011d70:	6027      	str	r7, [r4, #0]
 8011d72:	dc04      	bgt.n	8011d7e <_svfprintf_r+0xe3e>
 8011d74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011d76:	6066      	str	r6, [r4, #4]
 8011d78:	441e      	add	r6, r3
 8011d7a:	9623      	str	r6, [sp, #140]	; 0x8c
 8011d7c:	e7cb      	b.n	8011d16 <_svfprintf_r+0xdd6>
 8011d7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011d80:	f8c4 8004 	str.w	r8, [r4, #4]
 8011d84:	3310      	adds	r3, #16
 8011d86:	9323      	str	r3, [sp, #140]	; 0x8c
 8011d88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011d8a:	3301      	adds	r3, #1
 8011d8c:	2b07      	cmp	r3, #7
 8011d8e:	9322      	str	r3, [sp, #136]	; 0x88
 8011d90:	dc02      	bgt.n	8011d98 <_svfprintf_r+0xe58>
 8011d92:	3408      	adds	r4, #8
 8011d94:	3e10      	subs	r6, #16
 8011d96:	e7ea      	b.n	8011d6e <_svfprintf_r+0xe2e>
 8011d98:	aa21      	add	r2, sp, #132	; 0x84
 8011d9a:	4649      	mov	r1, r9
 8011d9c:	4650      	mov	r0, sl
 8011d9e:	f004 f9e7 	bl	8016170 <__ssprint_r>
 8011da2:	bb50      	cbnz	r0, 8011dfa <_svfprintf_r+0xeba>
 8011da4:	ac2e      	add	r4, sp, #184	; 0xb8
 8011da6:	e7f5      	b.n	8011d94 <_svfprintf_r+0xe54>
 8011da8:	2301      	movs	r3, #1
 8011daa:	6063      	str	r3, [r4, #4]
 8011dac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011dae:	f8c4 8000 	str.w	r8, [r4]
 8011db2:	3301      	adds	r3, #1
 8011db4:	e7ae      	b.n	8011d14 <_svfprintf_r+0xdd4>
 8011db6:	3408      	adds	r4, #8
 8011db8:	e7ba      	b.n	8011d30 <_svfprintf_r+0xdf0>
 8011dba:	3408      	adds	r4, #8
 8011dbc:	f7ff bbed 	b.w	801159a <_svfprintf_r+0x65a>
 8011dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011dc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011dc4:	1a9d      	subs	r5, r3, r2
 8011dc6:	2d00      	cmp	r5, #0
 8011dc8:	f77f abea 	ble.w	80115a0 <_svfprintf_r+0x660>
 8011dcc:	2610      	movs	r6, #16
 8011dce:	4b41      	ldr	r3, [pc, #260]	; (8011ed4 <_svfprintf_r+0xf94>)
 8011dd0:	6023      	str	r3, [r4, #0]
 8011dd2:	2d10      	cmp	r5, #16
 8011dd4:	dc1b      	bgt.n	8011e0e <_svfprintf_r+0xece>
 8011dd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011dd8:	6065      	str	r5, [r4, #4]
 8011dda:	441d      	add	r5, r3
 8011ddc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011dde:	9523      	str	r5, [sp, #140]	; 0x8c
 8011de0:	3301      	adds	r3, #1
 8011de2:	2b07      	cmp	r3, #7
 8011de4:	9322      	str	r3, [sp, #136]	; 0x88
 8011de6:	f77f abdb 	ble.w	80115a0 <_svfprintf_r+0x660>
 8011dea:	aa21      	add	r2, sp, #132	; 0x84
 8011dec:	4649      	mov	r1, r9
 8011dee:	4650      	mov	r0, sl
 8011df0:	f004 f9be 	bl	8016170 <__ssprint_r>
 8011df4:	2800      	cmp	r0, #0
 8011df6:	f43f abd3 	beq.w	80115a0 <_svfprintf_r+0x660>
 8011dfa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8011dfe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e04:	bf18      	it	ne
 8011e06:	f04f 33ff 	movne.w	r3, #4294967295
 8011e0a:	f7ff b8bd 	b.w	8010f88 <_svfprintf_r+0x48>
 8011e0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011e10:	6066      	str	r6, [r4, #4]
 8011e12:	3310      	adds	r3, #16
 8011e14:	9323      	str	r3, [sp, #140]	; 0x8c
 8011e16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011e18:	3301      	adds	r3, #1
 8011e1a:	2b07      	cmp	r3, #7
 8011e1c:	9322      	str	r3, [sp, #136]	; 0x88
 8011e1e:	dc02      	bgt.n	8011e26 <_svfprintf_r+0xee6>
 8011e20:	3408      	adds	r4, #8
 8011e22:	3d10      	subs	r5, #16
 8011e24:	e7d3      	b.n	8011dce <_svfprintf_r+0xe8e>
 8011e26:	aa21      	add	r2, sp, #132	; 0x84
 8011e28:	4649      	mov	r1, r9
 8011e2a:	4650      	mov	r0, sl
 8011e2c:	f004 f9a0 	bl	8016170 <__ssprint_r>
 8011e30:	2800      	cmp	r0, #0
 8011e32:	d1e2      	bne.n	8011dfa <_svfprintf_r+0xeba>
 8011e34:	ac2e      	add	r4, sp, #184	; 0xb8
 8011e36:	e7f4      	b.n	8011e22 <_svfprintf_r+0xee2>
 8011e38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d0dd      	beq.n	8011dfa <_svfprintf_r+0xeba>
 8011e3e:	aa21      	add	r2, sp, #132	; 0x84
 8011e40:	4649      	mov	r1, r9
 8011e42:	4650      	mov	r0, sl
 8011e44:	f004 f994 	bl	8016170 <__ssprint_r>
 8011e48:	e7d7      	b.n	8011dfa <_svfprintf_r+0xeba>
 8011e4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011e4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011e4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011e50:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011e52:	f7ee fe77 	bl	8000b44 <__aeabi_dcmpun>
 8011e56:	2800      	cmp	r0, #0
 8011e58:	f43f aa3f 	beq.w	80112da <_svfprintf_r+0x39a>
 8011e5c:	4b1e      	ldr	r3, [pc, #120]	; (8011ed8 <_svfprintf_r+0xf98>)
 8011e5e:	4a1f      	ldr	r2, [pc, #124]	; (8011edc <_svfprintf_r+0xf9c>)
 8011e60:	f7ff ba2f 	b.w	80112c2 <_svfprintf_r+0x382>
 8011e64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011e66:	eba3 0308 	sub.w	r3, r3, r8
 8011e6a:	9307      	str	r3, [sp, #28]
 8011e6c:	f7ff bab1 	b.w	80113d2 <_svfprintf_r+0x492>
 8011e70:	ea56 0207 	orrs.w	r2, r6, r7
 8011e74:	950f      	str	r5, [sp, #60]	; 0x3c
 8011e76:	f43f ac2b 	beq.w	80116d0 <_svfprintf_r+0x790>
 8011e7a:	2b01      	cmp	r3, #1
 8011e7c:	f43f ac9d 	beq.w	80117ba <_svfprintf_r+0x87a>
 8011e80:	2b02      	cmp	r3, #2
 8011e82:	f43f acbd 	beq.w	8011800 <_svfprintf_r+0x8c0>
 8011e86:	ab2e      	add	r3, sp, #184	; 0xb8
 8011e88:	08f1      	lsrs	r1, r6, #3
 8011e8a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8011e8e:	08f8      	lsrs	r0, r7, #3
 8011e90:	f006 0207 	and.w	r2, r6, #7
 8011e94:	4607      	mov	r7, r0
 8011e96:	460e      	mov	r6, r1
 8011e98:	3230      	adds	r2, #48	; 0x30
 8011e9a:	ea56 0107 	orrs.w	r1, r6, r7
 8011e9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8011ea2:	f803 2c01 	strb.w	r2, [r3, #-1]
 8011ea6:	f47f ac86 	bne.w	80117b6 <_svfprintf_r+0x876>
 8011eaa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011eac:	07c9      	lsls	r1, r1, #31
 8011eae:	d506      	bpl.n	8011ebe <_svfprintf_r+0xf7e>
 8011eb0:	2a30      	cmp	r2, #48	; 0x30
 8011eb2:	d004      	beq.n	8011ebe <_svfprintf_r+0xf7e>
 8011eb4:	2230      	movs	r2, #48	; 0x30
 8011eb6:	f808 2c01 	strb.w	r2, [r8, #-1]
 8011eba:	f1a3 0802 	sub.w	r8, r3, #2
 8011ebe:	ab2e      	add	r3, sp, #184	; 0xb8
 8011ec0:	465e      	mov	r6, fp
 8011ec2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011ec4:	eba3 0b08 	sub.w	fp, r3, r8
 8011ec8:	2700      	movs	r7, #0
 8011eca:	f7ff bace 	b.w	801146a <_svfprintf_r+0x52a>
 8011ece:	bf00      	nop
 8011ed0:	08017bdc 	.word	0x08017bdc
 8011ed4:	08017bcc 	.word	0x08017bcc
 8011ed8:	08017ba0 	.word	0x08017ba0
 8011edc:	08017ba4 	.word	0x08017ba4

08011ee0 <time>:
 8011ee0:	b513      	push	{r0, r1, r4, lr}
 8011ee2:	4b08      	ldr	r3, [pc, #32]	; (8011f04 <time+0x24>)
 8011ee4:	4604      	mov	r4, r0
 8011ee6:	2200      	movs	r2, #0
 8011ee8:	6818      	ldr	r0, [r3, #0]
 8011eea:	4669      	mov	r1, sp
 8011eec:	f003 f92c 	bl	8015148 <_gettimeofday_r>
 8011ef0:	2800      	cmp	r0, #0
 8011ef2:	bfbc      	itt	lt
 8011ef4:	f04f 33ff 	movlt.w	r3, #4294967295
 8011ef8:	9300      	strlt	r3, [sp, #0]
 8011efa:	9800      	ldr	r0, [sp, #0]
 8011efc:	b104      	cbz	r4, 8011f00 <time+0x20>
 8011efe:	6020      	str	r0, [r4, #0]
 8011f00:	b002      	add	sp, #8
 8011f02:	bd10      	pop	{r4, pc}
 8011f04:	20000014 	.word	0x20000014

08011f08 <__tzcalc_limits>:
 8011f08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f0c:	4604      	mov	r4, r0
 8011f0e:	f003 f92d 	bl	801516c <__gettzinfo>
 8011f12:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8011f16:	429c      	cmp	r4, r3
 8011f18:	f340 8098 	ble.w	801204c <__tzcalc_limits+0x144>
 8011f1c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8011f20:	18e3      	adds	r3, r4, r3
 8011f22:	109b      	asrs	r3, r3, #2
 8011f24:	f240 126d 	movw	r2, #365	; 0x16d
 8011f28:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8011f2c:	fb02 3505 	mla	r5, r2, r5, r3
 8011f30:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8011f34:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8011f38:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f3c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8011f40:	441d      	add	r5, r3
 8011f42:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8011f46:	18a2      	adds	r2, r4, r2
 8011f48:	fb94 f7f3 	sdiv	r7, r4, r3
 8011f4c:	fb92 f2f3 	sdiv	r2, r2, r3
 8011f50:	fb03 4717 	mls	r7, r3, r7, r4
 8011f54:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8011f58:	4415      	add	r5, r2
 8011f5a:	fab7 fe87 	clz	lr, r7
 8011f5e:	2264      	movs	r2, #100	; 0x64
 8011f60:	9301      	str	r3, [sp, #4]
 8011f62:	f004 0303 	and.w	r3, r4, #3
 8011f66:	fb94 f6f2 	sdiv	r6, r4, r2
 8011f6a:	6044      	str	r4, [r0, #4]
 8011f6c:	fb02 4616 	mls	r6, r2, r6, r4
 8011f70:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8011f74:	4601      	mov	r1, r0
 8011f76:	9300      	str	r3, [sp, #0]
 8011f78:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8011f7c:	7a0b      	ldrb	r3, [r1, #8]
 8011f7e:	2b4a      	cmp	r3, #74	; 0x4a
 8011f80:	d123      	bne.n	8011fca <__tzcalc_limits+0xc2>
 8011f82:	694c      	ldr	r4, [r1, #20]
 8011f84:	9a00      	ldr	r2, [sp, #0]
 8011f86:	192b      	adds	r3, r5, r4
 8011f88:	b902      	cbnz	r2, 8011f8c <__tzcalc_limits+0x84>
 8011f8a:	b906      	cbnz	r6, 8011f8e <__tzcalc_limits+0x86>
 8011f8c:	b9df      	cbnz	r7, 8011fc6 <__tzcalc_limits+0xbe>
 8011f8e:	2c3b      	cmp	r4, #59	; 0x3b
 8011f90:	bfd4      	ite	le
 8011f92:	2400      	movle	r4, #0
 8011f94:	2401      	movgt	r4, #1
 8011f96:	441c      	add	r4, r3
 8011f98:	3c01      	subs	r4, #1
 8011f9a:	4b2d      	ldr	r3, [pc, #180]	; (8012050 <__tzcalc_limits+0x148>)
 8011f9c:	698a      	ldr	r2, [r1, #24]
 8011f9e:	fb03 2404 	mla	r4, r3, r4, r2
 8011fa2:	6a0b      	ldr	r3, [r1, #32]
 8011fa4:	441c      	add	r4, r3
 8011fa6:	f841 4f1c 	str.w	r4, [r1, #28]!
 8011faa:	9b01      	ldr	r3, [sp, #4]
 8011fac:	428b      	cmp	r3, r1
 8011fae:	d1e5      	bne.n	8011f7c <__tzcalc_limits+0x74>
 8011fb0:	69c3      	ldr	r3, [r0, #28]
 8011fb2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	bfac      	ite	ge
 8011fb8:	2300      	movge	r3, #0
 8011fba:	2301      	movlt	r3, #1
 8011fbc:	6003      	str	r3, [r0, #0]
 8011fbe:	2001      	movs	r0, #1
 8011fc0:	b003      	add	sp, #12
 8011fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fc6:	2400      	movs	r4, #0
 8011fc8:	e7e5      	b.n	8011f96 <__tzcalc_limits+0x8e>
 8011fca:	2b44      	cmp	r3, #68	; 0x44
 8011fcc:	d102      	bne.n	8011fd4 <__tzcalc_limits+0xcc>
 8011fce:	694b      	ldr	r3, [r1, #20]
 8011fd0:	18ec      	adds	r4, r5, r3
 8011fd2:	e7e2      	b.n	8011f9a <__tzcalc_limits+0x92>
 8011fd4:	9b00      	ldr	r3, [sp, #0]
 8011fd6:	bb7b      	cbnz	r3, 8012038 <__tzcalc_limits+0x130>
 8011fd8:	2e00      	cmp	r6, #0
 8011fda:	bf0c      	ite	eq
 8011fdc:	46f0      	moveq	r8, lr
 8011fde:	f04f 0801 	movne.w	r8, #1
 8011fe2:	4b1c      	ldr	r3, [pc, #112]	; (8012054 <__tzcalc_limits+0x14c>)
 8011fe4:	68cc      	ldr	r4, [r1, #12]
 8011fe6:	2230      	movs	r2, #48	; 0x30
 8011fe8:	fb02 3808 	mla	r8, r2, r8, r3
 8011fec:	f1a8 0a04 	sub.w	sl, r8, #4
 8011ff0:	462b      	mov	r3, r5
 8011ff2:	f04f 0901 	mov.w	r9, #1
 8011ff6:	45a1      	cmp	r9, r4
 8011ff8:	db20      	blt.n	801203c <__tzcalc_limits+0x134>
 8011ffa:	2c01      	cmp	r4, #1
 8011ffc:	bfb8      	it	lt
 8011ffe:	2401      	movlt	r4, #1
 8012000:	46a1      	mov	r9, r4
 8012002:	f103 0b04 	add.w	fp, r3, #4
 8012006:	2207      	movs	r2, #7
 8012008:	694c      	ldr	r4, [r1, #20]
 801200a:	fb9b faf2 	sdiv	sl, fp, r2
 801200e:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8012012:	ebab 0a0a 	sub.w	sl, fp, sl
 8012016:	ebb4 0a0a 	subs.w	sl, r4, sl
 801201a:	690c      	ldr	r4, [r1, #16]
 801201c:	44e1      	add	r9, ip
 801201e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012022:	bf48      	it	mi
 8012024:	4492      	addmi	sl, r2
 8012026:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 801202a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 801202e:	4454      	add	r4, sl
 8012030:	4544      	cmp	r4, r8
 8012032:	da09      	bge.n	8012048 <__tzcalc_limits+0x140>
 8012034:	441c      	add	r4, r3
 8012036:	e7b0      	b.n	8011f9a <__tzcalc_limits+0x92>
 8012038:	46f0      	mov	r8, lr
 801203a:	e7d2      	b.n	8011fe2 <__tzcalc_limits+0xda>
 801203c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8012040:	f109 0901 	add.w	r9, r9, #1
 8012044:	445b      	add	r3, fp
 8012046:	e7d6      	b.n	8011ff6 <__tzcalc_limits+0xee>
 8012048:	3c07      	subs	r4, #7
 801204a:	e7f1      	b.n	8012030 <__tzcalc_limits+0x128>
 801204c:	2000      	movs	r0, #0
 801204e:	e7b7      	b.n	8011fc0 <__tzcalc_limits+0xb8>
 8012050:	00015180 	.word	0x00015180
 8012054:	08017ae4 	.word	0x08017ae4

08012058 <__tz_lock>:
 8012058:	4801      	ldr	r0, [pc, #4]	; (8012060 <__tz_lock+0x8>)
 801205a:	f003 b957 	b.w	801530c <__retarget_lock_acquire>
 801205e:	bf00      	nop
 8012060:	2000392b 	.word	0x2000392b

08012064 <__tz_unlock>:
 8012064:	4801      	ldr	r0, [pc, #4]	; (801206c <__tz_unlock+0x8>)
 8012066:	f003 b953 	b.w	8015310 <__retarget_lock_release>
 801206a:	bf00      	nop
 801206c:	2000392b 	.word	0x2000392b

08012070 <_tzset_unlocked>:
 8012070:	4b01      	ldr	r3, [pc, #4]	; (8012078 <_tzset_unlocked+0x8>)
 8012072:	6818      	ldr	r0, [r3, #0]
 8012074:	f000 b802 	b.w	801207c <_tzset_unlocked_r>
 8012078:	20000014 	.word	0x20000014

0801207c <_tzset_unlocked_r>:
 801207c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012080:	b08d      	sub	sp, #52	; 0x34
 8012082:	4607      	mov	r7, r0
 8012084:	f003 f872 	bl	801516c <__gettzinfo>
 8012088:	49b1      	ldr	r1, [pc, #708]	; (8012350 <_tzset_unlocked_r+0x2d4>)
 801208a:	4eb2      	ldr	r6, [pc, #712]	; (8012354 <_tzset_unlocked_r+0x2d8>)
 801208c:	4605      	mov	r5, r0
 801208e:	4638      	mov	r0, r7
 8012090:	f003 f852 	bl	8015138 <_getenv_r>
 8012094:	4604      	mov	r4, r0
 8012096:	b970      	cbnz	r0, 80120b6 <_tzset_unlocked_r+0x3a>
 8012098:	4baf      	ldr	r3, [pc, #700]	; (8012358 <_tzset_unlocked_r+0x2dc>)
 801209a:	4ab0      	ldr	r2, [pc, #704]	; (801235c <_tzset_unlocked_r+0x2e0>)
 801209c:	6018      	str	r0, [r3, #0]
 801209e:	4bb0      	ldr	r3, [pc, #704]	; (8012360 <_tzset_unlocked_r+0x2e4>)
 80120a0:	6018      	str	r0, [r3, #0]
 80120a2:	4bb0      	ldr	r3, [pc, #704]	; (8012364 <_tzset_unlocked_r+0x2e8>)
 80120a4:	6830      	ldr	r0, [r6, #0]
 80120a6:	601a      	str	r2, [r3, #0]
 80120a8:	605a      	str	r2, [r3, #4]
 80120aa:	f7fd f9fb 	bl	800f4a4 <free>
 80120ae:	6034      	str	r4, [r6, #0]
 80120b0:	b00d      	add	sp, #52	; 0x34
 80120b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120b6:	6831      	ldr	r1, [r6, #0]
 80120b8:	2900      	cmp	r1, #0
 80120ba:	d160      	bne.n	801217e <_tzset_unlocked_r+0x102>
 80120bc:	6830      	ldr	r0, [r6, #0]
 80120be:	f7fd f9f1 	bl	800f4a4 <free>
 80120c2:	4620      	mov	r0, r4
 80120c4:	f7ee f88e 	bl	80001e4 <strlen>
 80120c8:	1c41      	adds	r1, r0, #1
 80120ca:	4638      	mov	r0, r7
 80120cc:	f7fd f9f2 	bl	800f4b4 <_malloc_r>
 80120d0:	6030      	str	r0, [r6, #0]
 80120d2:	2800      	cmp	r0, #0
 80120d4:	d158      	bne.n	8012188 <_tzset_unlocked_r+0x10c>
 80120d6:	7823      	ldrb	r3, [r4, #0]
 80120d8:	4aa3      	ldr	r2, [pc, #652]	; (8012368 <_tzset_unlocked_r+0x2ec>)
 80120da:	49a4      	ldr	r1, [pc, #656]	; (801236c <_tzset_unlocked_r+0x2f0>)
 80120dc:	2b3a      	cmp	r3, #58	; 0x3a
 80120de:	bf08      	it	eq
 80120e0:	3401      	addeq	r4, #1
 80120e2:	ae0a      	add	r6, sp, #40	; 0x28
 80120e4:	4633      	mov	r3, r6
 80120e6:	4620      	mov	r0, r4
 80120e8:	f003 ff14 	bl	8015f14 <siscanf>
 80120ec:	2800      	cmp	r0, #0
 80120ee:	dddf      	ble.n	80120b0 <_tzset_unlocked_r+0x34>
 80120f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80120f2:	18e7      	adds	r7, r4, r3
 80120f4:	5ce3      	ldrb	r3, [r4, r3]
 80120f6:	2b2d      	cmp	r3, #45	; 0x2d
 80120f8:	d14a      	bne.n	8012190 <_tzset_unlocked_r+0x114>
 80120fa:	3701      	adds	r7, #1
 80120fc:	f04f 34ff 	mov.w	r4, #4294967295
 8012100:	f10d 0a20 	add.w	sl, sp, #32
 8012104:	f10d 0b1e 	add.w	fp, sp, #30
 8012108:	f04f 0800 	mov.w	r8, #0
 801210c:	9603      	str	r6, [sp, #12]
 801210e:	f8cd a008 	str.w	sl, [sp, #8]
 8012112:	9601      	str	r6, [sp, #4]
 8012114:	f8cd b000 	str.w	fp, [sp]
 8012118:	4633      	mov	r3, r6
 801211a:	aa07      	add	r2, sp, #28
 801211c:	4994      	ldr	r1, [pc, #592]	; (8012370 <_tzset_unlocked_r+0x2f4>)
 801211e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8012122:	4638      	mov	r0, r7
 8012124:	f8ad 8020 	strh.w	r8, [sp, #32]
 8012128:	f003 fef4 	bl	8015f14 <siscanf>
 801212c:	4540      	cmp	r0, r8
 801212e:	ddbf      	ble.n	80120b0 <_tzset_unlocked_r+0x34>
 8012130:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8012134:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8012138:	f8df 9240 	ldr.w	r9, [pc, #576]	; 801237c <_tzset_unlocked_r+0x300>
 801213c:	213c      	movs	r1, #60	; 0x3c
 801213e:	fb01 2203 	mla	r2, r1, r3, r2
 8012142:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8012146:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801214a:	fb01 2303 	mla	r3, r1, r3, r2
 801214e:	435c      	muls	r4, r3
 8012150:	622c      	str	r4, [r5, #32]
 8012152:	4c84      	ldr	r4, [pc, #528]	; (8012364 <_tzset_unlocked_r+0x2e8>)
 8012154:	4b84      	ldr	r3, [pc, #528]	; (8012368 <_tzset_unlocked_r+0x2ec>)
 8012156:	6023      	str	r3, [r4, #0]
 8012158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801215a:	4984      	ldr	r1, [pc, #528]	; (801236c <_tzset_unlocked_r+0x2f0>)
 801215c:	441f      	add	r7, r3
 801215e:	464a      	mov	r2, r9
 8012160:	4633      	mov	r3, r6
 8012162:	4638      	mov	r0, r7
 8012164:	f003 fed6 	bl	8015f14 <siscanf>
 8012168:	4540      	cmp	r0, r8
 801216a:	dc16      	bgt.n	801219a <_tzset_unlocked_r+0x11e>
 801216c:	6823      	ldr	r3, [r4, #0]
 801216e:	6063      	str	r3, [r4, #4]
 8012170:	4b79      	ldr	r3, [pc, #484]	; (8012358 <_tzset_unlocked_r+0x2dc>)
 8012172:	6a2a      	ldr	r2, [r5, #32]
 8012174:	601a      	str	r2, [r3, #0]
 8012176:	4b7a      	ldr	r3, [pc, #488]	; (8012360 <_tzset_unlocked_r+0x2e4>)
 8012178:	f8c3 8000 	str.w	r8, [r3]
 801217c:	e798      	b.n	80120b0 <_tzset_unlocked_r+0x34>
 801217e:	f7ee f827 	bl	80001d0 <strcmp>
 8012182:	2800      	cmp	r0, #0
 8012184:	d094      	beq.n	80120b0 <_tzset_unlocked_r+0x34>
 8012186:	e799      	b.n	80120bc <_tzset_unlocked_r+0x40>
 8012188:	4621      	mov	r1, r4
 801218a:	f003 ff32 	bl	8015ff2 <strcpy>
 801218e:	e7a2      	b.n	80120d6 <_tzset_unlocked_r+0x5a>
 8012190:	2b2b      	cmp	r3, #43	; 0x2b
 8012192:	bf08      	it	eq
 8012194:	3701      	addeq	r7, #1
 8012196:	2401      	movs	r4, #1
 8012198:	e7b2      	b.n	8012100 <_tzset_unlocked_r+0x84>
 801219a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801219c:	f8c4 9004 	str.w	r9, [r4, #4]
 80121a0:	18fc      	adds	r4, r7, r3
 80121a2:	5cfb      	ldrb	r3, [r7, r3]
 80121a4:	2b2d      	cmp	r3, #45	; 0x2d
 80121a6:	f040 8092 	bne.w	80122ce <_tzset_unlocked_r+0x252>
 80121aa:	3401      	adds	r4, #1
 80121ac:	f04f 37ff 	mov.w	r7, #4294967295
 80121b0:	2300      	movs	r3, #0
 80121b2:	f8ad 301c 	strh.w	r3, [sp, #28]
 80121b6:	f8ad 301e 	strh.w	r3, [sp, #30]
 80121ba:	f8ad 3020 	strh.w	r3, [sp, #32]
 80121be:	930a      	str	r3, [sp, #40]	; 0x28
 80121c0:	9603      	str	r6, [sp, #12]
 80121c2:	f8cd a008 	str.w	sl, [sp, #8]
 80121c6:	9601      	str	r6, [sp, #4]
 80121c8:	f8cd b000 	str.w	fp, [sp]
 80121cc:	4633      	mov	r3, r6
 80121ce:	aa07      	add	r2, sp, #28
 80121d0:	4967      	ldr	r1, [pc, #412]	; (8012370 <_tzset_unlocked_r+0x2f4>)
 80121d2:	4620      	mov	r0, r4
 80121d4:	f003 fe9e 	bl	8015f14 <siscanf>
 80121d8:	2800      	cmp	r0, #0
 80121da:	dc7d      	bgt.n	80122d8 <_tzset_unlocked_r+0x25c>
 80121dc:	6a2b      	ldr	r3, [r5, #32]
 80121de:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80121e2:	63eb      	str	r3, [r5, #60]	; 0x3c
 80121e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121e6:	462f      	mov	r7, r5
 80121e8:	441c      	add	r4, r3
 80121ea:	f04f 0900 	mov.w	r9, #0
 80121ee:	7823      	ldrb	r3, [r4, #0]
 80121f0:	2b2c      	cmp	r3, #44	; 0x2c
 80121f2:	bf08      	it	eq
 80121f4:	3401      	addeq	r4, #1
 80121f6:	f894 8000 	ldrb.w	r8, [r4]
 80121fa:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80121fe:	d17b      	bne.n	80122f8 <_tzset_unlocked_r+0x27c>
 8012200:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8012204:	9302      	str	r3, [sp, #8]
 8012206:	ab09      	add	r3, sp, #36	; 0x24
 8012208:	9300      	str	r3, [sp, #0]
 801220a:	9603      	str	r6, [sp, #12]
 801220c:	9601      	str	r6, [sp, #4]
 801220e:	4633      	mov	r3, r6
 8012210:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8012214:	4957      	ldr	r1, [pc, #348]	; (8012374 <_tzset_unlocked_r+0x2f8>)
 8012216:	4620      	mov	r0, r4
 8012218:	f003 fe7c 	bl	8015f14 <siscanf>
 801221c:	2803      	cmp	r0, #3
 801221e:	f47f af47 	bne.w	80120b0 <_tzset_unlocked_r+0x34>
 8012222:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8012226:	1e4b      	subs	r3, r1, #1
 8012228:	2b0b      	cmp	r3, #11
 801222a:	f63f af41 	bhi.w	80120b0 <_tzset_unlocked_r+0x34>
 801222e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8012232:	1e53      	subs	r3, r2, #1
 8012234:	2b04      	cmp	r3, #4
 8012236:	f63f af3b 	bhi.w	80120b0 <_tzset_unlocked_r+0x34>
 801223a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801223e:	2b06      	cmp	r3, #6
 8012240:	f63f af36 	bhi.w	80120b0 <_tzset_unlocked_r+0x34>
 8012244:	f887 8008 	strb.w	r8, [r7, #8]
 8012248:	60f9      	str	r1, [r7, #12]
 801224a:	613a      	str	r2, [r7, #16]
 801224c:	617b      	str	r3, [r7, #20]
 801224e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012250:	eb04 0803 	add.w	r8, r4, r3
 8012254:	2302      	movs	r3, #2
 8012256:	f8ad 301c 	strh.w	r3, [sp, #28]
 801225a:	2300      	movs	r3, #0
 801225c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8012260:	f8ad 3020 	strh.w	r3, [sp, #32]
 8012264:	930a      	str	r3, [sp, #40]	; 0x28
 8012266:	f898 3000 	ldrb.w	r3, [r8]
 801226a:	2b2f      	cmp	r3, #47	; 0x2f
 801226c:	d10b      	bne.n	8012286 <_tzset_unlocked_r+0x20a>
 801226e:	9603      	str	r6, [sp, #12]
 8012270:	f8cd a008 	str.w	sl, [sp, #8]
 8012274:	9601      	str	r6, [sp, #4]
 8012276:	f8cd b000 	str.w	fp, [sp]
 801227a:	4633      	mov	r3, r6
 801227c:	aa07      	add	r2, sp, #28
 801227e:	493e      	ldr	r1, [pc, #248]	; (8012378 <_tzset_unlocked_r+0x2fc>)
 8012280:	4640      	mov	r0, r8
 8012282:	f003 fe47 	bl	8015f14 <siscanf>
 8012286:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801228a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801228e:	213c      	movs	r1, #60	; 0x3c
 8012290:	fb01 2203 	mla	r2, r1, r3, r2
 8012294:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8012298:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801229c:	fb01 2303 	mla	r3, r1, r3, r2
 80122a0:	61bb      	str	r3, [r7, #24]
 80122a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80122a4:	f109 0901 	add.w	r9, r9, #1
 80122a8:	f1b9 0f02 	cmp.w	r9, #2
 80122ac:	4444      	add	r4, r8
 80122ae:	f107 071c 	add.w	r7, r7, #28
 80122b2:	d19c      	bne.n	80121ee <_tzset_unlocked_r+0x172>
 80122b4:	6868      	ldr	r0, [r5, #4]
 80122b6:	f7ff fe27 	bl	8011f08 <__tzcalc_limits>
 80122ba:	4b27      	ldr	r3, [pc, #156]	; (8012358 <_tzset_unlocked_r+0x2dc>)
 80122bc:	6a2a      	ldr	r2, [r5, #32]
 80122be:	601a      	str	r2, [r3, #0]
 80122c0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80122c2:	1a9b      	subs	r3, r3, r2
 80122c4:	4a26      	ldr	r2, [pc, #152]	; (8012360 <_tzset_unlocked_r+0x2e4>)
 80122c6:	bf18      	it	ne
 80122c8:	2301      	movne	r3, #1
 80122ca:	6013      	str	r3, [r2, #0]
 80122cc:	e6f0      	b.n	80120b0 <_tzset_unlocked_r+0x34>
 80122ce:	2b2b      	cmp	r3, #43	; 0x2b
 80122d0:	bf08      	it	eq
 80122d2:	3401      	addeq	r4, #1
 80122d4:	2701      	movs	r7, #1
 80122d6:	e76b      	b.n	80121b0 <_tzset_unlocked_r+0x134>
 80122d8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80122dc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80122e0:	213c      	movs	r1, #60	; 0x3c
 80122e2:	fb01 2203 	mla	r2, r1, r3, r2
 80122e6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80122ea:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80122ee:	fb01 2303 	mla	r3, r1, r3, r2
 80122f2:	435f      	muls	r7, r3
 80122f4:	63ef      	str	r7, [r5, #60]	; 0x3c
 80122f6:	e775      	b.n	80121e4 <_tzset_unlocked_r+0x168>
 80122f8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80122fc:	bf06      	itte	eq
 80122fe:	3401      	addeq	r4, #1
 8012300:	4643      	moveq	r3, r8
 8012302:	2344      	movne	r3, #68	; 0x44
 8012304:	220a      	movs	r2, #10
 8012306:	a90b      	add	r1, sp, #44	; 0x2c
 8012308:	4620      	mov	r0, r4
 801230a:	9305      	str	r3, [sp, #20]
 801230c:	f003 ff1a 	bl	8016144 <strtoul>
 8012310:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8012314:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8012318:	4544      	cmp	r4, r8
 801231a:	9b05      	ldr	r3, [sp, #20]
 801231c:	d114      	bne.n	8012348 <_tzset_unlocked_r+0x2cc>
 801231e:	234d      	movs	r3, #77	; 0x4d
 8012320:	f1b9 0f00 	cmp.w	r9, #0
 8012324:	d107      	bne.n	8012336 <_tzset_unlocked_r+0x2ba>
 8012326:	722b      	strb	r3, [r5, #8]
 8012328:	2303      	movs	r3, #3
 801232a:	60eb      	str	r3, [r5, #12]
 801232c:	2302      	movs	r3, #2
 801232e:	612b      	str	r3, [r5, #16]
 8012330:	f8c5 9014 	str.w	r9, [r5, #20]
 8012334:	e78e      	b.n	8012254 <_tzset_unlocked_r+0x1d8>
 8012336:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 801233a:	230b      	movs	r3, #11
 801233c:	62ab      	str	r3, [r5, #40]	; 0x28
 801233e:	2301      	movs	r3, #1
 8012340:	62eb      	str	r3, [r5, #44]	; 0x2c
 8012342:	2300      	movs	r3, #0
 8012344:	632b      	str	r3, [r5, #48]	; 0x30
 8012346:	e785      	b.n	8012254 <_tzset_unlocked_r+0x1d8>
 8012348:	b280      	uxth	r0, r0
 801234a:	723b      	strb	r3, [r7, #8]
 801234c:	6178      	str	r0, [r7, #20]
 801234e:	e781      	b.n	8012254 <_tzset_unlocked_r+0x1d8>
 8012350:	08017bec 	.word	0x08017bec
 8012354:	20000978 	.word	0x20000978
 8012358:	20000980 	.word	0x20000980
 801235c:	08017bef 	.word	0x08017bef
 8012360:	2000097c 	.word	0x2000097c
 8012364:	20000518 	.word	0x20000518
 8012368:	2000096b 	.word	0x2000096b
 801236c:	08017bf3 	.word	0x08017bf3
 8012370:	08017c16 	.word	0x08017c16
 8012374:	08017c02 	.word	0x08017c02
 8012378:	08017c15 	.word	0x08017c15
 801237c:	20000960 	.word	0x20000960

08012380 <_vfprintf_r>:
 8012380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012384:	b0bf      	sub	sp, #252	; 0xfc
 8012386:	460d      	mov	r5, r1
 8012388:	4616      	mov	r6, r2
 801238a:	461c      	mov	r4, r3
 801238c:	461f      	mov	r7, r3
 801238e:	4681      	mov	r9, r0
 8012390:	f002 ffac 	bl	80152ec <_localeconv_r>
 8012394:	6803      	ldr	r3, [r0, #0]
 8012396:	9311      	str	r3, [sp, #68]	; 0x44
 8012398:	4618      	mov	r0, r3
 801239a:	f7ed ff23 	bl	80001e4 <strlen>
 801239e:	900b      	str	r0, [sp, #44]	; 0x2c
 80123a0:	f1b9 0f00 	cmp.w	r9, #0
 80123a4:	d005      	beq.n	80123b2 <_vfprintf_r+0x32>
 80123a6:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80123aa:	b913      	cbnz	r3, 80123b2 <_vfprintf_r+0x32>
 80123ac:	4648      	mov	r0, r9
 80123ae:	f002 f867 	bl	8014480 <__sinit>
 80123b2:	4b90      	ldr	r3, [pc, #576]	; (80125f4 <_vfprintf_r+0x274>)
 80123b4:	429d      	cmp	r5, r3
 80123b6:	d12c      	bne.n	8012412 <_vfprintf_r+0x92>
 80123b8:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80123bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80123be:	07d8      	lsls	r0, r3, #31
 80123c0:	d405      	bmi.n	80123ce <_vfprintf_r+0x4e>
 80123c2:	89ab      	ldrh	r3, [r5, #12]
 80123c4:	0599      	lsls	r1, r3, #22
 80123c6:	d402      	bmi.n	80123ce <_vfprintf_r+0x4e>
 80123c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80123ca:	f002 ffa0 	bl	801530e <__retarget_lock_acquire_recursive>
 80123ce:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80123d2:	049a      	lsls	r2, r3, #18
 80123d4:	d406      	bmi.n	80123e4 <_vfprintf_r+0x64>
 80123d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80123da:	81ab      	strh	r3, [r5, #12]
 80123dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80123de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80123e2:	666b      	str	r3, [r5, #100]	; 0x64
 80123e4:	89ab      	ldrh	r3, [r5, #12]
 80123e6:	071b      	lsls	r3, r3, #28
 80123e8:	d501      	bpl.n	80123ee <_vfprintf_r+0x6e>
 80123ea:	692b      	ldr	r3, [r5, #16]
 80123ec:	b9eb      	cbnz	r3, 801242a <_vfprintf_r+0xaa>
 80123ee:	4629      	mov	r1, r5
 80123f0:	4648      	mov	r0, r9
 80123f2:	f001 f83d 	bl	8013470 <__swsetup_r>
 80123f6:	b1c0      	cbz	r0, 801242a <_vfprintf_r+0xaa>
 80123f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80123fa:	07d8      	lsls	r0, r3, #31
 80123fc:	d405      	bmi.n	801240a <_vfprintf_r+0x8a>
 80123fe:	89ab      	ldrh	r3, [r5, #12]
 8012400:	0599      	lsls	r1, r3, #22
 8012402:	d402      	bmi.n	801240a <_vfprintf_r+0x8a>
 8012404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012406:	f002 ff84 	bl	8015312 <__retarget_lock_release_recursive>
 801240a:	f04f 33ff 	mov.w	r3, #4294967295
 801240e:	930c      	str	r3, [sp, #48]	; 0x30
 8012410:	e023      	b.n	801245a <_vfprintf_r+0xda>
 8012412:	4b79      	ldr	r3, [pc, #484]	; (80125f8 <_vfprintf_r+0x278>)
 8012414:	429d      	cmp	r5, r3
 8012416:	d102      	bne.n	801241e <_vfprintf_r+0x9e>
 8012418:	f8d9 5008 	ldr.w	r5, [r9, #8]
 801241c:	e7ce      	b.n	80123bc <_vfprintf_r+0x3c>
 801241e:	4b77      	ldr	r3, [pc, #476]	; (80125fc <_vfprintf_r+0x27c>)
 8012420:	429d      	cmp	r5, r3
 8012422:	bf08      	it	eq
 8012424:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8012428:	e7c8      	b.n	80123bc <_vfprintf_r+0x3c>
 801242a:	89ab      	ldrh	r3, [r5, #12]
 801242c:	f003 021a 	and.w	r2, r3, #26
 8012430:	2a0a      	cmp	r2, #10
 8012432:	d116      	bne.n	8012462 <_vfprintf_r+0xe2>
 8012434:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8012438:	2a00      	cmp	r2, #0
 801243a:	db12      	blt.n	8012462 <_vfprintf_r+0xe2>
 801243c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 801243e:	07d2      	lsls	r2, r2, #31
 8012440:	d404      	bmi.n	801244c <_vfprintf_r+0xcc>
 8012442:	059f      	lsls	r7, r3, #22
 8012444:	d402      	bmi.n	801244c <_vfprintf_r+0xcc>
 8012446:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012448:	f002 ff63 	bl	8015312 <__retarget_lock_release_recursive>
 801244c:	4623      	mov	r3, r4
 801244e:	4632      	mov	r2, r6
 8012450:	4629      	mov	r1, r5
 8012452:	4648      	mov	r0, r9
 8012454:	f000 ffcc 	bl	80133f0 <__sbprintf>
 8012458:	900c      	str	r0, [sp, #48]	; 0x30
 801245a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801245c:	b03f      	add	sp, #252	; 0xfc
 801245e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012462:	2300      	movs	r3, #0
 8012464:	ac2e      	add	r4, sp, #184	; 0xb8
 8012466:	9421      	str	r4, [sp, #132]	; 0x84
 8012468:	9323      	str	r3, [sp, #140]	; 0x8c
 801246a:	9322      	str	r3, [sp, #136]	; 0x88
 801246c:	9609      	str	r6, [sp, #36]	; 0x24
 801246e:	9307      	str	r3, [sp, #28]
 8012470:	930e      	str	r3, [sp, #56]	; 0x38
 8012472:	930f      	str	r3, [sp, #60]	; 0x3c
 8012474:	9315      	str	r3, [sp, #84]	; 0x54
 8012476:	9314      	str	r3, [sp, #80]	; 0x50
 8012478:	930c      	str	r3, [sp, #48]	; 0x30
 801247a:	9312      	str	r3, [sp, #72]	; 0x48
 801247c:	9313      	str	r3, [sp, #76]	; 0x4c
 801247e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012480:	4633      	mov	r3, r6
 8012482:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012486:	b112      	cbz	r2, 801248e <_vfprintf_r+0x10e>
 8012488:	2a25      	cmp	r2, #37	; 0x25
 801248a:	f040 8084 	bne.w	8012596 <_vfprintf_r+0x216>
 801248e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012490:	ebb6 0803 	subs.w	r8, r6, r3
 8012494:	d00d      	beq.n	80124b2 <_vfprintf_r+0x132>
 8012496:	e884 0108 	stmia.w	r4, {r3, r8}
 801249a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801249c:	4443      	add	r3, r8
 801249e:	9323      	str	r3, [sp, #140]	; 0x8c
 80124a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80124a2:	3301      	adds	r3, #1
 80124a4:	2b07      	cmp	r3, #7
 80124a6:	9322      	str	r3, [sp, #136]	; 0x88
 80124a8:	dc77      	bgt.n	801259a <_vfprintf_r+0x21a>
 80124aa:	3408      	adds	r4, #8
 80124ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80124ae:	4443      	add	r3, r8
 80124b0:	930c      	str	r3, [sp, #48]	; 0x30
 80124b2:	7833      	ldrb	r3, [r6, #0]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	f000 8741 	beq.w	801333c <_vfprintf_r+0xfbc>
 80124ba:	2300      	movs	r3, #0
 80124bc:	3601      	adds	r6, #1
 80124be:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80124c2:	461a      	mov	r2, r3
 80124c4:	f04f 3bff 	mov.w	fp, #4294967295
 80124c8:	930d      	str	r3, [sp, #52]	; 0x34
 80124ca:	469a      	mov	sl, r3
 80124cc:	200a      	movs	r0, #10
 80124ce:	1c71      	adds	r1, r6, #1
 80124d0:	9109      	str	r1, [sp, #36]	; 0x24
 80124d2:	7831      	ldrb	r1, [r6, #0]
 80124d4:	9106      	str	r1, [sp, #24]
 80124d6:	9906      	ldr	r1, [sp, #24]
 80124d8:	3920      	subs	r1, #32
 80124da:	2958      	cmp	r1, #88	; 0x58
 80124dc:	f200 8426 	bhi.w	8012d2c <_vfprintf_r+0x9ac>
 80124e0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80124e4:	042400b0 	.word	0x042400b0
 80124e8:	00b50424 	.word	0x00b50424
 80124ec:	04240424 	.word	0x04240424
 80124f0:	04240424 	.word	0x04240424
 80124f4:	04240424 	.word	0x04240424
 80124f8:	006500b8 	.word	0x006500b8
 80124fc:	00c10424 	.word	0x00c10424
 8012500:	042400c4 	.word	0x042400c4
 8012504:	00e400e1 	.word	0x00e400e1
 8012508:	00e400e4 	.word	0x00e400e4
 801250c:	00e400e4 	.word	0x00e400e4
 8012510:	00e400e4 	.word	0x00e400e4
 8012514:	00e400e4 	.word	0x00e400e4
 8012518:	04240424 	.word	0x04240424
 801251c:	04240424 	.word	0x04240424
 8012520:	04240424 	.word	0x04240424
 8012524:	04240424 	.word	0x04240424
 8012528:	04240424 	.word	0x04240424
 801252c:	012e0118 	.word	0x012e0118
 8012530:	012e0424 	.word	0x012e0424
 8012534:	04240424 	.word	0x04240424
 8012538:	04240424 	.word	0x04240424
 801253c:	042400f7 	.word	0x042400f7
 8012540:	034b0424 	.word	0x034b0424
 8012544:	04240424 	.word	0x04240424
 8012548:	04240424 	.word	0x04240424
 801254c:	03b20424 	.word	0x03b20424
 8012550:	04240424 	.word	0x04240424
 8012554:	0424008e 	.word	0x0424008e
 8012558:	04240424 	.word	0x04240424
 801255c:	04240424 	.word	0x04240424
 8012560:	04240424 	.word	0x04240424
 8012564:	04240424 	.word	0x04240424
 8012568:	010a0424 	.word	0x010a0424
 801256c:	012e006b 	.word	0x012e006b
 8012570:	012e012e 	.word	0x012e012e
 8012574:	006b00fa 	.word	0x006b00fa
 8012578:	04240424 	.word	0x04240424
 801257c:	042400fd 	.word	0x042400fd
 8012580:	034d032b 	.word	0x034d032b
 8012584:	01040381 	.word	0x01040381
 8012588:	03920424 	.word	0x03920424
 801258c:	03b40424 	.word	0x03b40424
 8012590:	04240424 	.word	0x04240424
 8012594:	03ce      	.short	0x03ce
 8012596:	461e      	mov	r6, r3
 8012598:	e772      	b.n	8012480 <_vfprintf_r+0x100>
 801259a:	aa21      	add	r2, sp, #132	; 0x84
 801259c:	4629      	mov	r1, r5
 801259e:	4648      	mov	r0, r9
 80125a0:	f004 fabb 	bl	8016b1a <__sprint_r>
 80125a4:	2800      	cmp	r0, #0
 80125a6:	f040 86a5 	bne.w	80132f4 <_vfprintf_r+0xf74>
 80125aa:	ac2e      	add	r4, sp, #184	; 0xb8
 80125ac:	e77e      	b.n	80124ac <_vfprintf_r+0x12c>
 80125ae:	2301      	movs	r3, #1
 80125b0:	222b      	movs	r2, #43	; 0x2b
 80125b2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80125b4:	e78b      	b.n	80124ce <_vfprintf_r+0x14e>
 80125b6:	460f      	mov	r7, r1
 80125b8:	e7fb      	b.n	80125b2 <_vfprintf_r+0x232>
 80125ba:	b10b      	cbz	r3, 80125c0 <_vfprintf_r+0x240>
 80125bc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80125c0:	f01a 0f20 	tst.w	sl, #32
 80125c4:	f000 80ac 	beq.w	8012720 <_vfprintf_r+0x3a0>
 80125c8:	3707      	adds	r7, #7
 80125ca:	f027 0707 	bic.w	r7, r7, #7
 80125ce:	f107 0308 	add.w	r3, r7, #8
 80125d2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80125d6:	9308      	str	r3, [sp, #32]
 80125d8:	2e00      	cmp	r6, #0
 80125da:	f177 0300 	sbcs.w	r3, r7, #0
 80125de:	da06      	bge.n	80125ee <_vfprintf_r+0x26e>
 80125e0:	4276      	negs	r6, r6
 80125e2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80125e6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80125ea:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80125ee:	2301      	movs	r3, #1
 80125f0:	e2d4      	b.n	8012b9c <_vfprintf_r+0x81c>
 80125f2:	bf00      	nop
 80125f4:	08017c78 	.word	0x08017c78
 80125f8:	08017c98 	.word	0x08017c98
 80125fc:	08017c58 	.word	0x08017c58
 8012600:	b10b      	cbz	r3, 8012606 <_vfprintf_r+0x286>
 8012602:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012606:	4ba3      	ldr	r3, [pc, #652]	; (8012894 <_vfprintf_r+0x514>)
 8012608:	9315      	str	r3, [sp, #84]	; 0x54
 801260a:	f01a 0f20 	tst.w	sl, #32
 801260e:	f000 833c 	beq.w	8012c8a <_vfprintf_r+0x90a>
 8012612:	3707      	adds	r7, #7
 8012614:	f027 0707 	bic.w	r7, r7, #7
 8012618:	f107 0308 	add.w	r3, r7, #8
 801261c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012620:	9308      	str	r3, [sp, #32]
 8012622:	f01a 0f01 	tst.w	sl, #1
 8012626:	d00b      	beq.n	8012640 <_vfprintf_r+0x2c0>
 8012628:	ea56 0307 	orrs.w	r3, r6, r7
 801262c:	d008      	beq.n	8012640 <_vfprintf_r+0x2c0>
 801262e:	2330      	movs	r3, #48	; 0x30
 8012630:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012634:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012638:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 801263c:	f04a 0a02 	orr.w	sl, sl, #2
 8012640:	2302      	movs	r3, #2
 8012642:	e2a8      	b.n	8012b96 <_vfprintf_r+0x816>
 8012644:	2a00      	cmp	r2, #0
 8012646:	d1b4      	bne.n	80125b2 <_vfprintf_r+0x232>
 8012648:	2301      	movs	r3, #1
 801264a:	2220      	movs	r2, #32
 801264c:	e7b1      	b.n	80125b2 <_vfprintf_r+0x232>
 801264e:	f04a 0a01 	orr.w	sl, sl, #1
 8012652:	e7ae      	b.n	80125b2 <_vfprintf_r+0x232>
 8012654:	683e      	ldr	r6, [r7, #0]
 8012656:	960d      	str	r6, [sp, #52]	; 0x34
 8012658:	2e00      	cmp	r6, #0
 801265a:	f107 0104 	add.w	r1, r7, #4
 801265e:	daaa      	bge.n	80125b6 <_vfprintf_r+0x236>
 8012660:	4276      	negs	r6, r6
 8012662:	960d      	str	r6, [sp, #52]	; 0x34
 8012664:	460f      	mov	r7, r1
 8012666:	f04a 0a04 	orr.w	sl, sl, #4
 801266a:	e7a2      	b.n	80125b2 <_vfprintf_r+0x232>
 801266c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801266e:	1c4e      	adds	r6, r1, #1
 8012670:	7809      	ldrb	r1, [r1, #0]
 8012672:	9106      	str	r1, [sp, #24]
 8012674:	292a      	cmp	r1, #42	; 0x2a
 8012676:	d010      	beq.n	801269a <_vfprintf_r+0x31a>
 8012678:	f04f 0b00 	mov.w	fp, #0
 801267c:	9609      	str	r6, [sp, #36]	; 0x24
 801267e:	9906      	ldr	r1, [sp, #24]
 8012680:	3930      	subs	r1, #48	; 0x30
 8012682:	2909      	cmp	r1, #9
 8012684:	f63f af27 	bhi.w	80124d6 <_vfprintf_r+0x156>
 8012688:	fb00 1b0b 	mla	fp, r0, fp, r1
 801268c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801268e:	460e      	mov	r6, r1
 8012690:	f816 1b01 	ldrb.w	r1, [r6], #1
 8012694:	9106      	str	r1, [sp, #24]
 8012696:	9609      	str	r6, [sp, #36]	; 0x24
 8012698:	e7f1      	b.n	801267e <_vfprintf_r+0x2fe>
 801269a:	6839      	ldr	r1, [r7, #0]
 801269c:	9609      	str	r6, [sp, #36]	; 0x24
 801269e:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80126a2:	3704      	adds	r7, #4
 80126a4:	e785      	b.n	80125b2 <_vfprintf_r+0x232>
 80126a6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80126aa:	e782      	b.n	80125b2 <_vfprintf_r+0x232>
 80126ac:	2100      	movs	r1, #0
 80126ae:	910d      	str	r1, [sp, #52]	; 0x34
 80126b0:	9906      	ldr	r1, [sp, #24]
 80126b2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80126b4:	3930      	subs	r1, #48	; 0x30
 80126b6:	fb00 1106 	mla	r1, r0, r6, r1
 80126ba:	910d      	str	r1, [sp, #52]	; 0x34
 80126bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80126be:	460e      	mov	r6, r1
 80126c0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80126c4:	9106      	str	r1, [sp, #24]
 80126c6:	9906      	ldr	r1, [sp, #24]
 80126c8:	9609      	str	r6, [sp, #36]	; 0x24
 80126ca:	3930      	subs	r1, #48	; 0x30
 80126cc:	2909      	cmp	r1, #9
 80126ce:	d9ef      	bls.n	80126b0 <_vfprintf_r+0x330>
 80126d0:	e701      	b.n	80124d6 <_vfprintf_r+0x156>
 80126d2:	f04a 0a08 	orr.w	sl, sl, #8
 80126d6:	e76c      	b.n	80125b2 <_vfprintf_r+0x232>
 80126d8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80126dc:	e769      	b.n	80125b2 <_vfprintf_r+0x232>
 80126de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80126e0:	7809      	ldrb	r1, [r1, #0]
 80126e2:	296c      	cmp	r1, #108	; 0x6c
 80126e4:	d105      	bne.n	80126f2 <_vfprintf_r+0x372>
 80126e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80126e8:	3101      	adds	r1, #1
 80126ea:	9109      	str	r1, [sp, #36]	; 0x24
 80126ec:	f04a 0a20 	orr.w	sl, sl, #32
 80126f0:	e75f      	b.n	80125b2 <_vfprintf_r+0x232>
 80126f2:	f04a 0a10 	orr.w	sl, sl, #16
 80126f6:	e75c      	b.n	80125b2 <_vfprintf_r+0x232>
 80126f8:	1d3b      	adds	r3, r7, #4
 80126fa:	9308      	str	r3, [sp, #32]
 80126fc:	2600      	movs	r6, #0
 80126fe:	683b      	ldr	r3, [r7, #0]
 8012700:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012704:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012708:	f04f 0b01 	mov.w	fp, #1
 801270c:	960a      	str	r6, [sp, #40]	; 0x28
 801270e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8012712:	e11f      	b.n	8012954 <_vfprintf_r+0x5d4>
 8012714:	b10b      	cbz	r3, 801271a <_vfprintf_r+0x39a>
 8012716:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801271a:	f04a 0a10 	orr.w	sl, sl, #16
 801271e:	e74f      	b.n	80125c0 <_vfprintf_r+0x240>
 8012720:	f01a 0f10 	tst.w	sl, #16
 8012724:	f107 0304 	add.w	r3, r7, #4
 8012728:	d003      	beq.n	8012732 <_vfprintf_r+0x3b2>
 801272a:	683e      	ldr	r6, [r7, #0]
 801272c:	9308      	str	r3, [sp, #32]
 801272e:	17f7      	asrs	r7, r6, #31
 8012730:	e752      	b.n	80125d8 <_vfprintf_r+0x258>
 8012732:	683e      	ldr	r6, [r7, #0]
 8012734:	9308      	str	r3, [sp, #32]
 8012736:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801273a:	bf18      	it	ne
 801273c:	b236      	sxthne	r6, r6
 801273e:	e7f6      	b.n	801272e <_vfprintf_r+0x3ae>
 8012740:	b10b      	cbz	r3, 8012746 <_vfprintf_r+0x3c6>
 8012742:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012746:	3707      	adds	r7, #7
 8012748:	f027 0707 	bic.w	r7, r7, #7
 801274c:	f107 0308 	add.w	r3, r7, #8
 8012750:	9308      	str	r3, [sp, #32]
 8012752:	683b      	ldr	r3, [r7, #0]
 8012754:	930e      	str	r3, [sp, #56]	; 0x38
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	930f      	str	r3, [sp, #60]	; 0x3c
 801275a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801275c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801275e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8012762:	f04f 32ff 	mov.w	r2, #4294967295
 8012766:	4b4c      	ldr	r3, [pc, #304]	; (8012898 <_vfprintf_r+0x518>)
 8012768:	4638      	mov	r0, r7
 801276a:	4631      	mov	r1, r6
 801276c:	f7ee f9ea 	bl	8000b44 <__aeabi_dcmpun>
 8012770:	2800      	cmp	r0, #0
 8012772:	f040 85f0 	bne.w	8013356 <_vfprintf_r+0xfd6>
 8012776:	f04f 32ff 	mov.w	r2, #4294967295
 801277a:	4b47      	ldr	r3, [pc, #284]	; (8012898 <_vfprintf_r+0x518>)
 801277c:	4638      	mov	r0, r7
 801277e:	4631      	mov	r1, r6
 8012780:	f7ee f9c2 	bl	8000b08 <__aeabi_dcmple>
 8012784:	2800      	cmp	r0, #0
 8012786:	f040 85e6 	bne.w	8013356 <_vfprintf_r+0xfd6>
 801278a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801278c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801278e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012790:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012792:	f7ee f9af 	bl	8000af4 <__aeabi_dcmplt>
 8012796:	b110      	cbz	r0, 801279e <_vfprintf_r+0x41e>
 8012798:	232d      	movs	r3, #45	; 0x2d
 801279a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801279e:	4b3f      	ldr	r3, [pc, #252]	; (801289c <_vfprintf_r+0x51c>)
 80127a0:	4a3f      	ldr	r2, [pc, #252]	; (80128a0 <_vfprintf_r+0x520>)
 80127a2:	9906      	ldr	r1, [sp, #24]
 80127a4:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80127a8:	2947      	cmp	r1, #71	; 0x47
 80127aa:	bfcc      	ite	gt
 80127ac:	4690      	movgt	r8, r2
 80127ae:	4698      	movle	r8, r3
 80127b0:	f04f 0b03 	mov.w	fp, #3
 80127b4:	2600      	movs	r6, #0
 80127b6:	960a      	str	r6, [sp, #40]	; 0x28
 80127b8:	e0cc      	b.n	8012954 <_vfprintf_r+0x5d4>
 80127ba:	f1bb 3fff 	cmp.w	fp, #4294967295
 80127be:	d026      	beq.n	801280e <_vfprintf_r+0x48e>
 80127c0:	9b06      	ldr	r3, [sp, #24]
 80127c2:	f023 0320 	bic.w	r3, r3, #32
 80127c6:	2b47      	cmp	r3, #71	; 0x47
 80127c8:	d104      	bne.n	80127d4 <_vfprintf_r+0x454>
 80127ca:	f1bb 0f00 	cmp.w	fp, #0
 80127ce:	bf08      	it	eq
 80127d0:	f04f 0b01 	moveq.w	fp, #1
 80127d4:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80127d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80127da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80127dc:	1e1f      	subs	r7, r3, #0
 80127de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80127e0:	930a      	str	r3, [sp, #40]	; 0x28
 80127e2:	bfbd      	ittte	lt
 80127e4:	463b      	movlt	r3, r7
 80127e6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80127ea:	9310      	strlt	r3, [sp, #64]	; 0x40
 80127ec:	2300      	movge	r3, #0
 80127ee:	bfb8      	it	lt
 80127f0:	232d      	movlt	r3, #45	; 0x2d
 80127f2:	9316      	str	r3, [sp, #88]	; 0x58
 80127f4:	9b06      	ldr	r3, [sp, #24]
 80127f6:	bfa8      	it	ge
 80127f8:	9710      	strge	r7, [sp, #64]	; 0x40
 80127fa:	f023 0720 	bic.w	r7, r3, #32
 80127fe:	2f46      	cmp	r7, #70	; 0x46
 8012800:	d008      	beq.n	8012814 <_vfprintf_r+0x494>
 8012802:	2f45      	cmp	r7, #69	; 0x45
 8012804:	d143      	bne.n	801288e <_vfprintf_r+0x50e>
 8012806:	f10b 0601 	add.w	r6, fp, #1
 801280a:	2302      	movs	r3, #2
 801280c:	e004      	b.n	8012818 <_vfprintf_r+0x498>
 801280e:	f04f 0b06 	mov.w	fp, #6
 8012812:	e7df      	b.n	80127d4 <_vfprintf_r+0x454>
 8012814:	465e      	mov	r6, fp
 8012816:	2303      	movs	r3, #3
 8012818:	aa1f      	add	r2, sp, #124	; 0x7c
 801281a:	9204      	str	r2, [sp, #16]
 801281c:	aa1c      	add	r2, sp, #112	; 0x70
 801281e:	9203      	str	r2, [sp, #12]
 8012820:	aa1b      	add	r2, sp, #108	; 0x6c
 8012822:	9202      	str	r2, [sp, #8]
 8012824:	e88d 0048 	stmia.w	sp, {r3, r6}
 8012828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801282a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801282c:	4648      	mov	r0, r9
 801282e:	f000 ff2f 	bl	8013690 <_dtoa_r>
 8012832:	2f47      	cmp	r7, #71	; 0x47
 8012834:	4680      	mov	r8, r0
 8012836:	d103      	bne.n	8012840 <_vfprintf_r+0x4c0>
 8012838:	f01a 0f01 	tst.w	sl, #1
 801283c:	f000 8598 	beq.w	8013370 <_vfprintf_r+0xff0>
 8012840:	eb08 0306 	add.w	r3, r8, r6
 8012844:	2f46      	cmp	r7, #70	; 0x46
 8012846:	9307      	str	r3, [sp, #28]
 8012848:	d111      	bne.n	801286e <_vfprintf_r+0x4ee>
 801284a:	f898 3000 	ldrb.w	r3, [r8]
 801284e:	2b30      	cmp	r3, #48	; 0x30
 8012850:	d109      	bne.n	8012866 <_vfprintf_r+0x4e6>
 8012852:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012854:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012856:	980a      	ldr	r0, [sp, #40]	; 0x28
 8012858:	9910      	ldr	r1, [sp, #64]	; 0x40
 801285a:	f7ee f941 	bl	8000ae0 <__aeabi_dcmpeq>
 801285e:	b910      	cbnz	r0, 8012866 <_vfprintf_r+0x4e6>
 8012860:	f1c6 0601 	rsb	r6, r6, #1
 8012864:	961b      	str	r6, [sp, #108]	; 0x6c
 8012866:	9a07      	ldr	r2, [sp, #28]
 8012868:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801286a:	441a      	add	r2, r3
 801286c:	9207      	str	r2, [sp, #28]
 801286e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012870:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012872:	980a      	ldr	r0, [sp, #40]	; 0x28
 8012874:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012876:	f7ee f933 	bl	8000ae0 <__aeabi_dcmpeq>
 801287a:	b998      	cbnz	r0, 80128a4 <_vfprintf_r+0x524>
 801287c:	2230      	movs	r2, #48	; 0x30
 801287e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012880:	9907      	ldr	r1, [sp, #28]
 8012882:	4299      	cmp	r1, r3
 8012884:	d910      	bls.n	80128a8 <_vfprintf_r+0x528>
 8012886:	1c59      	adds	r1, r3, #1
 8012888:	911f      	str	r1, [sp, #124]	; 0x7c
 801288a:	701a      	strb	r2, [r3, #0]
 801288c:	e7f7      	b.n	801287e <_vfprintf_r+0x4fe>
 801288e:	465e      	mov	r6, fp
 8012890:	e7bb      	b.n	801280a <_vfprintf_r+0x48a>
 8012892:	bf00      	nop
 8012894:	08017ba8 	.word	0x08017ba8
 8012898:	7fefffff 	.word	0x7fefffff
 801289c:	08017b98 	.word	0x08017b98
 80128a0:	08017b9c 	.word	0x08017b9c
 80128a4:	9b07      	ldr	r3, [sp, #28]
 80128a6:	931f      	str	r3, [sp, #124]	; 0x7c
 80128a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80128aa:	2f47      	cmp	r7, #71	; 0x47
 80128ac:	eba3 0308 	sub.w	r3, r3, r8
 80128b0:	9307      	str	r3, [sp, #28]
 80128b2:	f040 80fb 	bne.w	8012aac <_vfprintf_r+0x72c>
 80128b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80128b8:	1cde      	adds	r6, r3, #3
 80128ba:	db02      	blt.n	80128c2 <_vfprintf_r+0x542>
 80128bc:	459b      	cmp	fp, r3
 80128be:	f280 8124 	bge.w	8012b0a <_vfprintf_r+0x78a>
 80128c2:	9b06      	ldr	r3, [sp, #24]
 80128c4:	3b02      	subs	r3, #2
 80128c6:	9306      	str	r3, [sp, #24]
 80128c8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80128ca:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80128ce:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80128d2:	1e53      	subs	r3, r2, #1
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80128d8:	bfb6      	itet	lt
 80128da:	f1c2 0301 	rsblt	r3, r2, #1
 80128de:	222b      	movge	r2, #43	; 0x2b
 80128e0:	222d      	movlt	r2, #45	; 0x2d
 80128e2:	2b09      	cmp	r3, #9
 80128e4:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80128e8:	f340 80fe 	ble.w	8012ae8 <_vfprintf_r+0x768>
 80128ec:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80128f0:	260a      	movs	r6, #10
 80128f2:	fb93 f0f6 	sdiv	r0, r3, r6
 80128f6:	fb06 3310 	mls	r3, r6, r0, r3
 80128fa:	3330      	adds	r3, #48	; 0x30
 80128fc:	2809      	cmp	r0, #9
 80128fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012902:	f102 31ff 	add.w	r1, r2, #4294967295
 8012906:	4603      	mov	r3, r0
 8012908:	f300 80e7 	bgt.w	8012ada <_vfprintf_r+0x75a>
 801290c:	3330      	adds	r3, #48	; 0x30
 801290e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8012912:	3a02      	subs	r2, #2
 8012914:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8012918:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 801291c:	4282      	cmp	r2, r0
 801291e:	4619      	mov	r1, r3
 8012920:	f0c0 80dd 	bcc.w	8012ade <_vfprintf_r+0x75e>
 8012924:	9a07      	ldr	r2, [sp, #28]
 8012926:	ab1d      	add	r3, sp, #116	; 0x74
 8012928:	1acb      	subs	r3, r1, r3
 801292a:	2a01      	cmp	r2, #1
 801292c:	9314      	str	r3, [sp, #80]	; 0x50
 801292e:	eb03 0b02 	add.w	fp, r3, r2
 8012932:	dc03      	bgt.n	801293c <_vfprintf_r+0x5bc>
 8012934:	f01a 0301 	ands.w	r3, sl, #1
 8012938:	930a      	str	r3, [sp, #40]	; 0x28
 801293a:	d003      	beq.n	8012944 <_vfprintf_r+0x5c4>
 801293c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801293e:	449b      	add	fp, r3
 8012940:	2300      	movs	r3, #0
 8012942:	930a      	str	r3, [sp, #40]	; 0x28
 8012944:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012946:	b113      	cbz	r3, 801294e <_vfprintf_r+0x5ce>
 8012948:	232d      	movs	r3, #45	; 0x2d
 801294a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801294e:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8012952:	2600      	movs	r6, #0
 8012954:	455e      	cmp	r6, fp
 8012956:	4633      	mov	r3, r6
 8012958:	bfb8      	it	lt
 801295a:	465b      	movlt	r3, fp
 801295c:	9310      	str	r3, [sp, #64]	; 0x40
 801295e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8012962:	b113      	cbz	r3, 801296a <_vfprintf_r+0x5ea>
 8012964:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012966:	3301      	adds	r3, #1
 8012968:	9310      	str	r3, [sp, #64]	; 0x40
 801296a:	f01a 0302 	ands.w	r3, sl, #2
 801296e:	9316      	str	r3, [sp, #88]	; 0x58
 8012970:	bf1e      	ittt	ne
 8012972:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8012974:	3302      	addne	r3, #2
 8012976:	9310      	strne	r3, [sp, #64]	; 0x40
 8012978:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 801297c:	9317      	str	r3, [sp, #92]	; 0x5c
 801297e:	d114      	bne.n	80129aa <_vfprintf_r+0x62a>
 8012980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012982:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012984:	1a9f      	subs	r7, r3, r2
 8012986:	2f00      	cmp	r7, #0
 8012988:	dd0f      	ble.n	80129aa <_vfprintf_r+0x62a>
 801298a:	4bac      	ldr	r3, [pc, #688]	; (8012c3c <_vfprintf_r+0x8bc>)
 801298c:	6023      	str	r3, [r4, #0]
 801298e:	2f10      	cmp	r7, #16
 8012990:	f300 81de 	bgt.w	8012d50 <_vfprintf_r+0x9d0>
 8012994:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012996:	6067      	str	r7, [r4, #4]
 8012998:	441f      	add	r7, r3
 801299a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801299c:	9723      	str	r7, [sp, #140]	; 0x8c
 801299e:	3301      	adds	r3, #1
 80129a0:	2b07      	cmp	r3, #7
 80129a2:	9322      	str	r3, [sp, #136]	; 0x88
 80129a4:	f300 81eb 	bgt.w	8012d7e <_vfprintf_r+0x9fe>
 80129a8:	3408      	adds	r4, #8
 80129aa:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80129ae:	b173      	cbz	r3, 80129ce <_vfprintf_r+0x64e>
 80129b0:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80129b4:	6023      	str	r3, [r4, #0]
 80129b6:	2301      	movs	r3, #1
 80129b8:	6063      	str	r3, [r4, #4]
 80129ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80129bc:	3301      	adds	r3, #1
 80129be:	9323      	str	r3, [sp, #140]	; 0x8c
 80129c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80129c2:	3301      	adds	r3, #1
 80129c4:	2b07      	cmp	r3, #7
 80129c6:	9322      	str	r3, [sp, #136]	; 0x88
 80129c8:	f300 81e3 	bgt.w	8012d92 <_vfprintf_r+0xa12>
 80129cc:	3408      	adds	r4, #8
 80129ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80129d0:	b16b      	cbz	r3, 80129ee <_vfprintf_r+0x66e>
 80129d2:	ab1a      	add	r3, sp, #104	; 0x68
 80129d4:	6023      	str	r3, [r4, #0]
 80129d6:	2302      	movs	r3, #2
 80129d8:	6063      	str	r3, [r4, #4]
 80129da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80129dc:	3302      	adds	r3, #2
 80129de:	9323      	str	r3, [sp, #140]	; 0x8c
 80129e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80129e2:	3301      	adds	r3, #1
 80129e4:	2b07      	cmp	r3, #7
 80129e6:	9322      	str	r3, [sp, #136]	; 0x88
 80129e8:	f300 81dd 	bgt.w	8012da6 <_vfprintf_r+0xa26>
 80129ec:	3408      	adds	r4, #8
 80129ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80129f0:	2b80      	cmp	r3, #128	; 0x80
 80129f2:	d114      	bne.n	8012a1e <_vfprintf_r+0x69e>
 80129f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80129f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80129f8:	1a9f      	subs	r7, r3, r2
 80129fa:	2f00      	cmp	r7, #0
 80129fc:	dd0f      	ble.n	8012a1e <_vfprintf_r+0x69e>
 80129fe:	4b90      	ldr	r3, [pc, #576]	; (8012c40 <_vfprintf_r+0x8c0>)
 8012a00:	6023      	str	r3, [r4, #0]
 8012a02:	2f10      	cmp	r7, #16
 8012a04:	f300 81d9 	bgt.w	8012dba <_vfprintf_r+0xa3a>
 8012a08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a0a:	6067      	str	r7, [r4, #4]
 8012a0c:	441f      	add	r7, r3
 8012a0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a10:	9723      	str	r7, [sp, #140]	; 0x8c
 8012a12:	3301      	adds	r3, #1
 8012a14:	2b07      	cmp	r3, #7
 8012a16:	9322      	str	r3, [sp, #136]	; 0x88
 8012a18:	f300 81e6 	bgt.w	8012de8 <_vfprintf_r+0xa68>
 8012a1c:	3408      	adds	r4, #8
 8012a1e:	eba6 060b 	sub.w	r6, r6, fp
 8012a22:	2e00      	cmp	r6, #0
 8012a24:	dd0f      	ble.n	8012a46 <_vfprintf_r+0x6c6>
 8012a26:	4f86      	ldr	r7, [pc, #536]	; (8012c40 <_vfprintf_r+0x8c0>)
 8012a28:	6027      	str	r7, [r4, #0]
 8012a2a:	2e10      	cmp	r6, #16
 8012a2c:	f300 81e6 	bgt.w	8012dfc <_vfprintf_r+0xa7c>
 8012a30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a32:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8012a34:	6066      	str	r6, [r4, #4]
 8012a36:	3301      	adds	r3, #1
 8012a38:	4406      	add	r6, r0
 8012a3a:	2b07      	cmp	r3, #7
 8012a3c:	9623      	str	r6, [sp, #140]	; 0x8c
 8012a3e:	9322      	str	r3, [sp, #136]	; 0x88
 8012a40:	f300 81f3 	bgt.w	8012e2a <_vfprintf_r+0xaaa>
 8012a44:	3408      	adds	r4, #8
 8012a46:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012a4a:	f040 81f8 	bne.w	8012e3e <_vfprintf_r+0xabe>
 8012a4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a50:	e884 0900 	stmia.w	r4, {r8, fp}
 8012a54:	445b      	add	r3, fp
 8012a56:	9323      	str	r3, [sp, #140]	; 0x8c
 8012a58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a5a:	3301      	adds	r3, #1
 8012a5c:	2b07      	cmp	r3, #7
 8012a5e:	9322      	str	r3, [sp, #136]	; 0x88
 8012a60:	f340 8428 	ble.w	80132b4 <_vfprintf_r+0xf34>
 8012a64:	aa21      	add	r2, sp, #132	; 0x84
 8012a66:	4629      	mov	r1, r5
 8012a68:	4648      	mov	r0, r9
 8012a6a:	f004 f856 	bl	8016b1a <__sprint_r>
 8012a6e:	2800      	cmp	r0, #0
 8012a70:	f040 8440 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012a74:	ac2e      	add	r4, sp, #184	; 0xb8
 8012a76:	f01a 0f04 	tst.w	sl, #4
 8012a7a:	f040 841e 	bne.w	80132ba <_vfprintf_r+0xf3a>
 8012a7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012a82:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012a84:	428a      	cmp	r2, r1
 8012a86:	bfac      	ite	ge
 8012a88:	189b      	addge	r3, r3, r2
 8012a8a:	185b      	addlt	r3, r3, r1
 8012a8c:	930c      	str	r3, [sp, #48]	; 0x30
 8012a8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a90:	b13b      	cbz	r3, 8012aa2 <_vfprintf_r+0x722>
 8012a92:	aa21      	add	r2, sp, #132	; 0x84
 8012a94:	4629      	mov	r1, r5
 8012a96:	4648      	mov	r0, r9
 8012a98:	f004 f83f 	bl	8016b1a <__sprint_r>
 8012a9c:	2800      	cmp	r0, #0
 8012a9e:	f040 8429 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	9322      	str	r3, [sp, #136]	; 0x88
 8012aa6:	9f08      	ldr	r7, [sp, #32]
 8012aa8:	ac2e      	add	r4, sp, #184	; 0xb8
 8012aaa:	e4e8      	b.n	801247e <_vfprintf_r+0xfe>
 8012aac:	9b06      	ldr	r3, [sp, #24]
 8012aae:	2b65      	cmp	r3, #101	; 0x65
 8012ab0:	f77f af0a 	ble.w	80128c8 <_vfprintf_r+0x548>
 8012ab4:	9b06      	ldr	r3, [sp, #24]
 8012ab6:	2b66      	cmp	r3, #102	; 0x66
 8012ab8:	d127      	bne.n	8012b0a <_vfprintf_r+0x78a>
 8012aba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	dd1b      	ble.n	8012af8 <_vfprintf_r+0x778>
 8012ac0:	f1bb 0f00 	cmp.w	fp, #0
 8012ac4:	d102      	bne.n	8012acc <_vfprintf_r+0x74c>
 8012ac6:	f01a 0f01 	tst.w	sl, #1
 8012aca:	d002      	beq.n	8012ad2 <_vfprintf_r+0x752>
 8012acc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012ace:	4413      	add	r3, r2
 8012ad0:	445b      	add	r3, fp
 8012ad2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012ad4:	920a      	str	r2, [sp, #40]	; 0x28
 8012ad6:	469b      	mov	fp, r3
 8012ad8:	e734      	b.n	8012944 <_vfprintf_r+0x5c4>
 8012ada:	460a      	mov	r2, r1
 8012adc:	e709      	b.n	80128f2 <_vfprintf_r+0x572>
 8012ade:	f812 1b01 	ldrb.w	r1, [r2], #1
 8012ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8012ae6:	e719      	b.n	801291c <_vfprintf_r+0x59c>
 8012ae8:	2230      	movs	r2, #48	; 0x30
 8012aea:	4413      	add	r3, r2
 8012aec:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8012af0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8012af4:	a91e      	add	r1, sp, #120	; 0x78
 8012af6:	e715      	b.n	8012924 <_vfprintf_r+0x5a4>
 8012af8:	f1bb 0f00 	cmp.w	fp, #0
 8012afc:	d102      	bne.n	8012b04 <_vfprintf_r+0x784>
 8012afe:	f01a 0f01 	tst.w	sl, #1
 8012b02:	d016      	beq.n	8012b32 <_vfprintf_r+0x7b2>
 8012b04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b06:	3301      	adds	r3, #1
 8012b08:	e7e2      	b.n	8012ad0 <_vfprintf_r+0x750>
 8012b0a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012b0c:	9b07      	ldr	r3, [sp, #28]
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	db07      	blt.n	8012b22 <_vfprintf_r+0x7a2>
 8012b12:	f01a 0f01 	tst.w	sl, #1
 8012b16:	d00e      	beq.n	8012b36 <_vfprintf_r+0x7b6>
 8012b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b1a:	4413      	add	r3, r2
 8012b1c:	2267      	movs	r2, #103	; 0x67
 8012b1e:	9206      	str	r2, [sp, #24]
 8012b20:	e7d7      	b.n	8012ad2 <_vfprintf_r+0x752>
 8012b22:	9b07      	ldr	r3, [sp, #28]
 8012b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012b26:	2a00      	cmp	r2, #0
 8012b28:	440b      	add	r3, r1
 8012b2a:	dcf7      	bgt.n	8012b1c <_vfprintf_r+0x79c>
 8012b2c:	f1c2 0201 	rsb	r2, r2, #1
 8012b30:	e7f3      	b.n	8012b1a <_vfprintf_r+0x79a>
 8012b32:	2301      	movs	r3, #1
 8012b34:	e7cd      	b.n	8012ad2 <_vfprintf_r+0x752>
 8012b36:	4613      	mov	r3, r2
 8012b38:	e7f0      	b.n	8012b1c <_vfprintf_r+0x79c>
 8012b3a:	b10b      	cbz	r3, 8012b40 <_vfprintf_r+0x7c0>
 8012b3c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012b40:	f01a 0f20 	tst.w	sl, #32
 8012b44:	f107 0304 	add.w	r3, r7, #4
 8012b48:	d008      	beq.n	8012b5c <_vfprintf_r+0x7dc>
 8012b4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012b4c:	683a      	ldr	r2, [r7, #0]
 8012b4e:	17cf      	asrs	r7, r1, #31
 8012b50:	4608      	mov	r0, r1
 8012b52:	4639      	mov	r1, r7
 8012b54:	e9c2 0100 	strd	r0, r1, [r2]
 8012b58:	461f      	mov	r7, r3
 8012b5a:	e490      	b.n	801247e <_vfprintf_r+0xfe>
 8012b5c:	f01a 0f10 	tst.w	sl, #16
 8012b60:	d003      	beq.n	8012b6a <_vfprintf_r+0x7ea>
 8012b62:	683a      	ldr	r2, [r7, #0]
 8012b64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012b66:	6011      	str	r1, [r2, #0]
 8012b68:	e7f6      	b.n	8012b58 <_vfprintf_r+0x7d8>
 8012b6a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012b6e:	d0f8      	beq.n	8012b62 <_vfprintf_r+0x7e2>
 8012b70:	683a      	ldr	r2, [r7, #0]
 8012b72:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8012b76:	8011      	strh	r1, [r2, #0]
 8012b78:	e7ee      	b.n	8012b58 <_vfprintf_r+0x7d8>
 8012b7a:	f04a 0a10 	orr.w	sl, sl, #16
 8012b7e:	f01a 0320 	ands.w	r3, sl, #32
 8012b82:	d022      	beq.n	8012bca <_vfprintf_r+0x84a>
 8012b84:	3707      	adds	r7, #7
 8012b86:	f027 0707 	bic.w	r7, r7, #7
 8012b8a:	f107 0308 	add.w	r3, r7, #8
 8012b8e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012b92:	9308      	str	r3, [sp, #32]
 8012b94:	2300      	movs	r3, #0
 8012b96:	2200      	movs	r2, #0
 8012b98:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012b9c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8012ba0:	f000 83eb 	beq.w	801337a <_vfprintf_r+0xffa>
 8012ba4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8012ba8:	920a      	str	r2, [sp, #40]	; 0x28
 8012baa:	ea56 0207 	orrs.w	r2, r6, r7
 8012bae:	f040 83ea 	bne.w	8013386 <_vfprintf_r+0x1006>
 8012bb2:	f1bb 0f00 	cmp.w	fp, #0
 8012bb6:	f000 80ac 	beq.w	8012d12 <_vfprintf_r+0x992>
 8012bba:	2b01      	cmp	r3, #1
 8012bbc:	d078      	beq.n	8012cb0 <_vfprintf_r+0x930>
 8012bbe:	2b02      	cmp	r3, #2
 8012bc0:	f000 8093 	beq.w	8012cea <_vfprintf_r+0x96a>
 8012bc4:	2600      	movs	r6, #0
 8012bc6:	2700      	movs	r7, #0
 8012bc8:	e3e3      	b.n	8013392 <_vfprintf_r+0x1012>
 8012bca:	1d3a      	adds	r2, r7, #4
 8012bcc:	f01a 0110 	ands.w	r1, sl, #16
 8012bd0:	9208      	str	r2, [sp, #32]
 8012bd2:	d002      	beq.n	8012bda <_vfprintf_r+0x85a>
 8012bd4:	683e      	ldr	r6, [r7, #0]
 8012bd6:	2700      	movs	r7, #0
 8012bd8:	e7dd      	b.n	8012b96 <_vfprintf_r+0x816>
 8012bda:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8012bde:	d0f9      	beq.n	8012bd4 <_vfprintf_r+0x854>
 8012be0:	883e      	ldrh	r6, [r7, #0]
 8012be2:	2700      	movs	r7, #0
 8012be4:	e7d6      	b.n	8012b94 <_vfprintf_r+0x814>
 8012be6:	1d3b      	adds	r3, r7, #4
 8012be8:	9308      	str	r3, [sp, #32]
 8012bea:	2330      	movs	r3, #48	; 0x30
 8012bec:	2278      	movs	r2, #120	; 0x78
 8012bee:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012bf2:	4b14      	ldr	r3, [pc, #80]	; (8012c44 <_vfprintf_r+0x8c4>)
 8012bf4:	683e      	ldr	r6, [r7, #0]
 8012bf6:	9315      	str	r3, [sp, #84]	; 0x54
 8012bf8:	2700      	movs	r7, #0
 8012bfa:	f04a 0a02 	orr.w	sl, sl, #2
 8012bfe:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8012c02:	2302      	movs	r3, #2
 8012c04:	9206      	str	r2, [sp, #24]
 8012c06:	e7c6      	b.n	8012b96 <_vfprintf_r+0x816>
 8012c08:	1d3b      	adds	r3, r7, #4
 8012c0a:	2600      	movs	r6, #0
 8012c0c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8012c10:	9308      	str	r3, [sp, #32]
 8012c12:	f8d7 8000 	ldr.w	r8, [r7]
 8012c16:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012c1a:	d00a      	beq.n	8012c32 <_vfprintf_r+0x8b2>
 8012c1c:	465a      	mov	r2, fp
 8012c1e:	4631      	mov	r1, r6
 8012c20:	4640      	mov	r0, r8
 8012c22:	f7ed faed 	bl	8000200 <memchr>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	f000 8090 	beq.w	8012d4c <_vfprintf_r+0x9cc>
 8012c2c:	eba0 0b08 	sub.w	fp, r0, r8
 8012c30:	e5c1      	b.n	80127b6 <_vfprintf_r+0x436>
 8012c32:	4640      	mov	r0, r8
 8012c34:	f7ed fad6 	bl	80001e4 <strlen>
 8012c38:	4683      	mov	fp, r0
 8012c3a:	e5bc      	b.n	80127b6 <_vfprintf_r+0x436>
 8012c3c:	08017c28 	.word	0x08017c28
 8012c40:	08017c38 	.word	0x08017c38
 8012c44:	08017bb9 	.word	0x08017bb9
 8012c48:	f04a 0a10 	orr.w	sl, sl, #16
 8012c4c:	f01a 0f20 	tst.w	sl, #32
 8012c50:	d009      	beq.n	8012c66 <_vfprintf_r+0x8e6>
 8012c52:	3707      	adds	r7, #7
 8012c54:	f027 0707 	bic.w	r7, r7, #7
 8012c58:	f107 0308 	add.w	r3, r7, #8
 8012c5c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012c60:	9308      	str	r3, [sp, #32]
 8012c62:	2301      	movs	r3, #1
 8012c64:	e797      	b.n	8012b96 <_vfprintf_r+0x816>
 8012c66:	1d3b      	adds	r3, r7, #4
 8012c68:	f01a 0f10 	tst.w	sl, #16
 8012c6c:	9308      	str	r3, [sp, #32]
 8012c6e:	d001      	beq.n	8012c74 <_vfprintf_r+0x8f4>
 8012c70:	683e      	ldr	r6, [r7, #0]
 8012c72:	e003      	b.n	8012c7c <_vfprintf_r+0x8fc>
 8012c74:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012c78:	d0fa      	beq.n	8012c70 <_vfprintf_r+0x8f0>
 8012c7a:	883e      	ldrh	r6, [r7, #0]
 8012c7c:	2700      	movs	r7, #0
 8012c7e:	e7f0      	b.n	8012c62 <_vfprintf_r+0x8e2>
 8012c80:	b10b      	cbz	r3, 8012c86 <_vfprintf_r+0x906>
 8012c82:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012c86:	4ba3      	ldr	r3, [pc, #652]	; (8012f14 <_vfprintf_r+0xb94>)
 8012c88:	e4be      	b.n	8012608 <_vfprintf_r+0x288>
 8012c8a:	1d3b      	adds	r3, r7, #4
 8012c8c:	f01a 0f10 	tst.w	sl, #16
 8012c90:	9308      	str	r3, [sp, #32]
 8012c92:	d001      	beq.n	8012c98 <_vfprintf_r+0x918>
 8012c94:	683e      	ldr	r6, [r7, #0]
 8012c96:	e003      	b.n	8012ca0 <_vfprintf_r+0x920>
 8012c98:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012c9c:	d0fa      	beq.n	8012c94 <_vfprintf_r+0x914>
 8012c9e:	883e      	ldrh	r6, [r7, #0]
 8012ca0:	2700      	movs	r7, #0
 8012ca2:	e4be      	b.n	8012622 <_vfprintf_r+0x2a2>
 8012ca4:	4643      	mov	r3, r8
 8012ca6:	e375      	b.n	8013394 <_vfprintf_r+0x1014>
 8012ca8:	2f00      	cmp	r7, #0
 8012caa:	bf08      	it	eq
 8012cac:	2e0a      	cmpeq	r6, #10
 8012cae:	d205      	bcs.n	8012cbc <_vfprintf_r+0x93c>
 8012cb0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012cb4:	3630      	adds	r6, #48	; 0x30
 8012cb6:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8012cba:	e386      	b.n	80133ca <_vfprintf_r+0x104a>
 8012cbc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012cc0:	4630      	mov	r0, r6
 8012cc2:	4639      	mov	r1, r7
 8012cc4:	220a      	movs	r2, #10
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	f7ee fabe 	bl	8001248 <__aeabi_uldivmod>
 8012ccc:	3230      	adds	r2, #48	; 0x30
 8012cce:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	4630      	mov	r0, r6
 8012cd6:	4639      	mov	r1, r7
 8012cd8:	220a      	movs	r2, #10
 8012cda:	f7ee fab5 	bl	8001248 <__aeabi_uldivmod>
 8012cde:	4606      	mov	r6, r0
 8012ce0:	460f      	mov	r7, r1
 8012ce2:	ea56 0307 	orrs.w	r3, r6, r7
 8012ce6:	d1eb      	bne.n	8012cc0 <_vfprintf_r+0x940>
 8012ce8:	e36f      	b.n	80133ca <_vfprintf_r+0x104a>
 8012cea:	2600      	movs	r6, #0
 8012cec:	2700      	movs	r7, #0
 8012cee:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012cf2:	f006 030f 	and.w	r3, r6, #15
 8012cf6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012cf8:	5cd3      	ldrb	r3, [r2, r3]
 8012cfa:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012cfe:	0933      	lsrs	r3, r6, #4
 8012d00:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8012d04:	093a      	lsrs	r2, r7, #4
 8012d06:	461e      	mov	r6, r3
 8012d08:	4617      	mov	r7, r2
 8012d0a:	ea56 0307 	orrs.w	r3, r6, r7
 8012d0e:	d1f0      	bne.n	8012cf2 <_vfprintf_r+0x972>
 8012d10:	e35b      	b.n	80133ca <_vfprintf_r+0x104a>
 8012d12:	b943      	cbnz	r3, 8012d26 <_vfprintf_r+0x9a6>
 8012d14:	f01a 0f01 	tst.w	sl, #1
 8012d18:	d005      	beq.n	8012d26 <_vfprintf_r+0x9a6>
 8012d1a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012d1e:	2330      	movs	r3, #48	; 0x30
 8012d20:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8012d24:	e351      	b.n	80133ca <_vfprintf_r+0x104a>
 8012d26:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012d2a:	e34e      	b.n	80133ca <_vfprintf_r+0x104a>
 8012d2c:	b10b      	cbz	r3, 8012d32 <_vfprintf_r+0x9b2>
 8012d2e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012d32:	9b06      	ldr	r3, [sp, #24]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	f000 8301 	beq.w	801333c <_vfprintf_r+0xfbc>
 8012d3a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012d3e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012d42:	2600      	movs	r6, #0
 8012d44:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012d48:	9708      	str	r7, [sp, #32]
 8012d4a:	e4dd      	b.n	8012708 <_vfprintf_r+0x388>
 8012d4c:	4606      	mov	r6, r0
 8012d4e:	e532      	b.n	80127b6 <_vfprintf_r+0x436>
 8012d50:	2310      	movs	r3, #16
 8012d52:	6063      	str	r3, [r4, #4]
 8012d54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d56:	3310      	adds	r3, #16
 8012d58:	9323      	str	r3, [sp, #140]	; 0x8c
 8012d5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d5c:	3301      	adds	r3, #1
 8012d5e:	2b07      	cmp	r3, #7
 8012d60:	9322      	str	r3, [sp, #136]	; 0x88
 8012d62:	dc02      	bgt.n	8012d6a <_vfprintf_r+0x9ea>
 8012d64:	3408      	adds	r4, #8
 8012d66:	3f10      	subs	r7, #16
 8012d68:	e60f      	b.n	801298a <_vfprintf_r+0x60a>
 8012d6a:	aa21      	add	r2, sp, #132	; 0x84
 8012d6c:	4629      	mov	r1, r5
 8012d6e:	4648      	mov	r0, r9
 8012d70:	f003 fed3 	bl	8016b1a <__sprint_r>
 8012d74:	2800      	cmp	r0, #0
 8012d76:	f040 82bd 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012d7a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012d7c:	e7f3      	b.n	8012d66 <_vfprintf_r+0x9e6>
 8012d7e:	aa21      	add	r2, sp, #132	; 0x84
 8012d80:	4629      	mov	r1, r5
 8012d82:	4648      	mov	r0, r9
 8012d84:	f003 fec9 	bl	8016b1a <__sprint_r>
 8012d88:	2800      	cmp	r0, #0
 8012d8a:	f040 82b3 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012d8e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012d90:	e60b      	b.n	80129aa <_vfprintf_r+0x62a>
 8012d92:	aa21      	add	r2, sp, #132	; 0x84
 8012d94:	4629      	mov	r1, r5
 8012d96:	4648      	mov	r0, r9
 8012d98:	f003 febf 	bl	8016b1a <__sprint_r>
 8012d9c:	2800      	cmp	r0, #0
 8012d9e:	f040 82a9 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012da2:	ac2e      	add	r4, sp, #184	; 0xb8
 8012da4:	e613      	b.n	80129ce <_vfprintf_r+0x64e>
 8012da6:	aa21      	add	r2, sp, #132	; 0x84
 8012da8:	4629      	mov	r1, r5
 8012daa:	4648      	mov	r0, r9
 8012dac:	f003 feb5 	bl	8016b1a <__sprint_r>
 8012db0:	2800      	cmp	r0, #0
 8012db2:	f040 829f 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012db6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012db8:	e619      	b.n	80129ee <_vfprintf_r+0x66e>
 8012dba:	2310      	movs	r3, #16
 8012dbc:	6063      	str	r3, [r4, #4]
 8012dbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012dc0:	3310      	adds	r3, #16
 8012dc2:	9323      	str	r3, [sp, #140]	; 0x8c
 8012dc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012dc6:	3301      	adds	r3, #1
 8012dc8:	2b07      	cmp	r3, #7
 8012dca:	9322      	str	r3, [sp, #136]	; 0x88
 8012dcc:	dc02      	bgt.n	8012dd4 <_vfprintf_r+0xa54>
 8012dce:	3408      	adds	r4, #8
 8012dd0:	3f10      	subs	r7, #16
 8012dd2:	e614      	b.n	80129fe <_vfprintf_r+0x67e>
 8012dd4:	aa21      	add	r2, sp, #132	; 0x84
 8012dd6:	4629      	mov	r1, r5
 8012dd8:	4648      	mov	r0, r9
 8012dda:	f003 fe9e 	bl	8016b1a <__sprint_r>
 8012dde:	2800      	cmp	r0, #0
 8012de0:	f040 8288 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012de4:	ac2e      	add	r4, sp, #184	; 0xb8
 8012de6:	e7f3      	b.n	8012dd0 <_vfprintf_r+0xa50>
 8012de8:	aa21      	add	r2, sp, #132	; 0x84
 8012dea:	4629      	mov	r1, r5
 8012dec:	4648      	mov	r0, r9
 8012dee:	f003 fe94 	bl	8016b1a <__sprint_r>
 8012df2:	2800      	cmp	r0, #0
 8012df4:	f040 827e 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012df8:	ac2e      	add	r4, sp, #184	; 0xb8
 8012dfa:	e610      	b.n	8012a1e <_vfprintf_r+0x69e>
 8012dfc:	2310      	movs	r3, #16
 8012dfe:	6063      	str	r3, [r4, #4]
 8012e00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e02:	3310      	adds	r3, #16
 8012e04:	9323      	str	r3, [sp, #140]	; 0x8c
 8012e06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012e08:	3301      	adds	r3, #1
 8012e0a:	2b07      	cmp	r3, #7
 8012e0c:	9322      	str	r3, [sp, #136]	; 0x88
 8012e0e:	dc02      	bgt.n	8012e16 <_vfprintf_r+0xa96>
 8012e10:	3408      	adds	r4, #8
 8012e12:	3e10      	subs	r6, #16
 8012e14:	e608      	b.n	8012a28 <_vfprintf_r+0x6a8>
 8012e16:	aa21      	add	r2, sp, #132	; 0x84
 8012e18:	4629      	mov	r1, r5
 8012e1a:	4648      	mov	r0, r9
 8012e1c:	f003 fe7d 	bl	8016b1a <__sprint_r>
 8012e20:	2800      	cmp	r0, #0
 8012e22:	f040 8267 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012e26:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e28:	e7f3      	b.n	8012e12 <_vfprintf_r+0xa92>
 8012e2a:	aa21      	add	r2, sp, #132	; 0x84
 8012e2c:	4629      	mov	r1, r5
 8012e2e:	4648      	mov	r0, r9
 8012e30:	f003 fe73 	bl	8016b1a <__sprint_r>
 8012e34:	2800      	cmp	r0, #0
 8012e36:	f040 825d 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012e3a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e3c:	e603      	b.n	8012a46 <_vfprintf_r+0x6c6>
 8012e3e:	9b06      	ldr	r3, [sp, #24]
 8012e40:	2b65      	cmp	r3, #101	; 0x65
 8012e42:	f340 81b1 	ble.w	80131a8 <_vfprintf_r+0xe28>
 8012e46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012e48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012e4a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012e4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012e4e:	f7ed fe47 	bl	8000ae0 <__aeabi_dcmpeq>
 8012e52:	2800      	cmp	r0, #0
 8012e54:	d064      	beq.n	8012f20 <_vfprintf_r+0xba0>
 8012e56:	4b30      	ldr	r3, [pc, #192]	; (8012f18 <_vfprintf_r+0xb98>)
 8012e58:	6023      	str	r3, [r4, #0]
 8012e5a:	2301      	movs	r3, #1
 8012e5c:	6063      	str	r3, [r4, #4]
 8012e5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e60:	3301      	adds	r3, #1
 8012e62:	9323      	str	r3, [sp, #140]	; 0x8c
 8012e64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012e66:	3301      	adds	r3, #1
 8012e68:	2b07      	cmp	r3, #7
 8012e6a:	9322      	str	r3, [sp, #136]	; 0x88
 8012e6c:	dc26      	bgt.n	8012ebc <_vfprintf_r+0xb3c>
 8012e6e:	3408      	adds	r4, #8
 8012e70:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e72:	9a07      	ldr	r2, [sp, #28]
 8012e74:	4293      	cmp	r3, r2
 8012e76:	db03      	blt.n	8012e80 <_vfprintf_r+0xb00>
 8012e78:	f01a 0f01 	tst.w	sl, #1
 8012e7c:	f43f adfb 	beq.w	8012a76 <_vfprintf_r+0x6f6>
 8012e80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012e82:	6023      	str	r3, [r4, #0]
 8012e84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e86:	6063      	str	r3, [r4, #4]
 8012e88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012e8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e8c:	4413      	add	r3, r2
 8012e8e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012e90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012e92:	3301      	adds	r3, #1
 8012e94:	2b07      	cmp	r3, #7
 8012e96:	9322      	str	r3, [sp, #136]	; 0x88
 8012e98:	dc1a      	bgt.n	8012ed0 <_vfprintf_r+0xb50>
 8012e9a:	3408      	adds	r4, #8
 8012e9c:	9b07      	ldr	r3, [sp, #28]
 8012e9e:	1e5e      	subs	r6, r3, #1
 8012ea0:	2e00      	cmp	r6, #0
 8012ea2:	f77f ade8 	ble.w	8012a76 <_vfprintf_r+0x6f6>
 8012ea6:	4f1d      	ldr	r7, [pc, #116]	; (8012f1c <_vfprintf_r+0xb9c>)
 8012ea8:	f04f 0810 	mov.w	r8, #16
 8012eac:	2e10      	cmp	r6, #16
 8012eae:	6027      	str	r7, [r4, #0]
 8012eb0:	dc18      	bgt.n	8012ee4 <_vfprintf_r+0xb64>
 8012eb2:	6066      	str	r6, [r4, #4]
 8012eb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012eb6:	441e      	add	r6, r3
 8012eb8:	9623      	str	r6, [sp, #140]	; 0x8c
 8012eba:	e5cd      	b.n	8012a58 <_vfprintf_r+0x6d8>
 8012ebc:	aa21      	add	r2, sp, #132	; 0x84
 8012ebe:	4629      	mov	r1, r5
 8012ec0:	4648      	mov	r0, r9
 8012ec2:	f003 fe2a 	bl	8016b1a <__sprint_r>
 8012ec6:	2800      	cmp	r0, #0
 8012ec8:	f040 8214 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012ecc:	ac2e      	add	r4, sp, #184	; 0xb8
 8012ece:	e7cf      	b.n	8012e70 <_vfprintf_r+0xaf0>
 8012ed0:	aa21      	add	r2, sp, #132	; 0x84
 8012ed2:	4629      	mov	r1, r5
 8012ed4:	4648      	mov	r0, r9
 8012ed6:	f003 fe20 	bl	8016b1a <__sprint_r>
 8012eda:	2800      	cmp	r0, #0
 8012edc:	f040 820a 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012ee0:	ac2e      	add	r4, sp, #184	; 0xb8
 8012ee2:	e7db      	b.n	8012e9c <_vfprintf_r+0xb1c>
 8012ee4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ee6:	f8c4 8004 	str.w	r8, [r4, #4]
 8012eea:	3310      	adds	r3, #16
 8012eec:	9323      	str	r3, [sp, #140]	; 0x8c
 8012eee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ef0:	3301      	adds	r3, #1
 8012ef2:	2b07      	cmp	r3, #7
 8012ef4:	9322      	str	r3, [sp, #136]	; 0x88
 8012ef6:	dc02      	bgt.n	8012efe <_vfprintf_r+0xb7e>
 8012ef8:	3408      	adds	r4, #8
 8012efa:	3e10      	subs	r6, #16
 8012efc:	e7d6      	b.n	8012eac <_vfprintf_r+0xb2c>
 8012efe:	aa21      	add	r2, sp, #132	; 0x84
 8012f00:	4629      	mov	r1, r5
 8012f02:	4648      	mov	r0, r9
 8012f04:	f003 fe09 	bl	8016b1a <__sprint_r>
 8012f08:	2800      	cmp	r0, #0
 8012f0a:	f040 81f3 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012f0e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f10:	e7f3      	b.n	8012efa <_vfprintf_r+0xb7a>
 8012f12:	bf00      	nop
 8012f14:	08017bb9 	.word	0x08017bb9
 8012f18:	08017bca 	.word	0x08017bca
 8012f1c:	08017c38 	.word	0x08017c38
 8012f20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	dc7b      	bgt.n	801301e <_vfprintf_r+0xc9e>
 8012f26:	4b9e      	ldr	r3, [pc, #632]	; (80131a0 <_vfprintf_r+0xe20>)
 8012f28:	6023      	str	r3, [r4, #0]
 8012f2a:	2301      	movs	r3, #1
 8012f2c:	6063      	str	r3, [r4, #4]
 8012f2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f30:	3301      	adds	r3, #1
 8012f32:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f36:	3301      	adds	r3, #1
 8012f38:	2b07      	cmp	r3, #7
 8012f3a:	9322      	str	r3, [sp, #136]	; 0x88
 8012f3c:	dc45      	bgt.n	8012fca <_vfprintf_r+0xc4a>
 8012f3e:	3408      	adds	r4, #8
 8012f40:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f42:	b92b      	cbnz	r3, 8012f50 <_vfprintf_r+0xbd0>
 8012f44:	9b07      	ldr	r3, [sp, #28]
 8012f46:	b91b      	cbnz	r3, 8012f50 <_vfprintf_r+0xbd0>
 8012f48:	f01a 0f01 	tst.w	sl, #1
 8012f4c:	f43f ad93 	beq.w	8012a76 <_vfprintf_r+0x6f6>
 8012f50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012f52:	6023      	str	r3, [r4, #0]
 8012f54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f56:	6063      	str	r3, [r4, #4]
 8012f58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012f5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f5c:	4413      	add	r3, r2
 8012f5e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f62:	3301      	adds	r3, #1
 8012f64:	2b07      	cmp	r3, #7
 8012f66:	9322      	str	r3, [sp, #136]	; 0x88
 8012f68:	dc39      	bgt.n	8012fde <_vfprintf_r+0xc5e>
 8012f6a:	f104 0308 	add.w	r3, r4, #8
 8012f6e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012f70:	2e00      	cmp	r6, #0
 8012f72:	da19      	bge.n	8012fa8 <_vfprintf_r+0xc28>
 8012f74:	4f8b      	ldr	r7, [pc, #556]	; (80131a4 <_vfprintf_r+0xe24>)
 8012f76:	4276      	negs	r6, r6
 8012f78:	2410      	movs	r4, #16
 8012f7a:	2e10      	cmp	r6, #16
 8012f7c:	601f      	str	r7, [r3, #0]
 8012f7e:	dc38      	bgt.n	8012ff2 <_vfprintf_r+0xc72>
 8012f80:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012f82:	605e      	str	r6, [r3, #4]
 8012f84:	4416      	add	r6, r2
 8012f86:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012f88:	9623      	str	r6, [sp, #140]	; 0x8c
 8012f8a:	3201      	adds	r2, #1
 8012f8c:	2a07      	cmp	r2, #7
 8012f8e:	f103 0308 	add.w	r3, r3, #8
 8012f92:	9222      	str	r2, [sp, #136]	; 0x88
 8012f94:	dd08      	ble.n	8012fa8 <_vfprintf_r+0xc28>
 8012f96:	aa21      	add	r2, sp, #132	; 0x84
 8012f98:	4629      	mov	r1, r5
 8012f9a:	4648      	mov	r0, r9
 8012f9c:	f003 fdbd 	bl	8016b1a <__sprint_r>
 8012fa0:	2800      	cmp	r0, #0
 8012fa2:	f040 81a7 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012fa6:	ab2e      	add	r3, sp, #184	; 0xb8
 8012fa8:	9a07      	ldr	r2, [sp, #28]
 8012faa:	605a      	str	r2, [r3, #4]
 8012fac:	9907      	ldr	r1, [sp, #28]
 8012fae:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012fb0:	f8c3 8000 	str.w	r8, [r3]
 8012fb4:	440a      	add	r2, r1
 8012fb6:	9223      	str	r2, [sp, #140]	; 0x8c
 8012fb8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012fba:	3201      	adds	r2, #1
 8012fbc:	2a07      	cmp	r2, #7
 8012fbe:	9222      	str	r2, [sp, #136]	; 0x88
 8012fc0:	f73f ad50 	bgt.w	8012a64 <_vfprintf_r+0x6e4>
 8012fc4:	f103 0408 	add.w	r4, r3, #8
 8012fc8:	e555      	b.n	8012a76 <_vfprintf_r+0x6f6>
 8012fca:	aa21      	add	r2, sp, #132	; 0x84
 8012fcc:	4629      	mov	r1, r5
 8012fce:	4648      	mov	r0, r9
 8012fd0:	f003 fda3 	bl	8016b1a <__sprint_r>
 8012fd4:	2800      	cmp	r0, #0
 8012fd6:	f040 818d 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012fda:	ac2e      	add	r4, sp, #184	; 0xb8
 8012fdc:	e7b0      	b.n	8012f40 <_vfprintf_r+0xbc0>
 8012fde:	aa21      	add	r2, sp, #132	; 0x84
 8012fe0:	4629      	mov	r1, r5
 8012fe2:	4648      	mov	r0, r9
 8012fe4:	f003 fd99 	bl	8016b1a <__sprint_r>
 8012fe8:	2800      	cmp	r0, #0
 8012fea:	f040 8183 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8012fee:	ab2e      	add	r3, sp, #184	; 0xb8
 8012ff0:	e7bd      	b.n	8012f6e <_vfprintf_r+0xbee>
 8012ff2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012ff4:	605c      	str	r4, [r3, #4]
 8012ff6:	3210      	adds	r2, #16
 8012ff8:	9223      	str	r2, [sp, #140]	; 0x8c
 8012ffa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012ffc:	3201      	adds	r2, #1
 8012ffe:	2a07      	cmp	r2, #7
 8013000:	9222      	str	r2, [sp, #136]	; 0x88
 8013002:	dc02      	bgt.n	801300a <_vfprintf_r+0xc8a>
 8013004:	3308      	adds	r3, #8
 8013006:	3e10      	subs	r6, #16
 8013008:	e7b7      	b.n	8012f7a <_vfprintf_r+0xbfa>
 801300a:	aa21      	add	r2, sp, #132	; 0x84
 801300c:	4629      	mov	r1, r5
 801300e:	4648      	mov	r0, r9
 8013010:	f003 fd83 	bl	8016b1a <__sprint_r>
 8013014:	2800      	cmp	r0, #0
 8013016:	f040 816d 	bne.w	80132f4 <_vfprintf_r+0xf74>
 801301a:	ab2e      	add	r3, sp, #184	; 0xb8
 801301c:	e7f3      	b.n	8013006 <_vfprintf_r+0xc86>
 801301e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013020:	9a07      	ldr	r2, [sp, #28]
 8013022:	4293      	cmp	r3, r2
 8013024:	bfa8      	it	ge
 8013026:	4613      	movge	r3, r2
 8013028:	2b00      	cmp	r3, #0
 801302a:	461e      	mov	r6, r3
 801302c:	dd0b      	ble.n	8013046 <_vfprintf_r+0xcc6>
 801302e:	6063      	str	r3, [r4, #4]
 8013030:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013032:	f8c4 8000 	str.w	r8, [r4]
 8013036:	4433      	add	r3, r6
 8013038:	9323      	str	r3, [sp, #140]	; 0x8c
 801303a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801303c:	3301      	adds	r3, #1
 801303e:	2b07      	cmp	r3, #7
 8013040:	9322      	str	r3, [sp, #136]	; 0x88
 8013042:	dc63      	bgt.n	801310c <_vfprintf_r+0xd8c>
 8013044:	3408      	adds	r4, #8
 8013046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013048:	2e00      	cmp	r6, #0
 801304a:	bfa8      	it	ge
 801304c:	1b9b      	subge	r3, r3, r6
 801304e:	2b00      	cmp	r3, #0
 8013050:	461e      	mov	r6, r3
 8013052:	dd0f      	ble.n	8013074 <_vfprintf_r+0xcf4>
 8013054:	4f53      	ldr	r7, [pc, #332]	; (80131a4 <_vfprintf_r+0xe24>)
 8013056:	f04f 0b10 	mov.w	fp, #16
 801305a:	2e10      	cmp	r6, #16
 801305c:	6027      	str	r7, [r4, #0]
 801305e:	dc5f      	bgt.n	8013120 <_vfprintf_r+0xda0>
 8013060:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013062:	6066      	str	r6, [r4, #4]
 8013064:	441e      	add	r6, r3
 8013066:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013068:	9623      	str	r6, [sp, #140]	; 0x8c
 801306a:	3301      	adds	r3, #1
 801306c:	2b07      	cmp	r3, #7
 801306e:	9322      	str	r3, [sp, #136]	; 0x88
 8013070:	dc6d      	bgt.n	801314e <_vfprintf_r+0xdce>
 8013072:	3408      	adds	r4, #8
 8013074:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013076:	9a07      	ldr	r2, [sp, #28]
 8013078:	4293      	cmp	r3, r2
 801307a:	db02      	blt.n	8013082 <_vfprintf_r+0xd02>
 801307c:	f01a 0f01 	tst.w	sl, #1
 8013080:	d00d      	beq.n	801309e <_vfprintf_r+0xd1e>
 8013082:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013084:	6023      	str	r3, [r4, #0]
 8013086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013088:	6063      	str	r3, [r4, #4]
 801308a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801308c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801308e:	4413      	add	r3, r2
 8013090:	9323      	str	r3, [sp, #140]	; 0x8c
 8013092:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013094:	3301      	adds	r3, #1
 8013096:	2b07      	cmp	r3, #7
 8013098:	9322      	str	r3, [sp, #136]	; 0x88
 801309a:	dc62      	bgt.n	8013162 <_vfprintf_r+0xde2>
 801309c:	3408      	adds	r4, #8
 801309e:	9b07      	ldr	r3, [sp, #28]
 80130a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80130a2:	1a9e      	subs	r6, r3, r2
 80130a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130a6:	9a07      	ldr	r2, [sp, #28]
 80130a8:	1ad3      	subs	r3, r2, r3
 80130aa:	429e      	cmp	r6, r3
 80130ac:	bfa8      	it	ge
 80130ae:	461e      	movge	r6, r3
 80130b0:	2e00      	cmp	r6, #0
 80130b2:	dd0c      	ble.n	80130ce <_vfprintf_r+0xd4e>
 80130b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130b6:	4443      	add	r3, r8
 80130b8:	e884 0048 	stmia.w	r4, {r3, r6}
 80130bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80130be:	4433      	add	r3, r6
 80130c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80130c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80130c4:	3301      	adds	r3, #1
 80130c6:	2b07      	cmp	r3, #7
 80130c8:	9322      	str	r3, [sp, #136]	; 0x88
 80130ca:	dc54      	bgt.n	8013176 <_vfprintf_r+0xdf6>
 80130cc:	3408      	adds	r4, #8
 80130ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130d0:	9a07      	ldr	r2, [sp, #28]
 80130d2:	2e00      	cmp	r6, #0
 80130d4:	eba2 0303 	sub.w	r3, r2, r3
 80130d8:	bfac      	ite	ge
 80130da:	1b9e      	subge	r6, r3, r6
 80130dc:	461e      	movlt	r6, r3
 80130de:	2e00      	cmp	r6, #0
 80130e0:	f77f acc9 	ble.w	8012a76 <_vfprintf_r+0x6f6>
 80130e4:	4f2f      	ldr	r7, [pc, #188]	; (80131a4 <_vfprintf_r+0xe24>)
 80130e6:	f04f 0810 	mov.w	r8, #16
 80130ea:	2e10      	cmp	r6, #16
 80130ec:	6027      	str	r7, [r4, #0]
 80130ee:	f77f aee0 	ble.w	8012eb2 <_vfprintf_r+0xb32>
 80130f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80130f4:	f8c4 8004 	str.w	r8, [r4, #4]
 80130f8:	3310      	adds	r3, #16
 80130fa:	9323      	str	r3, [sp, #140]	; 0x8c
 80130fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80130fe:	3301      	adds	r3, #1
 8013100:	2b07      	cmp	r3, #7
 8013102:	9322      	str	r3, [sp, #136]	; 0x88
 8013104:	dc41      	bgt.n	801318a <_vfprintf_r+0xe0a>
 8013106:	3408      	adds	r4, #8
 8013108:	3e10      	subs	r6, #16
 801310a:	e7ee      	b.n	80130ea <_vfprintf_r+0xd6a>
 801310c:	aa21      	add	r2, sp, #132	; 0x84
 801310e:	4629      	mov	r1, r5
 8013110:	4648      	mov	r0, r9
 8013112:	f003 fd02 	bl	8016b1a <__sprint_r>
 8013116:	2800      	cmp	r0, #0
 8013118:	f040 80ec 	bne.w	80132f4 <_vfprintf_r+0xf74>
 801311c:	ac2e      	add	r4, sp, #184	; 0xb8
 801311e:	e792      	b.n	8013046 <_vfprintf_r+0xcc6>
 8013120:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013122:	f8c4 b004 	str.w	fp, [r4, #4]
 8013126:	3310      	adds	r3, #16
 8013128:	9323      	str	r3, [sp, #140]	; 0x8c
 801312a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801312c:	3301      	adds	r3, #1
 801312e:	2b07      	cmp	r3, #7
 8013130:	9322      	str	r3, [sp, #136]	; 0x88
 8013132:	dc02      	bgt.n	801313a <_vfprintf_r+0xdba>
 8013134:	3408      	adds	r4, #8
 8013136:	3e10      	subs	r6, #16
 8013138:	e78f      	b.n	801305a <_vfprintf_r+0xcda>
 801313a:	aa21      	add	r2, sp, #132	; 0x84
 801313c:	4629      	mov	r1, r5
 801313e:	4648      	mov	r0, r9
 8013140:	f003 fceb 	bl	8016b1a <__sprint_r>
 8013144:	2800      	cmp	r0, #0
 8013146:	f040 80d5 	bne.w	80132f4 <_vfprintf_r+0xf74>
 801314a:	ac2e      	add	r4, sp, #184	; 0xb8
 801314c:	e7f3      	b.n	8013136 <_vfprintf_r+0xdb6>
 801314e:	aa21      	add	r2, sp, #132	; 0x84
 8013150:	4629      	mov	r1, r5
 8013152:	4648      	mov	r0, r9
 8013154:	f003 fce1 	bl	8016b1a <__sprint_r>
 8013158:	2800      	cmp	r0, #0
 801315a:	f040 80cb 	bne.w	80132f4 <_vfprintf_r+0xf74>
 801315e:	ac2e      	add	r4, sp, #184	; 0xb8
 8013160:	e788      	b.n	8013074 <_vfprintf_r+0xcf4>
 8013162:	aa21      	add	r2, sp, #132	; 0x84
 8013164:	4629      	mov	r1, r5
 8013166:	4648      	mov	r0, r9
 8013168:	f003 fcd7 	bl	8016b1a <__sprint_r>
 801316c:	2800      	cmp	r0, #0
 801316e:	f040 80c1 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8013172:	ac2e      	add	r4, sp, #184	; 0xb8
 8013174:	e793      	b.n	801309e <_vfprintf_r+0xd1e>
 8013176:	aa21      	add	r2, sp, #132	; 0x84
 8013178:	4629      	mov	r1, r5
 801317a:	4648      	mov	r0, r9
 801317c:	f003 fccd 	bl	8016b1a <__sprint_r>
 8013180:	2800      	cmp	r0, #0
 8013182:	f040 80b7 	bne.w	80132f4 <_vfprintf_r+0xf74>
 8013186:	ac2e      	add	r4, sp, #184	; 0xb8
 8013188:	e7a1      	b.n	80130ce <_vfprintf_r+0xd4e>
 801318a:	aa21      	add	r2, sp, #132	; 0x84
 801318c:	4629      	mov	r1, r5
 801318e:	4648      	mov	r0, r9
 8013190:	f003 fcc3 	bl	8016b1a <__sprint_r>
 8013194:	2800      	cmp	r0, #0
 8013196:	f040 80ad 	bne.w	80132f4 <_vfprintf_r+0xf74>
 801319a:	ac2e      	add	r4, sp, #184	; 0xb8
 801319c:	e7b4      	b.n	8013108 <_vfprintf_r+0xd88>
 801319e:	bf00      	nop
 80131a0:	08017bca 	.word	0x08017bca
 80131a4:	08017c38 	.word	0x08017c38
 80131a8:	9b07      	ldr	r3, [sp, #28]
 80131aa:	2b01      	cmp	r3, #1
 80131ac:	dc02      	bgt.n	80131b4 <_vfprintf_r+0xe34>
 80131ae:	f01a 0f01 	tst.w	sl, #1
 80131b2:	d076      	beq.n	80132a2 <_vfprintf_r+0xf22>
 80131b4:	2301      	movs	r3, #1
 80131b6:	6063      	str	r3, [r4, #4]
 80131b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80131ba:	f8c4 8000 	str.w	r8, [r4]
 80131be:	3301      	adds	r3, #1
 80131c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80131c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80131c4:	3301      	adds	r3, #1
 80131c6:	2b07      	cmp	r3, #7
 80131c8:	9322      	str	r3, [sp, #136]	; 0x88
 80131ca:	dc36      	bgt.n	801323a <_vfprintf_r+0xeba>
 80131cc:	3408      	adds	r4, #8
 80131ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80131d0:	6023      	str	r3, [r4, #0]
 80131d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80131d4:	6063      	str	r3, [r4, #4]
 80131d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80131d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80131da:	4413      	add	r3, r2
 80131dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80131de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80131e0:	3301      	adds	r3, #1
 80131e2:	2b07      	cmp	r3, #7
 80131e4:	9322      	str	r3, [sp, #136]	; 0x88
 80131e6:	dc31      	bgt.n	801324c <_vfprintf_r+0xecc>
 80131e8:	3408      	adds	r4, #8
 80131ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80131ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80131ee:	980e      	ldr	r0, [sp, #56]	; 0x38
 80131f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80131f2:	f7ed fc75 	bl	8000ae0 <__aeabi_dcmpeq>
 80131f6:	9b07      	ldr	r3, [sp, #28]
 80131f8:	1e5e      	subs	r6, r3, #1
 80131fa:	2800      	cmp	r0, #0
 80131fc:	d12f      	bne.n	801325e <_vfprintf_r+0xede>
 80131fe:	f108 0301 	add.w	r3, r8, #1
 8013202:	e884 0048 	stmia.w	r4, {r3, r6}
 8013206:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013208:	9a07      	ldr	r2, [sp, #28]
 801320a:	3b01      	subs	r3, #1
 801320c:	4413      	add	r3, r2
 801320e:	9323      	str	r3, [sp, #140]	; 0x8c
 8013210:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013212:	3301      	adds	r3, #1
 8013214:	2b07      	cmp	r3, #7
 8013216:	9322      	str	r3, [sp, #136]	; 0x88
 8013218:	dd4a      	ble.n	80132b0 <_vfprintf_r+0xf30>
 801321a:	aa21      	add	r2, sp, #132	; 0x84
 801321c:	4629      	mov	r1, r5
 801321e:	4648      	mov	r0, r9
 8013220:	f003 fc7b 	bl	8016b1a <__sprint_r>
 8013224:	2800      	cmp	r0, #0
 8013226:	d165      	bne.n	80132f4 <_vfprintf_r+0xf74>
 8013228:	ac2e      	add	r4, sp, #184	; 0xb8
 801322a:	ab1d      	add	r3, sp, #116	; 0x74
 801322c:	6023      	str	r3, [r4, #0]
 801322e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013230:	6063      	str	r3, [r4, #4]
 8013232:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013234:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013236:	4413      	add	r3, r2
 8013238:	e40d      	b.n	8012a56 <_vfprintf_r+0x6d6>
 801323a:	aa21      	add	r2, sp, #132	; 0x84
 801323c:	4629      	mov	r1, r5
 801323e:	4648      	mov	r0, r9
 8013240:	f003 fc6b 	bl	8016b1a <__sprint_r>
 8013244:	2800      	cmp	r0, #0
 8013246:	d155      	bne.n	80132f4 <_vfprintf_r+0xf74>
 8013248:	ac2e      	add	r4, sp, #184	; 0xb8
 801324a:	e7c0      	b.n	80131ce <_vfprintf_r+0xe4e>
 801324c:	aa21      	add	r2, sp, #132	; 0x84
 801324e:	4629      	mov	r1, r5
 8013250:	4648      	mov	r0, r9
 8013252:	f003 fc62 	bl	8016b1a <__sprint_r>
 8013256:	2800      	cmp	r0, #0
 8013258:	d14c      	bne.n	80132f4 <_vfprintf_r+0xf74>
 801325a:	ac2e      	add	r4, sp, #184	; 0xb8
 801325c:	e7c5      	b.n	80131ea <_vfprintf_r+0xe6a>
 801325e:	2e00      	cmp	r6, #0
 8013260:	dde3      	ble.n	801322a <_vfprintf_r+0xeaa>
 8013262:	4f5f      	ldr	r7, [pc, #380]	; (80133e0 <_vfprintf_r+0x1060>)
 8013264:	f04f 0810 	mov.w	r8, #16
 8013268:	2e10      	cmp	r6, #16
 801326a:	6027      	str	r7, [r4, #0]
 801326c:	dc04      	bgt.n	8013278 <_vfprintf_r+0xef8>
 801326e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013270:	6066      	str	r6, [r4, #4]
 8013272:	441e      	add	r6, r3
 8013274:	9623      	str	r6, [sp, #140]	; 0x8c
 8013276:	e7cb      	b.n	8013210 <_vfprintf_r+0xe90>
 8013278:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801327a:	f8c4 8004 	str.w	r8, [r4, #4]
 801327e:	3310      	adds	r3, #16
 8013280:	9323      	str	r3, [sp, #140]	; 0x8c
 8013282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013284:	3301      	adds	r3, #1
 8013286:	2b07      	cmp	r3, #7
 8013288:	9322      	str	r3, [sp, #136]	; 0x88
 801328a:	dc02      	bgt.n	8013292 <_vfprintf_r+0xf12>
 801328c:	3408      	adds	r4, #8
 801328e:	3e10      	subs	r6, #16
 8013290:	e7ea      	b.n	8013268 <_vfprintf_r+0xee8>
 8013292:	aa21      	add	r2, sp, #132	; 0x84
 8013294:	4629      	mov	r1, r5
 8013296:	4648      	mov	r0, r9
 8013298:	f003 fc3f 	bl	8016b1a <__sprint_r>
 801329c:	bb50      	cbnz	r0, 80132f4 <_vfprintf_r+0xf74>
 801329e:	ac2e      	add	r4, sp, #184	; 0xb8
 80132a0:	e7f5      	b.n	801328e <_vfprintf_r+0xf0e>
 80132a2:	2301      	movs	r3, #1
 80132a4:	6063      	str	r3, [r4, #4]
 80132a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80132a8:	f8c4 8000 	str.w	r8, [r4]
 80132ac:	3301      	adds	r3, #1
 80132ae:	e7ae      	b.n	801320e <_vfprintf_r+0xe8e>
 80132b0:	3408      	adds	r4, #8
 80132b2:	e7ba      	b.n	801322a <_vfprintf_r+0xeaa>
 80132b4:	3408      	adds	r4, #8
 80132b6:	f7ff bbde 	b.w	8012a76 <_vfprintf_r+0x6f6>
 80132ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80132bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80132be:	1a9e      	subs	r6, r3, r2
 80132c0:	2e00      	cmp	r6, #0
 80132c2:	f77f abdc 	ble.w	8012a7e <_vfprintf_r+0x6fe>
 80132c6:	2710      	movs	r7, #16
 80132c8:	4b46      	ldr	r3, [pc, #280]	; (80133e4 <_vfprintf_r+0x1064>)
 80132ca:	6023      	str	r3, [r4, #0]
 80132cc:	2e10      	cmp	r6, #16
 80132ce:	dc20      	bgt.n	8013312 <_vfprintf_r+0xf92>
 80132d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80132d2:	6066      	str	r6, [r4, #4]
 80132d4:	441e      	add	r6, r3
 80132d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80132d8:	9623      	str	r6, [sp, #140]	; 0x8c
 80132da:	3301      	adds	r3, #1
 80132dc:	2b07      	cmp	r3, #7
 80132de:	9322      	str	r3, [sp, #136]	; 0x88
 80132e0:	f77f abcd 	ble.w	8012a7e <_vfprintf_r+0x6fe>
 80132e4:	aa21      	add	r2, sp, #132	; 0x84
 80132e6:	4629      	mov	r1, r5
 80132e8:	4648      	mov	r0, r9
 80132ea:	f003 fc16 	bl	8016b1a <__sprint_r>
 80132ee:	2800      	cmp	r0, #0
 80132f0:	f43f abc5 	beq.w	8012a7e <_vfprintf_r+0x6fe>
 80132f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80132f6:	07d9      	lsls	r1, r3, #31
 80132f8:	d405      	bmi.n	8013306 <_vfprintf_r+0xf86>
 80132fa:	89ab      	ldrh	r3, [r5, #12]
 80132fc:	059a      	lsls	r2, r3, #22
 80132fe:	d402      	bmi.n	8013306 <_vfprintf_r+0xf86>
 8013300:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013302:	f002 f806 	bl	8015312 <__retarget_lock_release_recursive>
 8013306:	89ab      	ldrh	r3, [r5, #12]
 8013308:	065b      	lsls	r3, r3, #25
 801330a:	f57f a8a6 	bpl.w	801245a <_vfprintf_r+0xda>
 801330e:	f7ff b87c 	b.w	801240a <_vfprintf_r+0x8a>
 8013312:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013314:	6067      	str	r7, [r4, #4]
 8013316:	3310      	adds	r3, #16
 8013318:	9323      	str	r3, [sp, #140]	; 0x8c
 801331a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801331c:	3301      	adds	r3, #1
 801331e:	2b07      	cmp	r3, #7
 8013320:	9322      	str	r3, [sp, #136]	; 0x88
 8013322:	dc02      	bgt.n	801332a <_vfprintf_r+0xfaa>
 8013324:	3408      	adds	r4, #8
 8013326:	3e10      	subs	r6, #16
 8013328:	e7ce      	b.n	80132c8 <_vfprintf_r+0xf48>
 801332a:	aa21      	add	r2, sp, #132	; 0x84
 801332c:	4629      	mov	r1, r5
 801332e:	4648      	mov	r0, r9
 8013330:	f003 fbf3 	bl	8016b1a <__sprint_r>
 8013334:	2800      	cmp	r0, #0
 8013336:	d1dd      	bne.n	80132f4 <_vfprintf_r+0xf74>
 8013338:	ac2e      	add	r4, sp, #184	; 0xb8
 801333a:	e7f4      	b.n	8013326 <_vfprintf_r+0xfa6>
 801333c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801333e:	b913      	cbnz	r3, 8013346 <_vfprintf_r+0xfc6>
 8013340:	2300      	movs	r3, #0
 8013342:	9322      	str	r3, [sp, #136]	; 0x88
 8013344:	e7d6      	b.n	80132f4 <_vfprintf_r+0xf74>
 8013346:	aa21      	add	r2, sp, #132	; 0x84
 8013348:	4629      	mov	r1, r5
 801334a:	4648      	mov	r0, r9
 801334c:	f003 fbe5 	bl	8016b1a <__sprint_r>
 8013350:	2800      	cmp	r0, #0
 8013352:	d0f5      	beq.n	8013340 <_vfprintf_r+0xfc0>
 8013354:	e7ce      	b.n	80132f4 <_vfprintf_r+0xf74>
 8013356:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013358:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801335a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801335c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801335e:	f7ed fbf1 	bl	8000b44 <__aeabi_dcmpun>
 8013362:	2800      	cmp	r0, #0
 8013364:	f43f aa29 	beq.w	80127ba <_vfprintf_r+0x43a>
 8013368:	4b1f      	ldr	r3, [pc, #124]	; (80133e8 <_vfprintf_r+0x1068>)
 801336a:	4a20      	ldr	r2, [pc, #128]	; (80133ec <_vfprintf_r+0x106c>)
 801336c:	f7ff ba19 	b.w	80127a2 <_vfprintf_r+0x422>
 8013370:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013372:	1a1b      	subs	r3, r3, r0
 8013374:	9307      	str	r3, [sp, #28]
 8013376:	f7ff ba9e 	b.w	80128b6 <_vfprintf_r+0x536>
 801337a:	ea56 0207 	orrs.w	r2, r6, r7
 801337e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8013382:	f43f ac1a 	beq.w	8012bba <_vfprintf_r+0x83a>
 8013386:	2b01      	cmp	r3, #1
 8013388:	f43f ac8e 	beq.w	8012ca8 <_vfprintf_r+0x928>
 801338c:	2b02      	cmp	r3, #2
 801338e:	f43f acae 	beq.w	8012cee <_vfprintf_r+0x96e>
 8013392:	ab2e      	add	r3, sp, #184	; 0xb8
 8013394:	08f1      	lsrs	r1, r6, #3
 8013396:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801339a:	08f8      	lsrs	r0, r7, #3
 801339c:	f006 0207 	and.w	r2, r6, #7
 80133a0:	4607      	mov	r7, r0
 80133a2:	460e      	mov	r6, r1
 80133a4:	3230      	adds	r2, #48	; 0x30
 80133a6:	ea56 0107 	orrs.w	r1, r6, r7
 80133aa:	f103 38ff 	add.w	r8, r3, #4294967295
 80133ae:	f803 2c01 	strb.w	r2, [r3, #-1]
 80133b2:	f47f ac77 	bne.w	8012ca4 <_vfprintf_r+0x924>
 80133b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80133b8:	07c8      	lsls	r0, r1, #31
 80133ba:	d506      	bpl.n	80133ca <_vfprintf_r+0x104a>
 80133bc:	2a30      	cmp	r2, #48	; 0x30
 80133be:	d004      	beq.n	80133ca <_vfprintf_r+0x104a>
 80133c0:	2230      	movs	r2, #48	; 0x30
 80133c2:	f808 2c01 	strb.w	r2, [r8, #-1]
 80133c6:	f1a3 0802 	sub.w	r8, r3, #2
 80133ca:	ab2e      	add	r3, sp, #184	; 0xb8
 80133cc:	465e      	mov	r6, fp
 80133ce:	eba3 0b08 	sub.w	fp, r3, r8
 80133d2:	2300      	movs	r3, #0
 80133d4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80133d8:	930a      	str	r3, [sp, #40]	; 0x28
 80133da:	f7ff babb 	b.w	8012954 <_vfprintf_r+0x5d4>
 80133de:	bf00      	nop
 80133e0:	08017c38 	.word	0x08017c38
 80133e4:	08017c28 	.word	0x08017c28
 80133e8:	08017ba0 	.word	0x08017ba0
 80133ec:	08017ba4 	.word	0x08017ba4

080133f0 <__sbprintf>:
 80133f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80133f2:	460c      	mov	r4, r1
 80133f4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80133f8:	461f      	mov	r7, r3
 80133fa:	8989      	ldrh	r1, [r1, #12]
 80133fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80133fe:	9319      	str	r3, [sp, #100]	; 0x64
 8013400:	89e3      	ldrh	r3, [r4, #14]
 8013402:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013406:	f021 0102 	bic.w	r1, r1, #2
 801340a:	6a23      	ldr	r3, [r4, #32]
 801340c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8013410:	9308      	str	r3, [sp, #32]
 8013412:	a91a      	add	r1, sp, #104	; 0x68
 8013414:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013416:	930a      	str	r3, [sp, #40]	; 0x28
 8013418:	4615      	mov	r5, r2
 801341a:	2300      	movs	r3, #0
 801341c:	4606      	mov	r6, r0
 801341e:	9100      	str	r1, [sp, #0]
 8013420:	9104      	str	r1, [sp, #16]
 8013422:	a816      	add	r0, sp, #88	; 0x58
 8013424:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013428:	9102      	str	r1, [sp, #8]
 801342a:	9105      	str	r1, [sp, #20]
 801342c:	9306      	str	r3, [sp, #24]
 801342e:	f001 ff6b 	bl	8015308 <__retarget_lock_init_recursive>
 8013432:	462a      	mov	r2, r5
 8013434:	463b      	mov	r3, r7
 8013436:	4669      	mov	r1, sp
 8013438:	4630      	mov	r0, r6
 801343a:	f7fe ffa1 	bl	8012380 <_vfprintf_r>
 801343e:	1e05      	subs	r5, r0, #0
 8013440:	db07      	blt.n	8013452 <__sbprintf+0x62>
 8013442:	4669      	mov	r1, sp
 8013444:	4630      	mov	r0, r6
 8013446:	f000 ff87 	bl	8014358 <_fflush_r>
 801344a:	2800      	cmp	r0, #0
 801344c:	bf18      	it	ne
 801344e:	f04f 35ff 	movne.w	r5, #4294967295
 8013452:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013456:	9816      	ldr	r0, [sp, #88]	; 0x58
 8013458:	065b      	lsls	r3, r3, #25
 801345a:	bf42      	ittt	mi
 801345c:	89a3      	ldrhmi	r3, [r4, #12]
 801345e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8013462:	81a3      	strhmi	r3, [r4, #12]
 8013464:	f001 ff51 	bl	801530a <__retarget_lock_close_recursive>
 8013468:	4628      	mov	r0, r5
 801346a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 801346e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013470 <__swsetup_r>:
 8013470:	4b32      	ldr	r3, [pc, #200]	; (801353c <__swsetup_r+0xcc>)
 8013472:	b570      	push	{r4, r5, r6, lr}
 8013474:	681d      	ldr	r5, [r3, #0]
 8013476:	4606      	mov	r6, r0
 8013478:	460c      	mov	r4, r1
 801347a:	b125      	cbz	r5, 8013486 <__swsetup_r+0x16>
 801347c:	69ab      	ldr	r3, [r5, #24]
 801347e:	b913      	cbnz	r3, 8013486 <__swsetup_r+0x16>
 8013480:	4628      	mov	r0, r5
 8013482:	f000 fffd 	bl	8014480 <__sinit>
 8013486:	4b2e      	ldr	r3, [pc, #184]	; (8013540 <__swsetup_r+0xd0>)
 8013488:	429c      	cmp	r4, r3
 801348a:	d10f      	bne.n	80134ac <__swsetup_r+0x3c>
 801348c:	686c      	ldr	r4, [r5, #4]
 801348e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013492:	b29a      	uxth	r2, r3
 8013494:	0715      	lsls	r5, r2, #28
 8013496:	d42c      	bmi.n	80134f2 <__swsetup_r+0x82>
 8013498:	06d0      	lsls	r0, r2, #27
 801349a:	d411      	bmi.n	80134c0 <__swsetup_r+0x50>
 801349c:	2209      	movs	r2, #9
 801349e:	6032      	str	r2, [r6, #0]
 80134a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80134a4:	81a3      	strh	r3, [r4, #12]
 80134a6:	f04f 30ff 	mov.w	r0, #4294967295
 80134aa:	bd70      	pop	{r4, r5, r6, pc}
 80134ac:	4b25      	ldr	r3, [pc, #148]	; (8013544 <__swsetup_r+0xd4>)
 80134ae:	429c      	cmp	r4, r3
 80134b0:	d101      	bne.n	80134b6 <__swsetup_r+0x46>
 80134b2:	68ac      	ldr	r4, [r5, #8]
 80134b4:	e7eb      	b.n	801348e <__swsetup_r+0x1e>
 80134b6:	4b24      	ldr	r3, [pc, #144]	; (8013548 <__swsetup_r+0xd8>)
 80134b8:	429c      	cmp	r4, r3
 80134ba:	bf08      	it	eq
 80134bc:	68ec      	ldreq	r4, [r5, #12]
 80134be:	e7e6      	b.n	801348e <__swsetup_r+0x1e>
 80134c0:	0751      	lsls	r1, r2, #29
 80134c2:	d512      	bpl.n	80134ea <__swsetup_r+0x7a>
 80134c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80134c6:	b141      	cbz	r1, 80134da <__swsetup_r+0x6a>
 80134c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80134cc:	4299      	cmp	r1, r3
 80134ce:	d002      	beq.n	80134d6 <__swsetup_r+0x66>
 80134d0:	4630      	mov	r0, r6
 80134d2:	f001 f8ab 	bl	801462c <_free_r>
 80134d6:	2300      	movs	r3, #0
 80134d8:	6363      	str	r3, [r4, #52]	; 0x34
 80134da:	89a3      	ldrh	r3, [r4, #12]
 80134dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80134e0:	81a3      	strh	r3, [r4, #12]
 80134e2:	2300      	movs	r3, #0
 80134e4:	6063      	str	r3, [r4, #4]
 80134e6:	6923      	ldr	r3, [r4, #16]
 80134e8:	6023      	str	r3, [r4, #0]
 80134ea:	89a3      	ldrh	r3, [r4, #12]
 80134ec:	f043 0308 	orr.w	r3, r3, #8
 80134f0:	81a3      	strh	r3, [r4, #12]
 80134f2:	6923      	ldr	r3, [r4, #16]
 80134f4:	b94b      	cbnz	r3, 801350a <__swsetup_r+0x9a>
 80134f6:	89a3      	ldrh	r3, [r4, #12]
 80134f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80134fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013500:	d003      	beq.n	801350a <__swsetup_r+0x9a>
 8013502:	4621      	mov	r1, r4
 8013504:	4630      	mov	r0, r6
 8013506:	f001 ff31 	bl	801536c <__smakebuf_r>
 801350a:	89a2      	ldrh	r2, [r4, #12]
 801350c:	f012 0301 	ands.w	r3, r2, #1
 8013510:	d00c      	beq.n	801352c <__swsetup_r+0xbc>
 8013512:	2300      	movs	r3, #0
 8013514:	60a3      	str	r3, [r4, #8]
 8013516:	6963      	ldr	r3, [r4, #20]
 8013518:	425b      	negs	r3, r3
 801351a:	61a3      	str	r3, [r4, #24]
 801351c:	6923      	ldr	r3, [r4, #16]
 801351e:	b953      	cbnz	r3, 8013536 <__swsetup_r+0xc6>
 8013520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013524:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013528:	d1ba      	bne.n	80134a0 <__swsetup_r+0x30>
 801352a:	bd70      	pop	{r4, r5, r6, pc}
 801352c:	0792      	lsls	r2, r2, #30
 801352e:	bf58      	it	pl
 8013530:	6963      	ldrpl	r3, [r4, #20]
 8013532:	60a3      	str	r3, [r4, #8]
 8013534:	e7f2      	b.n	801351c <__swsetup_r+0xac>
 8013536:	2000      	movs	r0, #0
 8013538:	e7f7      	b.n	801352a <__swsetup_r+0xba>
 801353a:	bf00      	nop
 801353c:	20000014 	.word	0x20000014
 8013540:	08017c78 	.word	0x08017c78
 8013544:	08017c98 	.word	0x08017c98
 8013548:	08017c58 	.word	0x08017c58

0801354c <div>:
 801354c:	2900      	cmp	r1, #0
 801354e:	b510      	push	{r4, lr}
 8013550:	fb91 f4f2 	sdiv	r4, r1, r2
 8013554:	fb02 1314 	mls	r3, r2, r4, r1
 8013558:	db06      	blt.n	8013568 <div+0x1c>
 801355a:	2b00      	cmp	r3, #0
 801355c:	da01      	bge.n	8013562 <div+0x16>
 801355e:	3401      	adds	r4, #1
 8013560:	1a9b      	subs	r3, r3, r2
 8013562:	6004      	str	r4, [r0, #0]
 8013564:	6043      	str	r3, [r0, #4]
 8013566:	bd10      	pop	{r4, pc}
 8013568:	2b00      	cmp	r3, #0
 801356a:	bfc4      	itt	gt
 801356c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8013570:	189b      	addgt	r3, r3, r2
 8013572:	e7f6      	b.n	8013562 <div+0x16>

08013574 <quorem>:
 8013574:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013578:	6903      	ldr	r3, [r0, #16]
 801357a:	690c      	ldr	r4, [r1, #16]
 801357c:	429c      	cmp	r4, r3
 801357e:	4680      	mov	r8, r0
 8013580:	f300 8082 	bgt.w	8013688 <quorem+0x114>
 8013584:	3c01      	subs	r4, #1
 8013586:	f101 0714 	add.w	r7, r1, #20
 801358a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801358e:	f100 0614 	add.w	r6, r0, #20
 8013592:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013596:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801359a:	eb06 030e 	add.w	r3, r6, lr
 801359e:	3501      	adds	r5, #1
 80135a0:	eb07 090e 	add.w	r9, r7, lr
 80135a4:	9301      	str	r3, [sp, #4]
 80135a6:	fbb0 f5f5 	udiv	r5, r0, r5
 80135aa:	b395      	cbz	r5, 8013612 <quorem+0x9e>
 80135ac:	f04f 0a00 	mov.w	sl, #0
 80135b0:	4638      	mov	r0, r7
 80135b2:	46b4      	mov	ip, r6
 80135b4:	46d3      	mov	fp, sl
 80135b6:	f850 2b04 	ldr.w	r2, [r0], #4
 80135ba:	b293      	uxth	r3, r2
 80135bc:	fb05 a303 	mla	r3, r5, r3, sl
 80135c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135c4:	b29b      	uxth	r3, r3
 80135c6:	ebab 0303 	sub.w	r3, fp, r3
 80135ca:	0c12      	lsrs	r2, r2, #16
 80135cc:	f8bc b000 	ldrh.w	fp, [ip]
 80135d0:	fb05 a202 	mla	r2, r5, r2, sl
 80135d4:	fa13 f38b 	uxtah	r3, r3, fp
 80135d8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80135dc:	fa1f fb82 	uxth.w	fp, r2
 80135e0:	f8dc 2000 	ldr.w	r2, [ip]
 80135e4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80135e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80135ec:	b29b      	uxth	r3, r3
 80135ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80135f2:	4581      	cmp	r9, r0
 80135f4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80135f8:	f84c 3b04 	str.w	r3, [ip], #4
 80135fc:	d2db      	bcs.n	80135b6 <quorem+0x42>
 80135fe:	f856 300e 	ldr.w	r3, [r6, lr]
 8013602:	b933      	cbnz	r3, 8013612 <quorem+0x9e>
 8013604:	9b01      	ldr	r3, [sp, #4]
 8013606:	3b04      	subs	r3, #4
 8013608:	429e      	cmp	r6, r3
 801360a:	461a      	mov	r2, r3
 801360c:	d330      	bcc.n	8013670 <quorem+0xfc>
 801360e:	f8c8 4010 	str.w	r4, [r8, #16]
 8013612:	4640      	mov	r0, r8
 8013614:	f002 f95d 	bl	80158d2 <__mcmp>
 8013618:	2800      	cmp	r0, #0
 801361a:	db25      	blt.n	8013668 <quorem+0xf4>
 801361c:	3501      	adds	r5, #1
 801361e:	4630      	mov	r0, r6
 8013620:	f04f 0e00 	mov.w	lr, #0
 8013624:	f857 2b04 	ldr.w	r2, [r7], #4
 8013628:	f8d0 c000 	ldr.w	ip, [r0]
 801362c:	b293      	uxth	r3, r2
 801362e:	ebae 0303 	sub.w	r3, lr, r3
 8013632:	0c12      	lsrs	r2, r2, #16
 8013634:	fa13 f38c 	uxtah	r3, r3, ip
 8013638:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801363c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013640:	b29b      	uxth	r3, r3
 8013642:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013646:	45b9      	cmp	r9, r7
 8013648:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801364c:	f840 3b04 	str.w	r3, [r0], #4
 8013650:	d2e8      	bcs.n	8013624 <quorem+0xb0>
 8013652:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013656:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801365a:	b92a      	cbnz	r2, 8013668 <quorem+0xf4>
 801365c:	3b04      	subs	r3, #4
 801365e:	429e      	cmp	r6, r3
 8013660:	461a      	mov	r2, r3
 8013662:	d30b      	bcc.n	801367c <quorem+0x108>
 8013664:	f8c8 4010 	str.w	r4, [r8, #16]
 8013668:	4628      	mov	r0, r5
 801366a:	b003      	add	sp, #12
 801366c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013670:	6812      	ldr	r2, [r2, #0]
 8013672:	3b04      	subs	r3, #4
 8013674:	2a00      	cmp	r2, #0
 8013676:	d1ca      	bne.n	801360e <quorem+0x9a>
 8013678:	3c01      	subs	r4, #1
 801367a:	e7c5      	b.n	8013608 <quorem+0x94>
 801367c:	6812      	ldr	r2, [r2, #0]
 801367e:	3b04      	subs	r3, #4
 8013680:	2a00      	cmp	r2, #0
 8013682:	d1ef      	bne.n	8013664 <quorem+0xf0>
 8013684:	3c01      	subs	r4, #1
 8013686:	e7ea      	b.n	801365e <quorem+0xea>
 8013688:	2000      	movs	r0, #0
 801368a:	e7ee      	b.n	801366a <quorem+0xf6>
 801368c:	0000      	movs	r0, r0
	...

08013690 <_dtoa_r>:
 8013690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013694:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013696:	b095      	sub	sp, #84	; 0x54
 8013698:	4604      	mov	r4, r0
 801369a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 801369c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80136a0:	b93e      	cbnz	r6, 80136b2 <_dtoa_r+0x22>
 80136a2:	2010      	movs	r0, #16
 80136a4:	f7fb fef6 	bl	800f494 <malloc>
 80136a8:	6260      	str	r0, [r4, #36]	; 0x24
 80136aa:	6046      	str	r6, [r0, #4]
 80136ac:	6086      	str	r6, [r0, #8]
 80136ae:	6006      	str	r6, [r0, #0]
 80136b0:	60c6      	str	r6, [r0, #12]
 80136b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80136b4:	6819      	ldr	r1, [r3, #0]
 80136b6:	b151      	cbz	r1, 80136ce <_dtoa_r+0x3e>
 80136b8:	685a      	ldr	r2, [r3, #4]
 80136ba:	604a      	str	r2, [r1, #4]
 80136bc:	2301      	movs	r3, #1
 80136be:	4093      	lsls	r3, r2
 80136c0:	608b      	str	r3, [r1, #8]
 80136c2:	4620      	mov	r0, r4
 80136c4:	f001 fef2 	bl	80154ac <_Bfree>
 80136c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80136ca:	2200      	movs	r2, #0
 80136cc:	601a      	str	r2, [r3, #0]
 80136ce:	9b03      	ldr	r3, [sp, #12]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	bfbf      	itttt	lt
 80136d4:	2301      	movlt	r3, #1
 80136d6:	602b      	strlt	r3, [r5, #0]
 80136d8:	9b03      	ldrlt	r3, [sp, #12]
 80136da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80136de:	bfb2      	itee	lt
 80136e0:	9303      	strlt	r3, [sp, #12]
 80136e2:	2300      	movge	r3, #0
 80136e4:	602b      	strge	r3, [r5, #0]
 80136e6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80136ea:	4ba9      	ldr	r3, [pc, #676]	; (8013990 <_dtoa_r+0x300>)
 80136ec:	ea33 0309 	bics.w	r3, r3, r9
 80136f0:	d11b      	bne.n	801372a <_dtoa_r+0x9a>
 80136f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80136f4:	f242 730f 	movw	r3, #9999	; 0x270f
 80136f8:	6013      	str	r3, [r2, #0]
 80136fa:	9b02      	ldr	r3, [sp, #8]
 80136fc:	b923      	cbnz	r3, 8013708 <_dtoa_r+0x78>
 80136fe:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8013702:	2800      	cmp	r0, #0
 8013704:	f000 8581 	beq.w	801420a <_dtoa_r+0xb7a>
 8013708:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801370a:	b953      	cbnz	r3, 8013722 <_dtoa_r+0x92>
 801370c:	4ba1      	ldr	r3, [pc, #644]	; (8013994 <_dtoa_r+0x304>)
 801370e:	e021      	b.n	8013754 <_dtoa_r+0xc4>
 8013710:	4ba1      	ldr	r3, [pc, #644]	; (8013998 <_dtoa_r+0x308>)
 8013712:	9306      	str	r3, [sp, #24]
 8013714:	3308      	adds	r3, #8
 8013716:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013718:	6013      	str	r3, [r2, #0]
 801371a:	9806      	ldr	r0, [sp, #24]
 801371c:	b015      	add	sp, #84	; 0x54
 801371e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013722:	4b9c      	ldr	r3, [pc, #624]	; (8013994 <_dtoa_r+0x304>)
 8013724:	9306      	str	r3, [sp, #24]
 8013726:	3303      	adds	r3, #3
 8013728:	e7f5      	b.n	8013716 <_dtoa_r+0x86>
 801372a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801372e:	2200      	movs	r2, #0
 8013730:	2300      	movs	r3, #0
 8013732:	4630      	mov	r0, r6
 8013734:	4639      	mov	r1, r7
 8013736:	f7ed f9d3 	bl	8000ae0 <__aeabi_dcmpeq>
 801373a:	4680      	mov	r8, r0
 801373c:	b160      	cbz	r0, 8013758 <_dtoa_r+0xc8>
 801373e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013740:	2301      	movs	r3, #1
 8013742:	6013      	str	r3, [r2, #0]
 8013744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013746:	2b00      	cmp	r3, #0
 8013748:	f000 855c 	beq.w	8014204 <_dtoa_r+0xb74>
 801374c:	4b93      	ldr	r3, [pc, #588]	; (801399c <_dtoa_r+0x30c>)
 801374e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013750:	6013      	str	r3, [r2, #0]
 8013752:	3b01      	subs	r3, #1
 8013754:	9306      	str	r3, [sp, #24]
 8013756:	e7e0      	b.n	801371a <_dtoa_r+0x8a>
 8013758:	ab12      	add	r3, sp, #72	; 0x48
 801375a:	9301      	str	r3, [sp, #4]
 801375c:	ab13      	add	r3, sp, #76	; 0x4c
 801375e:	9300      	str	r3, [sp, #0]
 8013760:	4632      	mov	r2, r6
 8013762:	463b      	mov	r3, r7
 8013764:	4620      	mov	r0, r4
 8013766:	f002 f9a3 	bl	8015ab0 <__d2b>
 801376a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801376e:	4682      	mov	sl, r0
 8013770:	2d00      	cmp	r5, #0
 8013772:	d07c      	beq.n	801386e <_dtoa_r+0x1de>
 8013774:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013778:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801377c:	4630      	mov	r0, r6
 801377e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8013782:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013786:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801378a:	2200      	movs	r2, #0
 801378c:	4b84      	ldr	r3, [pc, #528]	; (80139a0 <_dtoa_r+0x310>)
 801378e:	f7ec fd8b 	bl	80002a8 <__aeabi_dsub>
 8013792:	a379      	add	r3, pc, #484	; (adr r3, 8013978 <_dtoa_r+0x2e8>)
 8013794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013798:	f7ec ff3a 	bl	8000610 <__aeabi_dmul>
 801379c:	a378      	add	r3, pc, #480	; (adr r3, 8013980 <_dtoa_r+0x2f0>)
 801379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137a2:	f7ec fd83 	bl	80002ac <__adddf3>
 80137a6:	4606      	mov	r6, r0
 80137a8:	4628      	mov	r0, r5
 80137aa:	460f      	mov	r7, r1
 80137ac:	f7ec feca 	bl	8000544 <__aeabi_i2d>
 80137b0:	a375      	add	r3, pc, #468	; (adr r3, 8013988 <_dtoa_r+0x2f8>)
 80137b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b6:	f7ec ff2b 	bl	8000610 <__aeabi_dmul>
 80137ba:	4602      	mov	r2, r0
 80137bc:	460b      	mov	r3, r1
 80137be:	4630      	mov	r0, r6
 80137c0:	4639      	mov	r1, r7
 80137c2:	f7ec fd73 	bl	80002ac <__adddf3>
 80137c6:	4606      	mov	r6, r0
 80137c8:	460f      	mov	r7, r1
 80137ca:	f7ed f9d1 	bl	8000b70 <__aeabi_d2iz>
 80137ce:	2200      	movs	r2, #0
 80137d0:	4683      	mov	fp, r0
 80137d2:	2300      	movs	r3, #0
 80137d4:	4630      	mov	r0, r6
 80137d6:	4639      	mov	r1, r7
 80137d8:	f7ed f98c 	bl	8000af4 <__aeabi_dcmplt>
 80137dc:	b158      	cbz	r0, 80137f6 <_dtoa_r+0x166>
 80137de:	4658      	mov	r0, fp
 80137e0:	f7ec feb0 	bl	8000544 <__aeabi_i2d>
 80137e4:	4602      	mov	r2, r0
 80137e6:	460b      	mov	r3, r1
 80137e8:	4630      	mov	r0, r6
 80137ea:	4639      	mov	r1, r7
 80137ec:	f7ed f978 	bl	8000ae0 <__aeabi_dcmpeq>
 80137f0:	b908      	cbnz	r0, 80137f6 <_dtoa_r+0x166>
 80137f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80137f6:	f1bb 0f16 	cmp.w	fp, #22
 80137fa:	d857      	bhi.n	80138ac <_dtoa_r+0x21c>
 80137fc:	4969      	ldr	r1, [pc, #420]	; (80139a4 <_dtoa_r+0x314>)
 80137fe:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8013802:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013806:	e9d1 0100 	ldrd	r0, r1, [r1]
 801380a:	f7ed f991 	bl	8000b30 <__aeabi_dcmpgt>
 801380e:	2800      	cmp	r0, #0
 8013810:	d04e      	beq.n	80138b0 <_dtoa_r+0x220>
 8013812:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013816:	2300      	movs	r3, #0
 8013818:	930d      	str	r3, [sp, #52]	; 0x34
 801381a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801381c:	1b5d      	subs	r5, r3, r5
 801381e:	1e6b      	subs	r3, r5, #1
 8013820:	9307      	str	r3, [sp, #28]
 8013822:	bf43      	ittte	mi
 8013824:	2300      	movmi	r3, #0
 8013826:	f1c5 0801 	rsbmi	r8, r5, #1
 801382a:	9307      	strmi	r3, [sp, #28]
 801382c:	f04f 0800 	movpl.w	r8, #0
 8013830:	f1bb 0f00 	cmp.w	fp, #0
 8013834:	db3e      	blt.n	80138b4 <_dtoa_r+0x224>
 8013836:	9b07      	ldr	r3, [sp, #28]
 8013838:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 801383c:	445b      	add	r3, fp
 801383e:	9307      	str	r3, [sp, #28]
 8013840:	2300      	movs	r3, #0
 8013842:	9308      	str	r3, [sp, #32]
 8013844:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013846:	2b09      	cmp	r3, #9
 8013848:	f200 80b0 	bhi.w	80139ac <_dtoa_r+0x31c>
 801384c:	2b05      	cmp	r3, #5
 801384e:	bfc4      	itt	gt
 8013850:	3b04      	subgt	r3, #4
 8013852:	931e      	strgt	r3, [sp, #120]	; 0x78
 8013854:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013856:	f1a3 0302 	sub.w	r3, r3, #2
 801385a:	bfcc      	ite	gt
 801385c:	2600      	movgt	r6, #0
 801385e:	2601      	movle	r6, #1
 8013860:	2b03      	cmp	r3, #3
 8013862:	f200 80af 	bhi.w	80139c4 <_dtoa_r+0x334>
 8013866:	e8df f003 	tbb	[pc, r3]
 801386a:	8583      	.short	0x8583
 801386c:	772d      	.short	0x772d
 801386e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013870:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8013872:	441d      	add	r5, r3
 8013874:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013878:	2b20      	cmp	r3, #32
 801387a:	dd11      	ble.n	80138a0 <_dtoa_r+0x210>
 801387c:	9a02      	ldr	r2, [sp, #8]
 801387e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013882:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8013886:	fa22 f000 	lsr.w	r0, r2, r0
 801388a:	fa09 f303 	lsl.w	r3, r9, r3
 801388e:	4318      	orrs	r0, r3
 8013890:	f7ec fe48 	bl	8000524 <__aeabi_ui2d>
 8013894:	2301      	movs	r3, #1
 8013896:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801389a:	3d01      	subs	r5, #1
 801389c:	9310      	str	r3, [sp, #64]	; 0x40
 801389e:	e774      	b.n	801378a <_dtoa_r+0xfa>
 80138a0:	f1c3 0020 	rsb	r0, r3, #32
 80138a4:	9b02      	ldr	r3, [sp, #8]
 80138a6:	fa03 f000 	lsl.w	r0, r3, r0
 80138aa:	e7f1      	b.n	8013890 <_dtoa_r+0x200>
 80138ac:	2301      	movs	r3, #1
 80138ae:	e7b3      	b.n	8013818 <_dtoa_r+0x188>
 80138b0:	900d      	str	r0, [sp, #52]	; 0x34
 80138b2:	e7b2      	b.n	801381a <_dtoa_r+0x18a>
 80138b4:	f1cb 0300 	rsb	r3, fp, #0
 80138b8:	9308      	str	r3, [sp, #32]
 80138ba:	2300      	movs	r3, #0
 80138bc:	eba8 080b 	sub.w	r8, r8, fp
 80138c0:	930c      	str	r3, [sp, #48]	; 0x30
 80138c2:	e7bf      	b.n	8013844 <_dtoa_r+0x1b4>
 80138c4:	2301      	movs	r3, #1
 80138c6:	9309      	str	r3, [sp, #36]	; 0x24
 80138c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	dd7d      	ble.n	80139ca <_dtoa_r+0x33a>
 80138ce:	9304      	str	r3, [sp, #16]
 80138d0:	4699      	mov	r9, r3
 80138d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80138d4:	2200      	movs	r2, #0
 80138d6:	606a      	str	r2, [r5, #4]
 80138d8:	2104      	movs	r1, #4
 80138da:	f101 0214 	add.w	r2, r1, #20
 80138de:	429a      	cmp	r2, r3
 80138e0:	d978      	bls.n	80139d4 <_dtoa_r+0x344>
 80138e2:	6869      	ldr	r1, [r5, #4]
 80138e4:	4620      	mov	r0, r4
 80138e6:	f001 fdad 	bl	8015444 <_Balloc>
 80138ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80138ec:	6028      	str	r0, [r5, #0]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	9306      	str	r3, [sp, #24]
 80138f2:	f1b9 0f0e 	cmp.w	r9, #14
 80138f6:	f200 80ee 	bhi.w	8013ad6 <_dtoa_r+0x446>
 80138fa:	2e00      	cmp	r6, #0
 80138fc:	f000 80eb 	beq.w	8013ad6 <_dtoa_r+0x446>
 8013900:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013904:	f1bb 0f00 	cmp.w	fp, #0
 8013908:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801390c:	dd77      	ble.n	80139fe <_dtoa_r+0x36e>
 801390e:	4a25      	ldr	r2, [pc, #148]	; (80139a4 <_dtoa_r+0x314>)
 8013910:	f00b 030f 	and.w	r3, fp, #15
 8013914:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391c:	ea4f 162b 	mov.w	r6, fp, asr #4
 8013920:	06f0      	lsls	r0, r6, #27
 8013922:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013926:	d55a      	bpl.n	80139de <_dtoa_r+0x34e>
 8013928:	4b1f      	ldr	r3, [pc, #124]	; (80139a8 <_dtoa_r+0x318>)
 801392a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801392e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013932:	f7ec ff97 	bl	8000864 <__aeabi_ddiv>
 8013936:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801393a:	f006 060f 	and.w	r6, r6, #15
 801393e:	2503      	movs	r5, #3
 8013940:	4f19      	ldr	r7, [pc, #100]	; (80139a8 <_dtoa_r+0x318>)
 8013942:	2e00      	cmp	r6, #0
 8013944:	d14d      	bne.n	80139e2 <_dtoa_r+0x352>
 8013946:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801394a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801394e:	f7ec ff89 	bl	8000864 <__aeabi_ddiv>
 8013952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013956:	e06c      	b.n	8013a32 <_dtoa_r+0x3a2>
 8013958:	2301      	movs	r3, #1
 801395a:	9309      	str	r3, [sp, #36]	; 0x24
 801395c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801395e:	445b      	add	r3, fp
 8013960:	f103 0901 	add.w	r9, r3, #1
 8013964:	9304      	str	r3, [sp, #16]
 8013966:	464b      	mov	r3, r9
 8013968:	2b01      	cmp	r3, #1
 801396a:	bfb8      	it	lt
 801396c:	2301      	movlt	r3, #1
 801396e:	e7b0      	b.n	80138d2 <_dtoa_r+0x242>
 8013970:	2300      	movs	r3, #0
 8013972:	e7a8      	b.n	80138c6 <_dtoa_r+0x236>
 8013974:	2300      	movs	r3, #0
 8013976:	e7f0      	b.n	801395a <_dtoa_r+0x2ca>
 8013978:	636f4361 	.word	0x636f4361
 801397c:	3fd287a7 	.word	0x3fd287a7
 8013980:	8b60c8b3 	.word	0x8b60c8b3
 8013984:	3fc68a28 	.word	0x3fc68a28
 8013988:	509f79fb 	.word	0x509f79fb
 801398c:	3fd34413 	.word	0x3fd34413
 8013990:	7ff00000 	.word	0x7ff00000
 8013994:	08017c51 	.word	0x08017c51
 8013998:	08017c48 	.word	0x08017c48
 801399c:	08017bcb 	.word	0x08017bcb
 80139a0:	3ff80000 	.word	0x3ff80000
 80139a4:	08017cf0 	.word	0x08017cf0
 80139a8:	08017cc8 	.word	0x08017cc8
 80139ac:	2601      	movs	r6, #1
 80139ae:	2300      	movs	r3, #0
 80139b0:	931e      	str	r3, [sp, #120]	; 0x78
 80139b2:	9609      	str	r6, [sp, #36]	; 0x24
 80139b4:	f04f 33ff 	mov.w	r3, #4294967295
 80139b8:	9304      	str	r3, [sp, #16]
 80139ba:	4699      	mov	r9, r3
 80139bc:	2200      	movs	r2, #0
 80139be:	2312      	movs	r3, #18
 80139c0:	921f      	str	r2, [sp, #124]	; 0x7c
 80139c2:	e786      	b.n	80138d2 <_dtoa_r+0x242>
 80139c4:	2301      	movs	r3, #1
 80139c6:	9309      	str	r3, [sp, #36]	; 0x24
 80139c8:	e7f4      	b.n	80139b4 <_dtoa_r+0x324>
 80139ca:	2301      	movs	r3, #1
 80139cc:	9304      	str	r3, [sp, #16]
 80139ce:	4699      	mov	r9, r3
 80139d0:	461a      	mov	r2, r3
 80139d2:	e7f5      	b.n	80139c0 <_dtoa_r+0x330>
 80139d4:	686a      	ldr	r2, [r5, #4]
 80139d6:	3201      	adds	r2, #1
 80139d8:	606a      	str	r2, [r5, #4]
 80139da:	0049      	lsls	r1, r1, #1
 80139dc:	e77d      	b.n	80138da <_dtoa_r+0x24a>
 80139de:	2502      	movs	r5, #2
 80139e0:	e7ae      	b.n	8013940 <_dtoa_r+0x2b0>
 80139e2:	07f1      	lsls	r1, r6, #31
 80139e4:	d508      	bpl.n	80139f8 <_dtoa_r+0x368>
 80139e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80139ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80139ee:	f7ec fe0f 	bl	8000610 <__aeabi_dmul>
 80139f2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80139f6:	3501      	adds	r5, #1
 80139f8:	1076      	asrs	r6, r6, #1
 80139fa:	3708      	adds	r7, #8
 80139fc:	e7a1      	b.n	8013942 <_dtoa_r+0x2b2>
 80139fe:	f000 80a5 	beq.w	8013b4c <_dtoa_r+0x4bc>
 8013a02:	f1cb 0600 	rsb	r6, fp, #0
 8013a06:	4ba3      	ldr	r3, [pc, #652]	; (8013c94 <_dtoa_r+0x604>)
 8013a08:	4fa3      	ldr	r7, [pc, #652]	; (8013c98 <_dtoa_r+0x608>)
 8013a0a:	f006 020f 	and.w	r2, r6, #15
 8013a0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013a1a:	f7ec fdf9 	bl	8000610 <__aeabi_dmul>
 8013a1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a22:	1136      	asrs	r6, r6, #4
 8013a24:	2300      	movs	r3, #0
 8013a26:	2502      	movs	r5, #2
 8013a28:	2e00      	cmp	r6, #0
 8013a2a:	f040 8084 	bne.w	8013b36 <_dtoa_r+0x4a6>
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d18f      	bne.n	8013952 <_dtoa_r+0x2c2>
 8013a32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	f000 808b 	beq.w	8013b50 <_dtoa_r+0x4c0>
 8013a3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013a3e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013a42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a46:	2200      	movs	r2, #0
 8013a48:	4b94      	ldr	r3, [pc, #592]	; (8013c9c <_dtoa_r+0x60c>)
 8013a4a:	f7ed f853 	bl	8000af4 <__aeabi_dcmplt>
 8013a4e:	2800      	cmp	r0, #0
 8013a50:	d07e      	beq.n	8013b50 <_dtoa_r+0x4c0>
 8013a52:	f1b9 0f00 	cmp.w	r9, #0
 8013a56:	d07b      	beq.n	8013b50 <_dtoa_r+0x4c0>
 8013a58:	9b04      	ldr	r3, [sp, #16]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	dd37      	ble.n	8013ace <_dtoa_r+0x43e>
 8013a5e:	2200      	movs	r2, #0
 8013a60:	4b8f      	ldr	r3, [pc, #572]	; (8013ca0 <_dtoa_r+0x610>)
 8013a62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a66:	f7ec fdd3 	bl	8000610 <__aeabi_dmul>
 8013a6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a6e:	9e04      	ldr	r6, [sp, #16]
 8013a70:	f10b 37ff 	add.w	r7, fp, #4294967295
 8013a74:	3501      	adds	r5, #1
 8013a76:	4628      	mov	r0, r5
 8013a78:	f7ec fd64 	bl	8000544 <__aeabi_i2d>
 8013a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013a80:	f7ec fdc6 	bl	8000610 <__aeabi_dmul>
 8013a84:	4b87      	ldr	r3, [pc, #540]	; (8013ca4 <_dtoa_r+0x614>)
 8013a86:	2200      	movs	r2, #0
 8013a88:	f7ec fc10 	bl	80002ac <__adddf3>
 8013a8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013a92:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8013a96:	950b      	str	r5, [sp, #44]	; 0x2c
 8013a98:	2e00      	cmp	r6, #0
 8013a9a:	d15c      	bne.n	8013b56 <_dtoa_r+0x4c6>
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	4b82      	ldr	r3, [pc, #520]	; (8013ca8 <_dtoa_r+0x618>)
 8013aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013aa4:	f7ec fc00 	bl	80002a8 <__aeabi_dsub>
 8013aa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013aaa:	462b      	mov	r3, r5
 8013aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ab0:	f7ed f83e 	bl	8000b30 <__aeabi_dcmpgt>
 8013ab4:	2800      	cmp	r0, #0
 8013ab6:	f040 82f7 	bne.w	80140a8 <_dtoa_r+0xa18>
 8013aba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013abc:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8013ac0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013ac4:	f7ed f816 	bl	8000af4 <__aeabi_dcmplt>
 8013ac8:	2800      	cmp	r0, #0
 8013aca:	f040 82eb 	bne.w	80140a4 <_dtoa_r+0xa14>
 8013ace:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013ad2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013ad6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	f2c0 8151 	blt.w	8013d80 <_dtoa_r+0x6f0>
 8013ade:	f1bb 0f0e 	cmp.w	fp, #14
 8013ae2:	f300 814d 	bgt.w	8013d80 <_dtoa_r+0x6f0>
 8013ae6:	4b6b      	ldr	r3, [pc, #428]	; (8013c94 <_dtoa_r+0x604>)
 8013ae8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013af4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	f280 80da 	bge.w	8013cb0 <_dtoa_r+0x620>
 8013afc:	f1b9 0f00 	cmp.w	r9, #0
 8013b00:	f300 80d6 	bgt.w	8013cb0 <_dtoa_r+0x620>
 8013b04:	f040 82cd 	bne.w	80140a2 <_dtoa_r+0xa12>
 8013b08:	2200      	movs	r2, #0
 8013b0a:	4b67      	ldr	r3, [pc, #412]	; (8013ca8 <_dtoa_r+0x618>)
 8013b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013b10:	f7ec fd7e 	bl	8000610 <__aeabi_dmul>
 8013b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013b18:	f7ed f800 	bl	8000b1c <__aeabi_dcmpge>
 8013b1c:	464e      	mov	r6, r9
 8013b1e:	464f      	mov	r7, r9
 8013b20:	2800      	cmp	r0, #0
 8013b22:	f040 82a4 	bne.w	801406e <_dtoa_r+0x9de>
 8013b26:	9b06      	ldr	r3, [sp, #24]
 8013b28:	9a06      	ldr	r2, [sp, #24]
 8013b2a:	1c5d      	adds	r5, r3, #1
 8013b2c:	2331      	movs	r3, #49	; 0x31
 8013b2e:	7013      	strb	r3, [r2, #0]
 8013b30:	f10b 0b01 	add.w	fp, fp, #1
 8013b34:	e29f      	b.n	8014076 <_dtoa_r+0x9e6>
 8013b36:	07f2      	lsls	r2, r6, #31
 8013b38:	d505      	bpl.n	8013b46 <_dtoa_r+0x4b6>
 8013b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013b3e:	f7ec fd67 	bl	8000610 <__aeabi_dmul>
 8013b42:	3501      	adds	r5, #1
 8013b44:	2301      	movs	r3, #1
 8013b46:	1076      	asrs	r6, r6, #1
 8013b48:	3708      	adds	r7, #8
 8013b4a:	e76d      	b.n	8013a28 <_dtoa_r+0x398>
 8013b4c:	2502      	movs	r5, #2
 8013b4e:	e770      	b.n	8013a32 <_dtoa_r+0x3a2>
 8013b50:	465f      	mov	r7, fp
 8013b52:	464e      	mov	r6, r9
 8013b54:	e78f      	b.n	8013a76 <_dtoa_r+0x3e6>
 8013b56:	9a06      	ldr	r2, [sp, #24]
 8013b58:	4b4e      	ldr	r3, [pc, #312]	; (8013c94 <_dtoa_r+0x604>)
 8013b5a:	4432      	add	r2, r6
 8013b5c:	9211      	str	r2, [sp, #68]	; 0x44
 8013b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b60:	1e71      	subs	r1, r6, #1
 8013b62:	2a00      	cmp	r2, #0
 8013b64:	d048      	beq.n	8013bf8 <_dtoa_r+0x568>
 8013b66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8013b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b6e:	2000      	movs	r0, #0
 8013b70:	494e      	ldr	r1, [pc, #312]	; (8013cac <_dtoa_r+0x61c>)
 8013b72:	f7ec fe77 	bl	8000864 <__aeabi_ddiv>
 8013b76:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013b7a:	f7ec fb95 	bl	80002a8 <__aeabi_dsub>
 8013b7e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013b82:	9d06      	ldr	r5, [sp, #24]
 8013b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b88:	f7ec fff2 	bl	8000b70 <__aeabi_d2iz>
 8013b8c:	4606      	mov	r6, r0
 8013b8e:	f7ec fcd9 	bl	8000544 <__aeabi_i2d>
 8013b92:	4602      	mov	r2, r0
 8013b94:	460b      	mov	r3, r1
 8013b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b9a:	f7ec fb85 	bl	80002a8 <__aeabi_dsub>
 8013b9e:	3630      	adds	r6, #48	; 0x30
 8013ba0:	f805 6b01 	strb.w	r6, [r5], #1
 8013ba4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013ba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bac:	f7ec ffa2 	bl	8000af4 <__aeabi_dcmplt>
 8013bb0:	2800      	cmp	r0, #0
 8013bb2:	d165      	bne.n	8013c80 <_dtoa_r+0x5f0>
 8013bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013bb8:	2000      	movs	r0, #0
 8013bba:	4938      	ldr	r1, [pc, #224]	; (8013c9c <_dtoa_r+0x60c>)
 8013bbc:	f7ec fb74 	bl	80002a8 <__aeabi_dsub>
 8013bc0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013bc4:	f7ec ff96 	bl	8000af4 <__aeabi_dcmplt>
 8013bc8:	2800      	cmp	r0, #0
 8013bca:	f040 80b9 	bne.w	8013d40 <_dtoa_r+0x6b0>
 8013bce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013bd0:	429d      	cmp	r5, r3
 8013bd2:	f43f af7c 	beq.w	8013ace <_dtoa_r+0x43e>
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	4b31      	ldr	r3, [pc, #196]	; (8013ca0 <_dtoa_r+0x610>)
 8013bda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013bde:	f7ec fd17 	bl	8000610 <__aeabi_dmul>
 8013be2:	2200      	movs	r2, #0
 8013be4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013be8:	4b2d      	ldr	r3, [pc, #180]	; (8013ca0 <_dtoa_r+0x610>)
 8013bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bee:	f7ec fd0f 	bl	8000610 <__aeabi_dmul>
 8013bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bf6:	e7c5      	b.n	8013b84 <_dtoa_r+0x4f4>
 8013bf8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8013bfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013c04:	f7ec fd04 	bl	8000610 <__aeabi_dmul>
 8013c08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013c0c:	9d06      	ldr	r5, [sp, #24]
 8013c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c12:	f7ec ffad 	bl	8000b70 <__aeabi_d2iz>
 8013c16:	4606      	mov	r6, r0
 8013c18:	f7ec fc94 	bl	8000544 <__aeabi_i2d>
 8013c1c:	3630      	adds	r6, #48	; 0x30
 8013c1e:	4602      	mov	r2, r0
 8013c20:	460b      	mov	r3, r1
 8013c22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c26:	f7ec fb3f 	bl	80002a8 <__aeabi_dsub>
 8013c2a:	f805 6b01 	strb.w	r6, [r5], #1
 8013c2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013c30:	42ab      	cmp	r3, r5
 8013c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c36:	f04f 0200 	mov.w	r2, #0
 8013c3a:	d125      	bne.n	8013c88 <_dtoa_r+0x5f8>
 8013c3c:	4b1b      	ldr	r3, [pc, #108]	; (8013cac <_dtoa_r+0x61c>)
 8013c3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013c42:	f7ec fb33 	bl	80002ac <__adddf3>
 8013c46:	4602      	mov	r2, r0
 8013c48:	460b      	mov	r3, r1
 8013c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c4e:	f7ec ff6f 	bl	8000b30 <__aeabi_dcmpgt>
 8013c52:	2800      	cmp	r0, #0
 8013c54:	d174      	bne.n	8013d40 <_dtoa_r+0x6b0>
 8013c56:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013c5a:	2000      	movs	r0, #0
 8013c5c:	4913      	ldr	r1, [pc, #76]	; (8013cac <_dtoa_r+0x61c>)
 8013c5e:	f7ec fb23 	bl	80002a8 <__aeabi_dsub>
 8013c62:	4602      	mov	r2, r0
 8013c64:	460b      	mov	r3, r1
 8013c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c6a:	f7ec ff43 	bl	8000af4 <__aeabi_dcmplt>
 8013c6e:	2800      	cmp	r0, #0
 8013c70:	f43f af2d 	beq.w	8013ace <_dtoa_r+0x43e>
 8013c74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013c78:	2b30      	cmp	r3, #48	; 0x30
 8013c7a:	f105 32ff 	add.w	r2, r5, #4294967295
 8013c7e:	d001      	beq.n	8013c84 <_dtoa_r+0x5f4>
 8013c80:	46bb      	mov	fp, r7
 8013c82:	e04c      	b.n	8013d1e <_dtoa_r+0x68e>
 8013c84:	4615      	mov	r5, r2
 8013c86:	e7f5      	b.n	8013c74 <_dtoa_r+0x5e4>
 8013c88:	4b05      	ldr	r3, [pc, #20]	; (8013ca0 <_dtoa_r+0x610>)
 8013c8a:	f7ec fcc1 	bl	8000610 <__aeabi_dmul>
 8013c8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c92:	e7bc      	b.n	8013c0e <_dtoa_r+0x57e>
 8013c94:	08017cf0 	.word	0x08017cf0
 8013c98:	08017cc8 	.word	0x08017cc8
 8013c9c:	3ff00000 	.word	0x3ff00000
 8013ca0:	40240000 	.word	0x40240000
 8013ca4:	401c0000 	.word	0x401c0000
 8013ca8:	40140000 	.word	0x40140000
 8013cac:	3fe00000 	.word	0x3fe00000
 8013cb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013cb4:	9d06      	ldr	r5, [sp, #24]
 8013cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cba:	4630      	mov	r0, r6
 8013cbc:	4639      	mov	r1, r7
 8013cbe:	f7ec fdd1 	bl	8000864 <__aeabi_ddiv>
 8013cc2:	f7ec ff55 	bl	8000b70 <__aeabi_d2iz>
 8013cc6:	4680      	mov	r8, r0
 8013cc8:	f7ec fc3c 	bl	8000544 <__aeabi_i2d>
 8013ccc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cd0:	f7ec fc9e 	bl	8000610 <__aeabi_dmul>
 8013cd4:	4602      	mov	r2, r0
 8013cd6:	460b      	mov	r3, r1
 8013cd8:	4630      	mov	r0, r6
 8013cda:	4639      	mov	r1, r7
 8013cdc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8013ce0:	f7ec fae2 	bl	80002a8 <__aeabi_dsub>
 8013ce4:	f805 6b01 	strb.w	r6, [r5], #1
 8013ce8:	9e06      	ldr	r6, [sp, #24]
 8013cea:	1bae      	subs	r6, r5, r6
 8013cec:	45b1      	cmp	r9, r6
 8013cee:	4602      	mov	r2, r0
 8013cf0:	460b      	mov	r3, r1
 8013cf2:	d138      	bne.n	8013d66 <_dtoa_r+0x6d6>
 8013cf4:	f7ec fada 	bl	80002ac <__adddf3>
 8013cf8:	4606      	mov	r6, r0
 8013cfa:	460f      	mov	r7, r1
 8013cfc:	4602      	mov	r2, r0
 8013cfe:	460b      	mov	r3, r1
 8013d00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013d04:	f7ec fef6 	bl	8000af4 <__aeabi_dcmplt>
 8013d08:	b9c8      	cbnz	r0, 8013d3e <_dtoa_r+0x6ae>
 8013d0a:	4632      	mov	r2, r6
 8013d0c:	463b      	mov	r3, r7
 8013d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013d12:	f7ec fee5 	bl	8000ae0 <__aeabi_dcmpeq>
 8013d16:	b110      	cbz	r0, 8013d1e <_dtoa_r+0x68e>
 8013d18:	f018 0f01 	tst.w	r8, #1
 8013d1c:	d10f      	bne.n	8013d3e <_dtoa_r+0x6ae>
 8013d1e:	4651      	mov	r1, sl
 8013d20:	4620      	mov	r0, r4
 8013d22:	f001 fbc3 	bl	80154ac <_Bfree>
 8013d26:	2300      	movs	r3, #0
 8013d28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013d2a:	702b      	strb	r3, [r5, #0]
 8013d2c:	f10b 0301 	add.w	r3, fp, #1
 8013d30:	6013      	str	r3, [r2, #0]
 8013d32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	f43f acf0 	beq.w	801371a <_dtoa_r+0x8a>
 8013d3a:	601d      	str	r5, [r3, #0]
 8013d3c:	e4ed      	b.n	801371a <_dtoa_r+0x8a>
 8013d3e:	465f      	mov	r7, fp
 8013d40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013d44:	2a39      	cmp	r2, #57	; 0x39
 8013d46:	f105 33ff 	add.w	r3, r5, #4294967295
 8013d4a:	d106      	bne.n	8013d5a <_dtoa_r+0x6ca>
 8013d4c:	9a06      	ldr	r2, [sp, #24]
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d107      	bne.n	8013d62 <_dtoa_r+0x6d2>
 8013d52:	2330      	movs	r3, #48	; 0x30
 8013d54:	7013      	strb	r3, [r2, #0]
 8013d56:	3701      	adds	r7, #1
 8013d58:	4613      	mov	r3, r2
 8013d5a:	781a      	ldrb	r2, [r3, #0]
 8013d5c:	3201      	adds	r2, #1
 8013d5e:	701a      	strb	r2, [r3, #0]
 8013d60:	e78e      	b.n	8013c80 <_dtoa_r+0x5f0>
 8013d62:	461d      	mov	r5, r3
 8013d64:	e7ec      	b.n	8013d40 <_dtoa_r+0x6b0>
 8013d66:	2200      	movs	r2, #0
 8013d68:	4bb4      	ldr	r3, [pc, #720]	; (801403c <_dtoa_r+0x9ac>)
 8013d6a:	f7ec fc51 	bl	8000610 <__aeabi_dmul>
 8013d6e:	2200      	movs	r2, #0
 8013d70:	2300      	movs	r3, #0
 8013d72:	4606      	mov	r6, r0
 8013d74:	460f      	mov	r7, r1
 8013d76:	f7ec feb3 	bl	8000ae0 <__aeabi_dcmpeq>
 8013d7a:	2800      	cmp	r0, #0
 8013d7c:	d09b      	beq.n	8013cb6 <_dtoa_r+0x626>
 8013d7e:	e7ce      	b.n	8013d1e <_dtoa_r+0x68e>
 8013d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013d82:	2a00      	cmp	r2, #0
 8013d84:	f000 8129 	beq.w	8013fda <_dtoa_r+0x94a>
 8013d88:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013d8a:	2a01      	cmp	r2, #1
 8013d8c:	f300 810e 	bgt.w	8013fac <_dtoa_r+0x91c>
 8013d90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013d92:	2a00      	cmp	r2, #0
 8013d94:	f000 8106 	beq.w	8013fa4 <_dtoa_r+0x914>
 8013d98:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013d9c:	9e08      	ldr	r6, [sp, #32]
 8013d9e:	4645      	mov	r5, r8
 8013da0:	9a07      	ldr	r2, [sp, #28]
 8013da2:	2101      	movs	r1, #1
 8013da4:	441a      	add	r2, r3
 8013da6:	4620      	mov	r0, r4
 8013da8:	4498      	add	r8, r3
 8013daa:	9207      	str	r2, [sp, #28]
 8013dac:	f001 fc5c 	bl	8015668 <__i2b>
 8013db0:	4607      	mov	r7, r0
 8013db2:	2d00      	cmp	r5, #0
 8013db4:	dd0b      	ble.n	8013dce <_dtoa_r+0x73e>
 8013db6:	9b07      	ldr	r3, [sp, #28]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	dd08      	ble.n	8013dce <_dtoa_r+0x73e>
 8013dbc:	42ab      	cmp	r3, r5
 8013dbe:	9a07      	ldr	r2, [sp, #28]
 8013dc0:	bfa8      	it	ge
 8013dc2:	462b      	movge	r3, r5
 8013dc4:	eba8 0803 	sub.w	r8, r8, r3
 8013dc8:	1aed      	subs	r5, r5, r3
 8013dca:	1ad3      	subs	r3, r2, r3
 8013dcc:	9307      	str	r3, [sp, #28]
 8013dce:	9b08      	ldr	r3, [sp, #32]
 8013dd0:	b1fb      	cbz	r3, 8013e12 <_dtoa_r+0x782>
 8013dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	f000 8104 	beq.w	8013fe2 <_dtoa_r+0x952>
 8013dda:	2e00      	cmp	r6, #0
 8013ddc:	dd11      	ble.n	8013e02 <_dtoa_r+0x772>
 8013dde:	4639      	mov	r1, r7
 8013de0:	4632      	mov	r2, r6
 8013de2:	4620      	mov	r0, r4
 8013de4:	f001 fcd6 	bl	8015794 <__pow5mult>
 8013de8:	4652      	mov	r2, sl
 8013dea:	4601      	mov	r1, r0
 8013dec:	4607      	mov	r7, r0
 8013dee:	4620      	mov	r0, r4
 8013df0:	f001 fc43 	bl	801567a <__multiply>
 8013df4:	4651      	mov	r1, sl
 8013df6:	900a      	str	r0, [sp, #40]	; 0x28
 8013df8:	4620      	mov	r0, r4
 8013dfa:	f001 fb57 	bl	80154ac <_Bfree>
 8013dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e00:	469a      	mov	sl, r3
 8013e02:	9b08      	ldr	r3, [sp, #32]
 8013e04:	1b9a      	subs	r2, r3, r6
 8013e06:	d004      	beq.n	8013e12 <_dtoa_r+0x782>
 8013e08:	4651      	mov	r1, sl
 8013e0a:	4620      	mov	r0, r4
 8013e0c:	f001 fcc2 	bl	8015794 <__pow5mult>
 8013e10:	4682      	mov	sl, r0
 8013e12:	2101      	movs	r1, #1
 8013e14:	4620      	mov	r0, r4
 8013e16:	f001 fc27 	bl	8015668 <__i2b>
 8013e1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	4606      	mov	r6, r0
 8013e20:	f340 80e1 	ble.w	8013fe6 <_dtoa_r+0x956>
 8013e24:	461a      	mov	r2, r3
 8013e26:	4601      	mov	r1, r0
 8013e28:	4620      	mov	r0, r4
 8013e2a:	f001 fcb3 	bl	8015794 <__pow5mult>
 8013e2e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013e30:	2b01      	cmp	r3, #1
 8013e32:	4606      	mov	r6, r0
 8013e34:	f340 80da 	ble.w	8013fec <_dtoa_r+0x95c>
 8013e38:	2300      	movs	r3, #0
 8013e3a:	9308      	str	r3, [sp, #32]
 8013e3c:	6933      	ldr	r3, [r6, #16]
 8013e3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013e42:	6918      	ldr	r0, [r3, #16]
 8013e44:	f001 fbc2 	bl	80155cc <__hi0bits>
 8013e48:	f1c0 0020 	rsb	r0, r0, #32
 8013e4c:	9b07      	ldr	r3, [sp, #28]
 8013e4e:	4418      	add	r0, r3
 8013e50:	f010 001f 	ands.w	r0, r0, #31
 8013e54:	f000 80f0 	beq.w	8014038 <_dtoa_r+0x9a8>
 8013e58:	f1c0 0320 	rsb	r3, r0, #32
 8013e5c:	2b04      	cmp	r3, #4
 8013e5e:	f340 80e2 	ble.w	8014026 <_dtoa_r+0x996>
 8013e62:	9b07      	ldr	r3, [sp, #28]
 8013e64:	f1c0 001c 	rsb	r0, r0, #28
 8013e68:	4480      	add	r8, r0
 8013e6a:	4405      	add	r5, r0
 8013e6c:	4403      	add	r3, r0
 8013e6e:	9307      	str	r3, [sp, #28]
 8013e70:	f1b8 0f00 	cmp.w	r8, #0
 8013e74:	dd05      	ble.n	8013e82 <_dtoa_r+0x7f2>
 8013e76:	4651      	mov	r1, sl
 8013e78:	4642      	mov	r2, r8
 8013e7a:	4620      	mov	r0, r4
 8013e7c:	f001 fcd8 	bl	8015830 <__lshift>
 8013e80:	4682      	mov	sl, r0
 8013e82:	9b07      	ldr	r3, [sp, #28]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	dd05      	ble.n	8013e94 <_dtoa_r+0x804>
 8013e88:	4631      	mov	r1, r6
 8013e8a:	461a      	mov	r2, r3
 8013e8c:	4620      	mov	r0, r4
 8013e8e:	f001 fccf 	bl	8015830 <__lshift>
 8013e92:	4606      	mov	r6, r0
 8013e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	f000 80d2 	beq.w	8014040 <_dtoa_r+0x9b0>
 8013e9c:	4631      	mov	r1, r6
 8013e9e:	4650      	mov	r0, sl
 8013ea0:	f001 fd17 	bl	80158d2 <__mcmp>
 8013ea4:	2800      	cmp	r0, #0
 8013ea6:	f280 80cb 	bge.w	8014040 <_dtoa_r+0x9b0>
 8013eaa:	2300      	movs	r3, #0
 8013eac:	4651      	mov	r1, sl
 8013eae:	220a      	movs	r2, #10
 8013eb0:	4620      	mov	r0, r4
 8013eb2:	f001 fb12 	bl	80154da <__multadd>
 8013eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013eb8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013ebc:	4682      	mov	sl, r0
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	f000 81aa 	beq.w	8014218 <_dtoa_r+0xb88>
 8013ec4:	2300      	movs	r3, #0
 8013ec6:	4639      	mov	r1, r7
 8013ec8:	220a      	movs	r2, #10
 8013eca:	4620      	mov	r0, r4
 8013ecc:	f001 fb05 	bl	80154da <__multadd>
 8013ed0:	9b04      	ldr	r3, [sp, #16]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	4607      	mov	r7, r0
 8013ed6:	dc03      	bgt.n	8013ee0 <_dtoa_r+0x850>
 8013ed8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013eda:	2b02      	cmp	r3, #2
 8013edc:	f300 80b8 	bgt.w	8014050 <_dtoa_r+0x9c0>
 8013ee0:	2d00      	cmp	r5, #0
 8013ee2:	dd05      	ble.n	8013ef0 <_dtoa_r+0x860>
 8013ee4:	4639      	mov	r1, r7
 8013ee6:	462a      	mov	r2, r5
 8013ee8:	4620      	mov	r0, r4
 8013eea:	f001 fca1 	bl	8015830 <__lshift>
 8013eee:	4607      	mov	r7, r0
 8013ef0:	9b08      	ldr	r3, [sp, #32]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	f000 8110 	beq.w	8014118 <_dtoa_r+0xa88>
 8013ef8:	6879      	ldr	r1, [r7, #4]
 8013efa:	4620      	mov	r0, r4
 8013efc:	f001 faa2 	bl	8015444 <_Balloc>
 8013f00:	693a      	ldr	r2, [r7, #16]
 8013f02:	3202      	adds	r2, #2
 8013f04:	4605      	mov	r5, r0
 8013f06:	0092      	lsls	r2, r2, #2
 8013f08:	f107 010c 	add.w	r1, r7, #12
 8013f0c:	300c      	adds	r0, #12
 8013f0e:	f7fb fcdf 	bl	800f8d0 <memcpy>
 8013f12:	2201      	movs	r2, #1
 8013f14:	4629      	mov	r1, r5
 8013f16:	4620      	mov	r0, r4
 8013f18:	f001 fc8a 	bl	8015830 <__lshift>
 8013f1c:	9b02      	ldr	r3, [sp, #8]
 8013f1e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013f22:	9707      	str	r7, [sp, #28]
 8013f24:	f003 0301 	and.w	r3, r3, #1
 8013f28:	4607      	mov	r7, r0
 8013f2a:	9308      	str	r3, [sp, #32]
 8013f2c:	4631      	mov	r1, r6
 8013f2e:	4650      	mov	r0, sl
 8013f30:	f7ff fb20 	bl	8013574 <quorem>
 8013f34:	9907      	ldr	r1, [sp, #28]
 8013f36:	4605      	mov	r5, r0
 8013f38:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013f3c:	4650      	mov	r0, sl
 8013f3e:	f001 fcc8 	bl	80158d2 <__mcmp>
 8013f42:	463a      	mov	r2, r7
 8013f44:	9002      	str	r0, [sp, #8]
 8013f46:	4631      	mov	r1, r6
 8013f48:	4620      	mov	r0, r4
 8013f4a:	f001 fcdc 	bl	8015906 <__mdiff>
 8013f4e:	68c3      	ldr	r3, [r0, #12]
 8013f50:	4602      	mov	r2, r0
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	f040 80e2 	bne.w	801411c <_dtoa_r+0xa8c>
 8013f58:	4601      	mov	r1, r0
 8013f5a:	9009      	str	r0, [sp, #36]	; 0x24
 8013f5c:	4650      	mov	r0, sl
 8013f5e:	f001 fcb8 	bl	80158d2 <__mcmp>
 8013f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013f64:	4603      	mov	r3, r0
 8013f66:	4611      	mov	r1, r2
 8013f68:	4620      	mov	r0, r4
 8013f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8013f6c:	f001 fa9e 	bl	80154ac <_Bfree>
 8013f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	f040 80d4 	bne.w	8014120 <_dtoa_r+0xa90>
 8013f78:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013f7a:	2a00      	cmp	r2, #0
 8013f7c:	f040 80d0 	bne.w	8014120 <_dtoa_r+0xa90>
 8013f80:	9a08      	ldr	r2, [sp, #32]
 8013f82:	2a00      	cmp	r2, #0
 8013f84:	f040 80cc 	bne.w	8014120 <_dtoa_r+0xa90>
 8013f88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013f8c:	f000 80e8 	beq.w	8014160 <_dtoa_r+0xad0>
 8013f90:	9b02      	ldr	r3, [sp, #8]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	dd01      	ble.n	8013f9a <_dtoa_r+0x90a>
 8013f96:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8013f9a:	f108 0501 	add.w	r5, r8, #1
 8013f9e:	f888 9000 	strb.w	r9, [r8]
 8013fa2:	e06a      	b.n	801407a <_dtoa_r+0x9ea>
 8013fa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013faa:	e6f7      	b.n	8013d9c <_dtoa_r+0x70c>
 8013fac:	9b08      	ldr	r3, [sp, #32]
 8013fae:	f109 36ff 	add.w	r6, r9, #4294967295
 8013fb2:	42b3      	cmp	r3, r6
 8013fb4:	bfbf      	itttt	lt
 8013fb6:	9b08      	ldrlt	r3, [sp, #32]
 8013fb8:	9608      	strlt	r6, [sp, #32]
 8013fba:	1af2      	sublt	r2, r6, r3
 8013fbc:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8013fbe:	bfb7      	itett	lt
 8013fc0:	189b      	addlt	r3, r3, r2
 8013fc2:	1b9e      	subge	r6, r3, r6
 8013fc4:	930c      	strlt	r3, [sp, #48]	; 0x30
 8013fc6:	2600      	movlt	r6, #0
 8013fc8:	f1b9 0f00 	cmp.w	r9, #0
 8013fcc:	bfb9      	ittee	lt
 8013fce:	eba8 0509 	sublt.w	r5, r8, r9
 8013fd2:	2300      	movlt	r3, #0
 8013fd4:	4645      	movge	r5, r8
 8013fd6:	464b      	movge	r3, r9
 8013fd8:	e6e2      	b.n	8013da0 <_dtoa_r+0x710>
 8013fda:	9e08      	ldr	r6, [sp, #32]
 8013fdc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013fde:	4645      	mov	r5, r8
 8013fe0:	e6e7      	b.n	8013db2 <_dtoa_r+0x722>
 8013fe2:	9a08      	ldr	r2, [sp, #32]
 8013fe4:	e710      	b.n	8013e08 <_dtoa_r+0x778>
 8013fe6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013fe8:	2b01      	cmp	r3, #1
 8013fea:	dc18      	bgt.n	801401e <_dtoa_r+0x98e>
 8013fec:	9b02      	ldr	r3, [sp, #8]
 8013fee:	b9b3      	cbnz	r3, 801401e <_dtoa_r+0x98e>
 8013ff0:	9b03      	ldr	r3, [sp, #12]
 8013ff2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013ff6:	b9a3      	cbnz	r3, 8014022 <_dtoa_r+0x992>
 8013ff8:	9b03      	ldr	r3, [sp, #12]
 8013ffa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013ffe:	0d1b      	lsrs	r3, r3, #20
 8014000:	051b      	lsls	r3, r3, #20
 8014002:	b12b      	cbz	r3, 8014010 <_dtoa_r+0x980>
 8014004:	9b07      	ldr	r3, [sp, #28]
 8014006:	3301      	adds	r3, #1
 8014008:	9307      	str	r3, [sp, #28]
 801400a:	f108 0801 	add.w	r8, r8, #1
 801400e:	2301      	movs	r3, #1
 8014010:	9308      	str	r3, [sp, #32]
 8014012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014014:	2b00      	cmp	r3, #0
 8014016:	f47f af11 	bne.w	8013e3c <_dtoa_r+0x7ac>
 801401a:	2001      	movs	r0, #1
 801401c:	e716      	b.n	8013e4c <_dtoa_r+0x7bc>
 801401e:	2300      	movs	r3, #0
 8014020:	e7f6      	b.n	8014010 <_dtoa_r+0x980>
 8014022:	9b02      	ldr	r3, [sp, #8]
 8014024:	e7f4      	b.n	8014010 <_dtoa_r+0x980>
 8014026:	f43f af23 	beq.w	8013e70 <_dtoa_r+0x7e0>
 801402a:	9a07      	ldr	r2, [sp, #28]
 801402c:	331c      	adds	r3, #28
 801402e:	441a      	add	r2, r3
 8014030:	4498      	add	r8, r3
 8014032:	441d      	add	r5, r3
 8014034:	4613      	mov	r3, r2
 8014036:	e71a      	b.n	8013e6e <_dtoa_r+0x7de>
 8014038:	4603      	mov	r3, r0
 801403a:	e7f6      	b.n	801402a <_dtoa_r+0x99a>
 801403c:	40240000 	.word	0x40240000
 8014040:	f1b9 0f00 	cmp.w	r9, #0
 8014044:	dc33      	bgt.n	80140ae <_dtoa_r+0xa1e>
 8014046:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014048:	2b02      	cmp	r3, #2
 801404a:	dd30      	ble.n	80140ae <_dtoa_r+0xa1e>
 801404c:	f8cd 9010 	str.w	r9, [sp, #16]
 8014050:	9b04      	ldr	r3, [sp, #16]
 8014052:	b963      	cbnz	r3, 801406e <_dtoa_r+0x9de>
 8014054:	4631      	mov	r1, r6
 8014056:	2205      	movs	r2, #5
 8014058:	4620      	mov	r0, r4
 801405a:	f001 fa3e 	bl	80154da <__multadd>
 801405e:	4601      	mov	r1, r0
 8014060:	4606      	mov	r6, r0
 8014062:	4650      	mov	r0, sl
 8014064:	f001 fc35 	bl	80158d2 <__mcmp>
 8014068:	2800      	cmp	r0, #0
 801406a:	f73f ad5c 	bgt.w	8013b26 <_dtoa_r+0x496>
 801406e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014070:	9d06      	ldr	r5, [sp, #24]
 8014072:	ea6f 0b03 	mvn.w	fp, r3
 8014076:	2300      	movs	r3, #0
 8014078:	9307      	str	r3, [sp, #28]
 801407a:	4631      	mov	r1, r6
 801407c:	4620      	mov	r0, r4
 801407e:	f001 fa15 	bl	80154ac <_Bfree>
 8014082:	2f00      	cmp	r7, #0
 8014084:	f43f ae4b 	beq.w	8013d1e <_dtoa_r+0x68e>
 8014088:	9b07      	ldr	r3, [sp, #28]
 801408a:	b12b      	cbz	r3, 8014098 <_dtoa_r+0xa08>
 801408c:	42bb      	cmp	r3, r7
 801408e:	d003      	beq.n	8014098 <_dtoa_r+0xa08>
 8014090:	4619      	mov	r1, r3
 8014092:	4620      	mov	r0, r4
 8014094:	f001 fa0a 	bl	80154ac <_Bfree>
 8014098:	4639      	mov	r1, r7
 801409a:	4620      	mov	r0, r4
 801409c:	f001 fa06 	bl	80154ac <_Bfree>
 80140a0:	e63d      	b.n	8013d1e <_dtoa_r+0x68e>
 80140a2:	2600      	movs	r6, #0
 80140a4:	4637      	mov	r7, r6
 80140a6:	e7e2      	b.n	801406e <_dtoa_r+0x9de>
 80140a8:	46bb      	mov	fp, r7
 80140aa:	4637      	mov	r7, r6
 80140ac:	e53b      	b.n	8013b26 <_dtoa_r+0x496>
 80140ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140b0:	f8cd 9010 	str.w	r9, [sp, #16]
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	f47f af13 	bne.w	8013ee0 <_dtoa_r+0x850>
 80140ba:	9d06      	ldr	r5, [sp, #24]
 80140bc:	4631      	mov	r1, r6
 80140be:	4650      	mov	r0, sl
 80140c0:	f7ff fa58 	bl	8013574 <quorem>
 80140c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80140c8:	f805 9b01 	strb.w	r9, [r5], #1
 80140cc:	9b06      	ldr	r3, [sp, #24]
 80140ce:	9a04      	ldr	r2, [sp, #16]
 80140d0:	1aeb      	subs	r3, r5, r3
 80140d2:	429a      	cmp	r2, r3
 80140d4:	f300 8083 	bgt.w	80141de <_dtoa_r+0xb4e>
 80140d8:	9b06      	ldr	r3, [sp, #24]
 80140da:	2a01      	cmp	r2, #1
 80140dc:	bfac      	ite	ge
 80140de:	189b      	addge	r3, r3, r2
 80140e0:	3301      	addlt	r3, #1
 80140e2:	4698      	mov	r8, r3
 80140e4:	2300      	movs	r3, #0
 80140e6:	9307      	str	r3, [sp, #28]
 80140e8:	4651      	mov	r1, sl
 80140ea:	2201      	movs	r2, #1
 80140ec:	4620      	mov	r0, r4
 80140ee:	f001 fb9f 	bl	8015830 <__lshift>
 80140f2:	4631      	mov	r1, r6
 80140f4:	4682      	mov	sl, r0
 80140f6:	f001 fbec 	bl	80158d2 <__mcmp>
 80140fa:	2800      	cmp	r0, #0
 80140fc:	dc35      	bgt.n	801416a <_dtoa_r+0xada>
 80140fe:	d102      	bne.n	8014106 <_dtoa_r+0xa76>
 8014100:	f019 0f01 	tst.w	r9, #1
 8014104:	d131      	bne.n	801416a <_dtoa_r+0xada>
 8014106:	4645      	mov	r5, r8
 8014108:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801410c:	2b30      	cmp	r3, #48	; 0x30
 801410e:	f105 32ff 	add.w	r2, r5, #4294967295
 8014112:	d1b2      	bne.n	801407a <_dtoa_r+0x9ea>
 8014114:	4615      	mov	r5, r2
 8014116:	e7f7      	b.n	8014108 <_dtoa_r+0xa78>
 8014118:	4638      	mov	r0, r7
 801411a:	e6ff      	b.n	8013f1c <_dtoa_r+0x88c>
 801411c:	2301      	movs	r3, #1
 801411e:	e722      	b.n	8013f66 <_dtoa_r+0x8d6>
 8014120:	9a02      	ldr	r2, [sp, #8]
 8014122:	2a00      	cmp	r2, #0
 8014124:	db04      	blt.n	8014130 <_dtoa_r+0xaa0>
 8014126:	d129      	bne.n	801417c <_dtoa_r+0xaec>
 8014128:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801412a:	bb3a      	cbnz	r2, 801417c <_dtoa_r+0xaec>
 801412c:	9a08      	ldr	r2, [sp, #32]
 801412e:	bb2a      	cbnz	r2, 801417c <_dtoa_r+0xaec>
 8014130:	2b00      	cmp	r3, #0
 8014132:	f77f af32 	ble.w	8013f9a <_dtoa_r+0x90a>
 8014136:	4651      	mov	r1, sl
 8014138:	2201      	movs	r2, #1
 801413a:	4620      	mov	r0, r4
 801413c:	f001 fb78 	bl	8015830 <__lshift>
 8014140:	4631      	mov	r1, r6
 8014142:	4682      	mov	sl, r0
 8014144:	f001 fbc5 	bl	80158d2 <__mcmp>
 8014148:	2800      	cmp	r0, #0
 801414a:	dc05      	bgt.n	8014158 <_dtoa_r+0xac8>
 801414c:	f47f af25 	bne.w	8013f9a <_dtoa_r+0x90a>
 8014150:	f019 0f01 	tst.w	r9, #1
 8014154:	f43f af21 	beq.w	8013f9a <_dtoa_r+0x90a>
 8014158:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801415c:	f47f af1b 	bne.w	8013f96 <_dtoa_r+0x906>
 8014160:	2339      	movs	r3, #57	; 0x39
 8014162:	f888 3000 	strb.w	r3, [r8]
 8014166:	f108 0801 	add.w	r8, r8, #1
 801416a:	4645      	mov	r5, r8
 801416c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014170:	2b39      	cmp	r3, #57	; 0x39
 8014172:	f105 32ff 	add.w	r2, r5, #4294967295
 8014176:	d03a      	beq.n	80141ee <_dtoa_r+0xb5e>
 8014178:	3301      	adds	r3, #1
 801417a:	e03f      	b.n	80141fc <_dtoa_r+0xb6c>
 801417c:	2b00      	cmp	r3, #0
 801417e:	f108 0501 	add.w	r5, r8, #1
 8014182:	dd05      	ble.n	8014190 <_dtoa_r+0xb00>
 8014184:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014188:	d0ea      	beq.n	8014160 <_dtoa_r+0xad0>
 801418a:	f109 0901 	add.w	r9, r9, #1
 801418e:	e706      	b.n	8013f9e <_dtoa_r+0x90e>
 8014190:	9b06      	ldr	r3, [sp, #24]
 8014192:	9a04      	ldr	r2, [sp, #16]
 8014194:	f805 9c01 	strb.w	r9, [r5, #-1]
 8014198:	1aeb      	subs	r3, r5, r3
 801419a:	4293      	cmp	r3, r2
 801419c:	46a8      	mov	r8, r5
 801419e:	d0a3      	beq.n	80140e8 <_dtoa_r+0xa58>
 80141a0:	4651      	mov	r1, sl
 80141a2:	2300      	movs	r3, #0
 80141a4:	220a      	movs	r2, #10
 80141a6:	4620      	mov	r0, r4
 80141a8:	f001 f997 	bl	80154da <__multadd>
 80141ac:	9b07      	ldr	r3, [sp, #28]
 80141ae:	9907      	ldr	r1, [sp, #28]
 80141b0:	42bb      	cmp	r3, r7
 80141b2:	4682      	mov	sl, r0
 80141b4:	f04f 0300 	mov.w	r3, #0
 80141b8:	f04f 020a 	mov.w	r2, #10
 80141bc:	4620      	mov	r0, r4
 80141be:	d104      	bne.n	80141ca <_dtoa_r+0xb3a>
 80141c0:	f001 f98b 	bl	80154da <__multadd>
 80141c4:	9007      	str	r0, [sp, #28]
 80141c6:	4607      	mov	r7, r0
 80141c8:	e6b0      	b.n	8013f2c <_dtoa_r+0x89c>
 80141ca:	f001 f986 	bl	80154da <__multadd>
 80141ce:	2300      	movs	r3, #0
 80141d0:	9007      	str	r0, [sp, #28]
 80141d2:	220a      	movs	r2, #10
 80141d4:	4639      	mov	r1, r7
 80141d6:	4620      	mov	r0, r4
 80141d8:	f001 f97f 	bl	80154da <__multadd>
 80141dc:	e7f3      	b.n	80141c6 <_dtoa_r+0xb36>
 80141de:	4651      	mov	r1, sl
 80141e0:	2300      	movs	r3, #0
 80141e2:	220a      	movs	r2, #10
 80141e4:	4620      	mov	r0, r4
 80141e6:	f001 f978 	bl	80154da <__multadd>
 80141ea:	4682      	mov	sl, r0
 80141ec:	e766      	b.n	80140bc <_dtoa_r+0xa2c>
 80141ee:	9b06      	ldr	r3, [sp, #24]
 80141f0:	4293      	cmp	r3, r2
 80141f2:	d105      	bne.n	8014200 <_dtoa_r+0xb70>
 80141f4:	9a06      	ldr	r2, [sp, #24]
 80141f6:	f10b 0b01 	add.w	fp, fp, #1
 80141fa:	2331      	movs	r3, #49	; 0x31
 80141fc:	7013      	strb	r3, [r2, #0]
 80141fe:	e73c      	b.n	801407a <_dtoa_r+0x9ea>
 8014200:	4615      	mov	r5, r2
 8014202:	e7b3      	b.n	801416c <_dtoa_r+0xadc>
 8014204:	4b09      	ldr	r3, [pc, #36]	; (801422c <_dtoa_r+0xb9c>)
 8014206:	f7ff baa5 	b.w	8013754 <_dtoa_r+0xc4>
 801420a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801420c:	2b00      	cmp	r3, #0
 801420e:	f47f aa7f 	bne.w	8013710 <_dtoa_r+0x80>
 8014212:	4b07      	ldr	r3, [pc, #28]	; (8014230 <_dtoa_r+0xba0>)
 8014214:	f7ff ba9e 	b.w	8013754 <_dtoa_r+0xc4>
 8014218:	9b04      	ldr	r3, [sp, #16]
 801421a:	2b00      	cmp	r3, #0
 801421c:	f73f af4d 	bgt.w	80140ba <_dtoa_r+0xa2a>
 8014220:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014222:	2b02      	cmp	r3, #2
 8014224:	f77f af49 	ble.w	80140ba <_dtoa_r+0xa2a>
 8014228:	e712      	b.n	8014050 <_dtoa_r+0x9c0>
 801422a:	bf00      	nop
 801422c:	08017bca 	.word	0x08017bca
 8014230:	08017c48 	.word	0x08017c48

08014234 <__sflush_r>:
 8014234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014238:	b293      	uxth	r3, r2
 801423a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801423e:	4605      	mov	r5, r0
 8014240:	0718      	lsls	r0, r3, #28
 8014242:	460c      	mov	r4, r1
 8014244:	d461      	bmi.n	801430a <__sflush_r+0xd6>
 8014246:	684b      	ldr	r3, [r1, #4]
 8014248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801424c:	2b00      	cmp	r3, #0
 801424e:	818a      	strh	r2, [r1, #12]
 8014250:	dc05      	bgt.n	801425e <__sflush_r+0x2a>
 8014252:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014254:	2b00      	cmp	r3, #0
 8014256:	dc02      	bgt.n	801425e <__sflush_r+0x2a>
 8014258:	2000      	movs	r0, #0
 801425a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801425e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014260:	2e00      	cmp	r6, #0
 8014262:	d0f9      	beq.n	8014258 <__sflush_r+0x24>
 8014264:	2300      	movs	r3, #0
 8014266:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801426a:	682f      	ldr	r7, [r5, #0]
 801426c:	602b      	str	r3, [r5, #0]
 801426e:	d037      	beq.n	80142e0 <__sflush_r+0xac>
 8014270:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014272:	89a3      	ldrh	r3, [r4, #12]
 8014274:	075a      	lsls	r2, r3, #29
 8014276:	d505      	bpl.n	8014284 <__sflush_r+0x50>
 8014278:	6863      	ldr	r3, [r4, #4]
 801427a:	1ac0      	subs	r0, r0, r3
 801427c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801427e:	b10b      	cbz	r3, 8014284 <__sflush_r+0x50>
 8014280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014282:	1ac0      	subs	r0, r0, r3
 8014284:	2300      	movs	r3, #0
 8014286:	4602      	mov	r2, r0
 8014288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801428a:	6a21      	ldr	r1, [r4, #32]
 801428c:	4628      	mov	r0, r5
 801428e:	47b0      	blx	r6
 8014290:	1c43      	adds	r3, r0, #1
 8014292:	89a3      	ldrh	r3, [r4, #12]
 8014294:	d106      	bne.n	80142a4 <__sflush_r+0x70>
 8014296:	6829      	ldr	r1, [r5, #0]
 8014298:	291d      	cmp	r1, #29
 801429a:	d84f      	bhi.n	801433c <__sflush_r+0x108>
 801429c:	4a2d      	ldr	r2, [pc, #180]	; (8014354 <__sflush_r+0x120>)
 801429e:	40ca      	lsrs	r2, r1
 80142a0:	07d6      	lsls	r6, r2, #31
 80142a2:	d54b      	bpl.n	801433c <__sflush_r+0x108>
 80142a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80142a8:	b21b      	sxth	r3, r3
 80142aa:	2200      	movs	r2, #0
 80142ac:	6062      	str	r2, [r4, #4]
 80142ae:	04d9      	lsls	r1, r3, #19
 80142b0:	6922      	ldr	r2, [r4, #16]
 80142b2:	81a3      	strh	r3, [r4, #12]
 80142b4:	6022      	str	r2, [r4, #0]
 80142b6:	d504      	bpl.n	80142c2 <__sflush_r+0x8e>
 80142b8:	1c42      	adds	r2, r0, #1
 80142ba:	d101      	bne.n	80142c0 <__sflush_r+0x8c>
 80142bc:	682b      	ldr	r3, [r5, #0]
 80142be:	b903      	cbnz	r3, 80142c2 <__sflush_r+0x8e>
 80142c0:	6560      	str	r0, [r4, #84]	; 0x54
 80142c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80142c4:	602f      	str	r7, [r5, #0]
 80142c6:	2900      	cmp	r1, #0
 80142c8:	d0c6      	beq.n	8014258 <__sflush_r+0x24>
 80142ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80142ce:	4299      	cmp	r1, r3
 80142d0:	d002      	beq.n	80142d8 <__sflush_r+0xa4>
 80142d2:	4628      	mov	r0, r5
 80142d4:	f000 f9aa 	bl	801462c <_free_r>
 80142d8:	2000      	movs	r0, #0
 80142da:	6360      	str	r0, [r4, #52]	; 0x34
 80142dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142e0:	6a21      	ldr	r1, [r4, #32]
 80142e2:	2301      	movs	r3, #1
 80142e4:	4628      	mov	r0, r5
 80142e6:	47b0      	blx	r6
 80142e8:	1c41      	adds	r1, r0, #1
 80142ea:	d1c2      	bne.n	8014272 <__sflush_r+0x3e>
 80142ec:	682b      	ldr	r3, [r5, #0]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d0bf      	beq.n	8014272 <__sflush_r+0x3e>
 80142f2:	2b1d      	cmp	r3, #29
 80142f4:	d001      	beq.n	80142fa <__sflush_r+0xc6>
 80142f6:	2b16      	cmp	r3, #22
 80142f8:	d101      	bne.n	80142fe <__sflush_r+0xca>
 80142fa:	602f      	str	r7, [r5, #0]
 80142fc:	e7ac      	b.n	8014258 <__sflush_r+0x24>
 80142fe:	89a3      	ldrh	r3, [r4, #12]
 8014300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014304:	81a3      	strh	r3, [r4, #12]
 8014306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801430a:	690f      	ldr	r7, [r1, #16]
 801430c:	2f00      	cmp	r7, #0
 801430e:	d0a3      	beq.n	8014258 <__sflush_r+0x24>
 8014310:	079b      	lsls	r3, r3, #30
 8014312:	680e      	ldr	r6, [r1, #0]
 8014314:	bf08      	it	eq
 8014316:	694b      	ldreq	r3, [r1, #20]
 8014318:	600f      	str	r7, [r1, #0]
 801431a:	bf18      	it	ne
 801431c:	2300      	movne	r3, #0
 801431e:	eba6 0807 	sub.w	r8, r6, r7
 8014322:	608b      	str	r3, [r1, #8]
 8014324:	f1b8 0f00 	cmp.w	r8, #0
 8014328:	dd96      	ble.n	8014258 <__sflush_r+0x24>
 801432a:	4643      	mov	r3, r8
 801432c:	463a      	mov	r2, r7
 801432e:	6a21      	ldr	r1, [r4, #32]
 8014330:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014332:	4628      	mov	r0, r5
 8014334:	47b0      	blx	r6
 8014336:	2800      	cmp	r0, #0
 8014338:	dc07      	bgt.n	801434a <__sflush_r+0x116>
 801433a:	89a3      	ldrh	r3, [r4, #12]
 801433c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014340:	81a3      	strh	r3, [r4, #12]
 8014342:	f04f 30ff 	mov.w	r0, #4294967295
 8014346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801434a:	4407      	add	r7, r0
 801434c:	eba8 0800 	sub.w	r8, r8, r0
 8014350:	e7e8      	b.n	8014324 <__sflush_r+0xf0>
 8014352:	bf00      	nop
 8014354:	20400001 	.word	0x20400001

08014358 <_fflush_r>:
 8014358:	b538      	push	{r3, r4, r5, lr}
 801435a:	690b      	ldr	r3, [r1, #16]
 801435c:	4605      	mov	r5, r0
 801435e:	460c      	mov	r4, r1
 8014360:	b913      	cbnz	r3, 8014368 <_fflush_r+0x10>
 8014362:	2500      	movs	r5, #0
 8014364:	4628      	mov	r0, r5
 8014366:	bd38      	pop	{r3, r4, r5, pc}
 8014368:	b118      	cbz	r0, 8014372 <_fflush_r+0x1a>
 801436a:	6983      	ldr	r3, [r0, #24]
 801436c:	b90b      	cbnz	r3, 8014372 <_fflush_r+0x1a>
 801436e:	f000 f887 	bl	8014480 <__sinit>
 8014372:	4b14      	ldr	r3, [pc, #80]	; (80143c4 <_fflush_r+0x6c>)
 8014374:	429c      	cmp	r4, r3
 8014376:	d11b      	bne.n	80143b0 <_fflush_r+0x58>
 8014378:	686c      	ldr	r4, [r5, #4]
 801437a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801437e:	2b00      	cmp	r3, #0
 8014380:	d0ef      	beq.n	8014362 <_fflush_r+0xa>
 8014382:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014384:	07d0      	lsls	r0, r2, #31
 8014386:	d404      	bmi.n	8014392 <_fflush_r+0x3a>
 8014388:	0599      	lsls	r1, r3, #22
 801438a:	d402      	bmi.n	8014392 <_fflush_r+0x3a>
 801438c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801438e:	f000 ffbe 	bl	801530e <__retarget_lock_acquire_recursive>
 8014392:	4628      	mov	r0, r5
 8014394:	4621      	mov	r1, r4
 8014396:	f7ff ff4d 	bl	8014234 <__sflush_r>
 801439a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801439c:	07da      	lsls	r2, r3, #31
 801439e:	4605      	mov	r5, r0
 80143a0:	d4e0      	bmi.n	8014364 <_fflush_r+0xc>
 80143a2:	89a3      	ldrh	r3, [r4, #12]
 80143a4:	059b      	lsls	r3, r3, #22
 80143a6:	d4dd      	bmi.n	8014364 <_fflush_r+0xc>
 80143a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80143aa:	f000 ffb2 	bl	8015312 <__retarget_lock_release_recursive>
 80143ae:	e7d9      	b.n	8014364 <_fflush_r+0xc>
 80143b0:	4b05      	ldr	r3, [pc, #20]	; (80143c8 <_fflush_r+0x70>)
 80143b2:	429c      	cmp	r4, r3
 80143b4:	d101      	bne.n	80143ba <_fflush_r+0x62>
 80143b6:	68ac      	ldr	r4, [r5, #8]
 80143b8:	e7df      	b.n	801437a <_fflush_r+0x22>
 80143ba:	4b04      	ldr	r3, [pc, #16]	; (80143cc <_fflush_r+0x74>)
 80143bc:	429c      	cmp	r4, r3
 80143be:	bf08      	it	eq
 80143c0:	68ec      	ldreq	r4, [r5, #12]
 80143c2:	e7da      	b.n	801437a <_fflush_r+0x22>
 80143c4:	08017c78 	.word	0x08017c78
 80143c8:	08017c98 	.word	0x08017c98
 80143cc:	08017c58 	.word	0x08017c58

080143d0 <_cleanup_r>:
 80143d0:	4901      	ldr	r1, [pc, #4]	; (80143d8 <_cleanup_r+0x8>)
 80143d2:	f000 bb35 	b.w	8014a40 <_fwalk_reent>
 80143d6:	bf00      	nop
 80143d8:	08016c59 	.word	0x08016c59

080143dc <std.isra.0>:
 80143dc:	2300      	movs	r3, #0
 80143de:	b510      	push	{r4, lr}
 80143e0:	4604      	mov	r4, r0
 80143e2:	6003      	str	r3, [r0, #0]
 80143e4:	6043      	str	r3, [r0, #4]
 80143e6:	6083      	str	r3, [r0, #8]
 80143e8:	8181      	strh	r1, [r0, #12]
 80143ea:	6643      	str	r3, [r0, #100]	; 0x64
 80143ec:	81c2      	strh	r2, [r0, #14]
 80143ee:	6103      	str	r3, [r0, #16]
 80143f0:	6143      	str	r3, [r0, #20]
 80143f2:	6183      	str	r3, [r0, #24]
 80143f4:	4619      	mov	r1, r3
 80143f6:	2208      	movs	r2, #8
 80143f8:	305c      	adds	r0, #92	; 0x5c
 80143fa:	f7fb fa74 	bl	800f8e6 <memset>
 80143fe:	4b05      	ldr	r3, [pc, #20]	; (8014414 <std.isra.0+0x38>)
 8014400:	6263      	str	r3, [r4, #36]	; 0x24
 8014402:	4b05      	ldr	r3, [pc, #20]	; (8014418 <std.isra.0+0x3c>)
 8014404:	62a3      	str	r3, [r4, #40]	; 0x28
 8014406:	4b05      	ldr	r3, [pc, #20]	; (801441c <std.isra.0+0x40>)
 8014408:	62e3      	str	r3, [r4, #44]	; 0x2c
 801440a:	4b05      	ldr	r3, [pc, #20]	; (8014420 <std.isra.0+0x44>)
 801440c:	6224      	str	r4, [r4, #32]
 801440e:	6323      	str	r3, [r4, #48]	; 0x30
 8014410:	bd10      	pop	{r4, pc}
 8014412:	bf00      	nop
 8014414:	08015f69 	.word	0x08015f69
 8014418:	08015f8f 	.word	0x08015f8f
 801441c:	08015fc7 	.word	0x08015fc7
 8014420:	08015feb 	.word	0x08015feb

08014424 <__sfmoreglue>:
 8014424:	b570      	push	{r4, r5, r6, lr}
 8014426:	1e4a      	subs	r2, r1, #1
 8014428:	2568      	movs	r5, #104	; 0x68
 801442a:	4355      	muls	r5, r2
 801442c:	460e      	mov	r6, r1
 801442e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014432:	f7fb f83f 	bl	800f4b4 <_malloc_r>
 8014436:	4604      	mov	r4, r0
 8014438:	b140      	cbz	r0, 801444c <__sfmoreglue+0x28>
 801443a:	2100      	movs	r1, #0
 801443c:	e880 0042 	stmia.w	r0, {r1, r6}
 8014440:	300c      	adds	r0, #12
 8014442:	60a0      	str	r0, [r4, #8]
 8014444:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014448:	f7fb fa4d 	bl	800f8e6 <memset>
 801444c:	4620      	mov	r0, r4
 801444e:	bd70      	pop	{r4, r5, r6, pc}

08014450 <__sfp_lock_acquire>:
 8014450:	4801      	ldr	r0, [pc, #4]	; (8014458 <__sfp_lock_acquire+0x8>)
 8014452:	f000 bf5c 	b.w	801530e <__retarget_lock_acquire_recursive>
 8014456:	bf00      	nop
 8014458:	2000392c 	.word	0x2000392c

0801445c <__sfp_lock_release>:
 801445c:	4801      	ldr	r0, [pc, #4]	; (8014464 <__sfp_lock_release+0x8>)
 801445e:	f000 bf58 	b.w	8015312 <__retarget_lock_release_recursive>
 8014462:	bf00      	nop
 8014464:	2000392c 	.word	0x2000392c

08014468 <__sinit_lock_acquire>:
 8014468:	4801      	ldr	r0, [pc, #4]	; (8014470 <__sinit_lock_acquire+0x8>)
 801446a:	f000 bf50 	b.w	801530e <__retarget_lock_acquire_recursive>
 801446e:	bf00      	nop
 8014470:	20003927 	.word	0x20003927

08014474 <__sinit_lock_release>:
 8014474:	4801      	ldr	r0, [pc, #4]	; (801447c <__sinit_lock_release+0x8>)
 8014476:	f000 bf4c 	b.w	8015312 <__retarget_lock_release_recursive>
 801447a:	bf00      	nop
 801447c:	20003927 	.word	0x20003927

08014480 <__sinit>:
 8014480:	b510      	push	{r4, lr}
 8014482:	4604      	mov	r4, r0
 8014484:	f7ff fff0 	bl	8014468 <__sinit_lock_acquire>
 8014488:	69a3      	ldr	r3, [r4, #24]
 801448a:	b11b      	cbz	r3, 8014494 <__sinit+0x14>
 801448c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014490:	f7ff bff0 	b.w	8014474 <__sinit_lock_release>
 8014494:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8014498:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 801449c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80144a0:	4b12      	ldr	r3, [pc, #72]	; (80144ec <__sinit+0x6c>)
 80144a2:	4a13      	ldr	r2, [pc, #76]	; (80144f0 <__sinit+0x70>)
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	62a2      	str	r2, [r4, #40]	; 0x28
 80144a8:	429c      	cmp	r4, r3
 80144aa:	bf04      	itt	eq
 80144ac:	2301      	moveq	r3, #1
 80144ae:	61a3      	streq	r3, [r4, #24]
 80144b0:	4620      	mov	r0, r4
 80144b2:	f000 f81f 	bl	80144f4 <__sfp>
 80144b6:	6060      	str	r0, [r4, #4]
 80144b8:	4620      	mov	r0, r4
 80144ba:	f000 f81b 	bl	80144f4 <__sfp>
 80144be:	60a0      	str	r0, [r4, #8]
 80144c0:	4620      	mov	r0, r4
 80144c2:	f000 f817 	bl	80144f4 <__sfp>
 80144c6:	2200      	movs	r2, #0
 80144c8:	60e0      	str	r0, [r4, #12]
 80144ca:	2104      	movs	r1, #4
 80144cc:	6860      	ldr	r0, [r4, #4]
 80144ce:	f7ff ff85 	bl	80143dc <std.isra.0>
 80144d2:	2201      	movs	r2, #1
 80144d4:	2109      	movs	r1, #9
 80144d6:	68a0      	ldr	r0, [r4, #8]
 80144d8:	f7ff ff80 	bl	80143dc <std.isra.0>
 80144dc:	2202      	movs	r2, #2
 80144de:	2112      	movs	r1, #18
 80144e0:	68e0      	ldr	r0, [r4, #12]
 80144e2:	f7ff ff7b 	bl	80143dc <std.isra.0>
 80144e6:	2301      	movs	r3, #1
 80144e8:	61a3      	str	r3, [r4, #24]
 80144ea:	e7cf      	b.n	801448c <__sinit+0xc>
 80144ec:	08017a80 	.word	0x08017a80
 80144f0:	080143d1 	.word	0x080143d1

080144f4 <__sfp>:
 80144f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144f6:	4607      	mov	r7, r0
 80144f8:	f7ff ffaa 	bl	8014450 <__sfp_lock_acquire>
 80144fc:	4b1f      	ldr	r3, [pc, #124]	; (801457c <__sfp+0x88>)
 80144fe:	681e      	ldr	r6, [r3, #0]
 8014500:	69b3      	ldr	r3, [r6, #24]
 8014502:	b913      	cbnz	r3, 801450a <__sfp+0x16>
 8014504:	4630      	mov	r0, r6
 8014506:	f7ff ffbb 	bl	8014480 <__sinit>
 801450a:	36d8      	adds	r6, #216	; 0xd8
 801450c:	68b4      	ldr	r4, [r6, #8]
 801450e:	6873      	ldr	r3, [r6, #4]
 8014510:	3b01      	subs	r3, #1
 8014512:	d503      	bpl.n	801451c <__sfp+0x28>
 8014514:	6833      	ldr	r3, [r6, #0]
 8014516:	b133      	cbz	r3, 8014526 <__sfp+0x32>
 8014518:	6836      	ldr	r6, [r6, #0]
 801451a:	e7f7      	b.n	801450c <__sfp+0x18>
 801451c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014520:	b17d      	cbz	r5, 8014542 <__sfp+0x4e>
 8014522:	3468      	adds	r4, #104	; 0x68
 8014524:	e7f4      	b.n	8014510 <__sfp+0x1c>
 8014526:	2104      	movs	r1, #4
 8014528:	4638      	mov	r0, r7
 801452a:	f7ff ff7b 	bl	8014424 <__sfmoreglue>
 801452e:	4604      	mov	r4, r0
 8014530:	6030      	str	r0, [r6, #0]
 8014532:	2800      	cmp	r0, #0
 8014534:	d1f0      	bne.n	8014518 <__sfp+0x24>
 8014536:	f7ff ff91 	bl	801445c <__sfp_lock_release>
 801453a:	230c      	movs	r3, #12
 801453c:	603b      	str	r3, [r7, #0]
 801453e:	4620      	mov	r0, r4
 8014540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014546:	81e3      	strh	r3, [r4, #14]
 8014548:	2301      	movs	r3, #1
 801454a:	81a3      	strh	r3, [r4, #12]
 801454c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014550:	6665      	str	r5, [r4, #100]	; 0x64
 8014552:	f000 fed9 	bl	8015308 <__retarget_lock_init_recursive>
 8014556:	f7ff ff81 	bl	801445c <__sfp_lock_release>
 801455a:	6025      	str	r5, [r4, #0]
 801455c:	60a5      	str	r5, [r4, #8]
 801455e:	6065      	str	r5, [r4, #4]
 8014560:	6125      	str	r5, [r4, #16]
 8014562:	6165      	str	r5, [r4, #20]
 8014564:	61a5      	str	r5, [r4, #24]
 8014566:	2208      	movs	r2, #8
 8014568:	4629      	mov	r1, r5
 801456a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801456e:	f7fb f9ba 	bl	800f8e6 <memset>
 8014572:	6365      	str	r5, [r4, #52]	; 0x34
 8014574:	63a5      	str	r5, [r4, #56]	; 0x38
 8014576:	64a5      	str	r5, [r4, #72]	; 0x48
 8014578:	64e5      	str	r5, [r4, #76]	; 0x4c
 801457a:	e7e0      	b.n	801453e <__sfp+0x4a>
 801457c:	08017a80 	.word	0x08017a80

08014580 <_malloc_trim_r>:
 8014580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014584:	4f25      	ldr	r7, [pc, #148]	; (801461c <_malloc_trim_r+0x9c>)
 8014586:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8014628 <_malloc_trim_r+0xa8>
 801458a:	4689      	mov	r9, r1
 801458c:	4606      	mov	r6, r0
 801458e:	f7fb fc0f 	bl	800fdb0 <__malloc_lock>
 8014592:	68bb      	ldr	r3, [r7, #8]
 8014594:	685d      	ldr	r5, [r3, #4]
 8014596:	f1a8 0411 	sub.w	r4, r8, #17
 801459a:	f025 0503 	bic.w	r5, r5, #3
 801459e:	eba4 0409 	sub.w	r4, r4, r9
 80145a2:	442c      	add	r4, r5
 80145a4:	fbb4 f4f8 	udiv	r4, r4, r8
 80145a8:	3c01      	subs	r4, #1
 80145aa:	fb08 f404 	mul.w	r4, r8, r4
 80145ae:	4544      	cmp	r4, r8
 80145b0:	da05      	bge.n	80145be <_malloc_trim_r+0x3e>
 80145b2:	4630      	mov	r0, r6
 80145b4:	f7fb fc02 	bl	800fdbc <__malloc_unlock>
 80145b8:	2000      	movs	r0, #0
 80145ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80145be:	2100      	movs	r1, #0
 80145c0:	4630      	mov	r0, r6
 80145c2:	f7fb fc81 	bl	800fec8 <_sbrk_r>
 80145c6:	68bb      	ldr	r3, [r7, #8]
 80145c8:	442b      	add	r3, r5
 80145ca:	4298      	cmp	r0, r3
 80145cc:	d1f1      	bne.n	80145b2 <_malloc_trim_r+0x32>
 80145ce:	4261      	negs	r1, r4
 80145d0:	4630      	mov	r0, r6
 80145d2:	f7fb fc79 	bl	800fec8 <_sbrk_r>
 80145d6:	3001      	adds	r0, #1
 80145d8:	d110      	bne.n	80145fc <_malloc_trim_r+0x7c>
 80145da:	2100      	movs	r1, #0
 80145dc:	4630      	mov	r0, r6
 80145de:	f7fb fc73 	bl	800fec8 <_sbrk_r>
 80145e2:	68ba      	ldr	r2, [r7, #8]
 80145e4:	1a83      	subs	r3, r0, r2
 80145e6:	2b0f      	cmp	r3, #15
 80145e8:	dde3      	ble.n	80145b2 <_malloc_trim_r+0x32>
 80145ea:	490d      	ldr	r1, [pc, #52]	; (8014620 <_malloc_trim_r+0xa0>)
 80145ec:	6809      	ldr	r1, [r1, #0]
 80145ee:	1a40      	subs	r0, r0, r1
 80145f0:	490c      	ldr	r1, [pc, #48]	; (8014624 <_malloc_trim_r+0xa4>)
 80145f2:	f043 0301 	orr.w	r3, r3, #1
 80145f6:	6008      	str	r0, [r1, #0]
 80145f8:	6053      	str	r3, [r2, #4]
 80145fa:	e7da      	b.n	80145b2 <_malloc_trim_r+0x32>
 80145fc:	68bb      	ldr	r3, [r7, #8]
 80145fe:	4a09      	ldr	r2, [pc, #36]	; (8014624 <_malloc_trim_r+0xa4>)
 8014600:	1b2d      	subs	r5, r5, r4
 8014602:	f045 0501 	orr.w	r5, r5, #1
 8014606:	605d      	str	r5, [r3, #4]
 8014608:	6813      	ldr	r3, [r2, #0]
 801460a:	4630      	mov	r0, r6
 801460c:	1b1c      	subs	r4, r3, r4
 801460e:	6014      	str	r4, [r2, #0]
 8014610:	f7fb fbd4 	bl	800fdbc <__malloc_unlock>
 8014614:	2001      	movs	r0, #1
 8014616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801461a:	bf00      	nop
 801461c:	20000108 	.word	0x20000108
 8014620:	20000510 	.word	0x20000510
 8014624:	2000092c 	.word	0x2000092c
 8014628:	00000080 	.word	0x00000080

0801462c <_free_r>:
 801462c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014630:	4604      	mov	r4, r0
 8014632:	4688      	mov	r8, r1
 8014634:	2900      	cmp	r1, #0
 8014636:	f000 80ab 	beq.w	8014790 <_free_r+0x164>
 801463a:	f7fb fbb9 	bl	800fdb0 <__malloc_lock>
 801463e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8014642:	4d54      	ldr	r5, [pc, #336]	; (8014794 <_free_r+0x168>)
 8014644:	f022 0001 	bic.w	r0, r2, #1
 8014648:	f1a8 0308 	sub.w	r3, r8, #8
 801464c:	181f      	adds	r7, r3, r0
 801464e:	68a9      	ldr	r1, [r5, #8]
 8014650:	687e      	ldr	r6, [r7, #4]
 8014652:	428f      	cmp	r7, r1
 8014654:	f026 0603 	bic.w	r6, r6, #3
 8014658:	f002 0201 	and.w	r2, r2, #1
 801465c:	d11b      	bne.n	8014696 <_free_r+0x6a>
 801465e:	4430      	add	r0, r6
 8014660:	b93a      	cbnz	r2, 8014672 <_free_r+0x46>
 8014662:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8014666:	1a9b      	subs	r3, r3, r2
 8014668:	4410      	add	r0, r2
 801466a:	6899      	ldr	r1, [r3, #8]
 801466c:	68da      	ldr	r2, [r3, #12]
 801466e:	60ca      	str	r2, [r1, #12]
 8014670:	6091      	str	r1, [r2, #8]
 8014672:	f040 0201 	orr.w	r2, r0, #1
 8014676:	605a      	str	r2, [r3, #4]
 8014678:	60ab      	str	r3, [r5, #8]
 801467a:	4b47      	ldr	r3, [pc, #284]	; (8014798 <_free_r+0x16c>)
 801467c:	681b      	ldr	r3, [r3, #0]
 801467e:	4298      	cmp	r0, r3
 8014680:	d304      	bcc.n	801468c <_free_r+0x60>
 8014682:	4b46      	ldr	r3, [pc, #280]	; (801479c <_free_r+0x170>)
 8014684:	4620      	mov	r0, r4
 8014686:	6819      	ldr	r1, [r3, #0]
 8014688:	f7ff ff7a 	bl	8014580 <_malloc_trim_r>
 801468c:	4620      	mov	r0, r4
 801468e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014692:	f7fb bb93 	b.w	800fdbc <__malloc_unlock>
 8014696:	607e      	str	r6, [r7, #4]
 8014698:	2a00      	cmp	r2, #0
 801469a:	d139      	bne.n	8014710 <_free_r+0xe4>
 801469c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80146a0:	1a5b      	subs	r3, r3, r1
 80146a2:	4408      	add	r0, r1
 80146a4:	6899      	ldr	r1, [r3, #8]
 80146a6:	f105 0e08 	add.w	lr, r5, #8
 80146aa:	4571      	cmp	r1, lr
 80146ac:	d032      	beq.n	8014714 <_free_r+0xe8>
 80146ae:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80146b2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80146b6:	f8ce 1008 	str.w	r1, [lr, #8]
 80146ba:	19b9      	adds	r1, r7, r6
 80146bc:	6849      	ldr	r1, [r1, #4]
 80146be:	07c9      	lsls	r1, r1, #31
 80146c0:	d40a      	bmi.n	80146d8 <_free_r+0xac>
 80146c2:	4430      	add	r0, r6
 80146c4:	68b9      	ldr	r1, [r7, #8]
 80146c6:	bb3a      	cbnz	r2, 8014718 <_free_r+0xec>
 80146c8:	4e35      	ldr	r6, [pc, #212]	; (80147a0 <_free_r+0x174>)
 80146ca:	42b1      	cmp	r1, r6
 80146cc:	d124      	bne.n	8014718 <_free_r+0xec>
 80146ce:	616b      	str	r3, [r5, #20]
 80146d0:	612b      	str	r3, [r5, #16]
 80146d2:	2201      	movs	r2, #1
 80146d4:	60d9      	str	r1, [r3, #12]
 80146d6:	6099      	str	r1, [r3, #8]
 80146d8:	f040 0101 	orr.w	r1, r0, #1
 80146dc:	6059      	str	r1, [r3, #4]
 80146de:	5018      	str	r0, [r3, r0]
 80146e0:	2a00      	cmp	r2, #0
 80146e2:	d1d3      	bne.n	801468c <_free_r+0x60>
 80146e4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80146e8:	d21a      	bcs.n	8014720 <_free_r+0xf4>
 80146ea:	08c0      	lsrs	r0, r0, #3
 80146ec:	1081      	asrs	r1, r0, #2
 80146ee:	2201      	movs	r2, #1
 80146f0:	408a      	lsls	r2, r1
 80146f2:	6869      	ldr	r1, [r5, #4]
 80146f4:	3001      	adds	r0, #1
 80146f6:	430a      	orrs	r2, r1
 80146f8:	606a      	str	r2, [r5, #4]
 80146fa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80146fe:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8014702:	6099      	str	r1, [r3, #8]
 8014704:	3a08      	subs	r2, #8
 8014706:	60da      	str	r2, [r3, #12]
 8014708:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801470c:	60cb      	str	r3, [r1, #12]
 801470e:	e7bd      	b.n	801468c <_free_r+0x60>
 8014710:	2200      	movs	r2, #0
 8014712:	e7d2      	b.n	80146ba <_free_r+0x8e>
 8014714:	2201      	movs	r2, #1
 8014716:	e7d0      	b.n	80146ba <_free_r+0x8e>
 8014718:	68fe      	ldr	r6, [r7, #12]
 801471a:	60ce      	str	r6, [r1, #12]
 801471c:	60b1      	str	r1, [r6, #8]
 801471e:	e7db      	b.n	80146d8 <_free_r+0xac>
 8014720:	0a42      	lsrs	r2, r0, #9
 8014722:	2a04      	cmp	r2, #4
 8014724:	d813      	bhi.n	801474e <_free_r+0x122>
 8014726:	0982      	lsrs	r2, r0, #6
 8014728:	3238      	adds	r2, #56	; 0x38
 801472a:	1c51      	adds	r1, r2, #1
 801472c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8014730:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8014734:	428e      	cmp	r6, r1
 8014736:	d124      	bne.n	8014782 <_free_r+0x156>
 8014738:	2001      	movs	r0, #1
 801473a:	1092      	asrs	r2, r2, #2
 801473c:	fa00 f202 	lsl.w	r2, r0, r2
 8014740:	6868      	ldr	r0, [r5, #4]
 8014742:	4302      	orrs	r2, r0
 8014744:	606a      	str	r2, [r5, #4]
 8014746:	60de      	str	r6, [r3, #12]
 8014748:	6099      	str	r1, [r3, #8]
 801474a:	60b3      	str	r3, [r6, #8]
 801474c:	e7de      	b.n	801470c <_free_r+0xe0>
 801474e:	2a14      	cmp	r2, #20
 8014750:	d801      	bhi.n	8014756 <_free_r+0x12a>
 8014752:	325b      	adds	r2, #91	; 0x5b
 8014754:	e7e9      	b.n	801472a <_free_r+0xfe>
 8014756:	2a54      	cmp	r2, #84	; 0x54
 8014758:	d802      	bhi.n	8014760 <_free_r+0x134>
 801475a:	0b02      	lsrs	r2, r0, #12
 801475c:	326e      	adds	r2, #110	; 0x6e
 801475e:	e7e4      	b.n	801472a <_free_r+0xfe>
 8014760:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8014764:	d802      	bhi.n	801476c <_free_r+0x140>
 8014766:	0bc2      	lsrs	r2, r0, #15
 8014768:	3277      	adds	r2, #119	; 0x77
 801476a:	e7de      	b.n	801472a <_free_r+0xfe>
 801476c:	f240 5154 	movw	r1, #1364	; 0x554
 8014770:	428a      	cmp	r2, r1
 8014772:	bf9a      	itte	ls
 8014774:	0c82      	lsrls	r2, r0, #18
 8014776:	327c      	addls	r2, #124	; 0x7c
 8014778:	227e      	movhi	r2, #126	; 0x7e
 801477a:	e7d6      	b.n	801472a <_free_r+0xfe>
 801477c:	6889      	ldr	r1, [r1, #8]
 801477e:	428e      	cmp	r6, r1
 8014780:	d004      	beq.n	801478c <_free_r+0x160>
 8014782:	684a      	ldr	r2, [r1, #4]
 8014784:	f022 0203 	bic.w	r2, r2, #3
 8014788:	4290      	cmp	r0, r2
 801478a:	d3f7      	bcc.n	801477c <_free_r+0x150>
 801478c:	68ce      	ldr	r6, [r1, #12]
 801478e:	e7da      	b.n	8014746 <_free_r+0x11a>
 8014790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014794:	20000108 	.word	0x20000108
 8014798:	20000514 	.word	0x20000514
 801479c:	2000095c 	.word	0x2000095c
 80147a0:	20000110 	.word	0x20000110

080147a4 <__sfvwrite_r>:
 80147a4:	6893      	ldr	r3, [r2, #8]
 80147a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147aa:	4607      	mov	r7, r0
 80147ac:	460c      	mov	r4, r1
 80147ae:	4690      	mov	r8, r2
 80147b0:	b91b      	cbnz	r3, 80147ba <__sfvwrite_r+0x16>
 80147b2:	2000      	movs	r0, #0
 80147b4:	b003      	add	sp, #12
 80147b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147ba:	898b      	ldrh	r3, [r1, #12]
 80147bc:	0718      	lsls	r0, r3, #28
 80147be:	d526      	bpl.n	801480e <__sfvwrite_r+0x6a>
 80147c0:	690b      	ldr	r3, [r1, #16]
 80147c2:	b323      	cbz	r3, 801480e <__sfvwrite_r+0x6a>
 80147c4:	89a3      	ldrh	r3, [r4, #12]
 80147c6:	f8d8 6000 	ldr.w	r6, [r8]
 80147ca:	f013 0902 	ands.w	r9, r3, #2
 80147ce:	d02d      	beq.n	801482c <__sfvwrite_r+0x88>
 80147d0:	f04f 0a00 	mov.w	sl, #0
 80147d4:	f8df b264 	ldr.w	fp, [pc, #612]	; 8014a3c <__sfvwrite_r+0x298>
 80147d8:	46d1      	mov	r9, sl
 80147da:	f1b9 0f00 	cmp.w	r9, #0
 80147de:	d01f      	beq.n	8014820 <__sfvwrite_r+0x7c>
 80147e0:	45d9      	cmp	r9, fp
 80147e2:	464b      	mov	r3, r9
 80147e4:	4652      	mov	r2, sl
 80147e6:	bf28      	it	cs
 80147e8:	465b      	movcs	r3, fp
 80147ea:	6a21      	ldr	r1, [r4, #32]
 80147ec:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80147ee:	4638      	mov	r0, r7
 80147f0:	47a8      	blx	r5
 80147f2:	2800      	cmp	r0, #0
 80147f4:	f340 8089 	ble.w	801490a <__sfvwrite_r+0x166>
 80147f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80147fc:	4482      	add	sl, r0
 80147fe:	eba9 0900 	sub.w	r9, r9, r0
 8014802:	1a18      	subs	r0, r3, r0
 8014804:	f8c8 0008 	str.w	r0, [r8, #8]
 8014808:	2800      	cmp	r0, #0
 801480a:	d1e6      	bne.n	80147da <__sfvwrite_r+0x36>
 801480c:	e7d1      	b.n	80147b2 <__sfvwrite_r+0xe>
 801480e:	4621      	mov	r1, r4
 8014810:	4638      	mov	r0, r7
 8014812:	f7fe fe2d 	bl	8013470 <__swsetup_r>
 8014816:	2800      	cmp	r0, #0
 8014818:	d0d4      	beq.n	80147c4 <__sfvwrite_r+0x20>
 801481a:	f04f 30ff 	mov.w	r0, #4294967295
 801481e:	e7c9      	b.n	80147b4 <__sfvwrite_r+0x10>
 8014820:	f8d6 a000 	ldr.w	sl, [r6]
 8014824:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8014828:	3608      	adds	r6, #8
 801482a:	e7d6      	b.n	80147da <__sfvwrite_r+0x36>
 801482c:	f013 0301 	ands.w	r3, r3, #1
 8014830:	d043      	beq.n	80148ba <__sfvwrite_r+0x116>
 8014832:	4648      	mov	r0, r9
 8014834:	46ca      	mov	sl, r9
 8014836:	46cb      	mov	fp, r9
 8014838:	f1bb 0f00 	cmp.w	fp, #0
 801483c:	f000 80d9 	beq.w	80149f2 <__sfvwrite_r+0x24e>
 8014840:	b950      	cbnz	r0, 8014858 <__sfvwrite_r+0xb4>
 8014842:	465a      	mov	r2, fp
 8014844:	210a      	movs	r1, #10
 8014846:	4650      	mov	r0, sl
 8014848:	f7eb fcda 	bl	8000200 <memchr>
 801484c:	2800      	cmp	r0, #0
 801484e:	f000 80d5 	beq.w	80149fc <__sfvwrite_r+0x258>
 8014852:	3001      	adds	r0, #1
 8014854:	eba0 090a 	sub.w	r9, r0, sl
 8014858:	6820      	ldr	r0, [r4, #0]
 801485a:	6921      	ldr	r1, [r4, #16]
 801485c:	6962      	ldr	r2, [r4, #20]
 801485e:	45d9      	cmp	r9, fp
 8014860:	464b      	mov	r3, r9
 8014862:	bf28      	it	cs
 8014864:	465b      	movcs	r3, fp
 8014866:	4288      	cmp	r0, r1
 8014868:	f240 80cb 	bls.w	8014a02 <__sfvwrite_r+0x25e>
 801486c:	68a5      	ldr	r5, [r4, #8]
 801486e:	4415      	add	r5, r2
 8014870:	42ab      	cmp	r3, r5
 8014872:	f340 80c6 	ble.w	8014a02 <__sfvwrite_r+0x25e>
 8014876:	4651      	mov	r1, sl
 8014878:	462a      	mov	r2, r5
 801487a:	f000 fdc9 	bl	8015410 <memmove>
 801487e:	6823      	ldr	r3, [r4, #0]
 8014880:	442b      	add	r3, r5
 8014882:	6023      	str	r3, [r4, #0]
 8014884:	4621      	mov	r1, r4
 8014886:	4638      	mov	r0, r7
 8014888:	f7ff fd66 	bl	8014358 <_fflush_r>
 801488c:	2800      	cmp	r0, #0
 801488e:	d13c      	bne.n	801490a <__sfvwrite_r+0x166>
 8014890:	ebb9 0905 	subs.w	r9, r9, r5
 8014894:	f040 80cf 	bne.w	8014a36 <__sfvwrite_r+0x292>
 8014898:	4621      	mov	r1, r4
 801489a:	4638      	mov	r0, r7
 801489c:	f7ff fd5c 	bl	8014358 <_fflush_r>
 80148a0:	2800      	cmp	r0, #0
 80148a2:	d132      	bne.n	801490a <__sfvwrite_r+0x166>
 80148a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80148a8:	44aa      	add	sl, r5
 80148aa:	ebab 0b05 	sub.w	fp, fp, r5
 80148ae:	1b5d      	subs	r5, r3, r5
 80148b0:	f8c8 5008 	str.w	r5, [r8, #8]
 80148b4:	2d00      	cmp	r5, #0
 80148b6:	d1bf      	bne.n	8014838 <__sfvwrite_r+0x94>
 80148b8:	e77b      	b.n	80147b2 <__sfvwrite_r+0xe>
 80148ba:	4699      	mov	r9, r3
 80148bc:	469a      	mov	sl, r3
 80148be:	f1ba 0f00 	cmp.w	sl, #0
 80148c2:	d027      	beq.n	8014914 <__sfvwrite_r+0x170>
 80148c4:	89a2      	ldrh	r2, [r4, #12]
 80148c6:	68a5      	ldr	r5, [r4, #8]
 80148c8:	0591      	lsls	r1, r2, #22
 80148ca:	d565      	bpl.n	8014998 <__sfvwrite_r+0x1f4>
 80148cc:	45aa      	cmp	sl, r5
 80148ce:	d33b      	bcc.n	8014948 <__sfvwrite_r+0x1a4>
 80148d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80148d4:	d036      	beq.n	8014944 <__sfvwrite_r+0x1a0>
 80148d6:	6921      	ldr	r1, [r4, #16]
 80148d8:	6823      	ldr	r3, [r4, #0]
 80148da:	1a5b      	subs	r3, r3, r1
 80148dc:	9301      	str	r3, [sp, #4]
 80148de:	6963      	ldr	r3, [r4, #20]
 80148e0:	2002      	movs	r0, #2
 80148e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80148e6:	fb93 fbf0 	sdiv	fp, r3, r0
 80148ea:	9b01      	ldr	r3, [sp, #4]
 80148ec:	1c58      	adds	r0, r3, #1
 80148ee:	4450      	add	r0, sl
 80148f0:	4583      	cmp	fp, r0
 80148f2:	bf38      	it	cc
 80148f4:	4683      	movcc	fp, r0
 80148f6:	0553      	lsls	r3, r2, #21
 80148f8:	d53e      	bpl.n	8014978 <__sfvwrite_r+0x1d4>
 80148fa:	4659      	mov	r1, fp
 80148fc:	4638      	mov	r0, r7
 80148fe:	f7fa fdd9 	bl	800f4b4 <_malloc_r>
 8014902:	4605      	mov	r5, r0
 8014904:	b950      	cbnz	r0, 801491c <__sfvwrite_r+0x178>
 8014906:	230c      	movs	r3, #12
 8014908:	603b      	str	r3, [r7, #0]
 801490a:	89a3      	ldrh	r3, [r4, #12]
 801490c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014910:	81a3      	strh	r3, [r4, #12]
 8014912:	e782      	b.n	801481a <__sfvwrite_r+0x76>
 8014914:	e896 0600 	ldmia.w	r6, {r9, sl}
 8014918:	3608      	adds	r6, #8
 801491a:	e7d0      	b.n	80148be <__sfvwrite_r+0x11a>
 801491c:	9a01      	ldr	r2, [sp, #4]
 801491e:	6921      	ldr	r1, [r4, #16]
 8014920:	f7fa ffd6 	bl	800f8d0 <memcpy>
 8014924:	89a2      	ldrh	r2, [r4, #12]
 8014926:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801492a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801492e:	81a2      	strh	r2, [r4, #12]
 8014930:	9b01      	ldr	r3, [sp, #4]
 8014932:	6125      	str	r5, [r4, #16]
 8014934:	441d      	add	r5, r3
 8014936:	ebab 0303 	sub.w	r3, fp, r3
 801493a:	6025      	str	r5, [r4, #0]
 801493c:	f8c4 b014 	str.w	fp, [r4, #20]
 8014940:	4655      	mov	r5, sl
 8014942:	60a3      	str	r3, [r4, #8]
 8014944:	45aa      	cmp	sl, r5
 8014946:	d200      	bcs.n	801494a <__sfvwrite_r+0x1a6>
 8014948:	4655      	mov	r5, sl
 801494a:	462a      	mov	r2, r5
 801494c:	4649      	mov	r1, r9
 801494e:	6820      	ldr	r0, [r4, #0]
 8014950:	f000 fd5e 	bl	8015410 <memmove>
 8014954:	68a3      	ldr	r3, [r4, #8]
 8014956:	1b5b      	subs	r3, r3, r5
 8014958:	60a3      	str	r3, [r4, #8]
 801495a:	6823      	ldr	r3, [r4, #0]
 801495c:	441d      	add	r5, r3
 801495e:	6025      	str	r5, [r4, #0]
 8014960:	4655      	mov	r5, sl
 8014962:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014966:	44a9      	add	r9, r5
 8014968:	ebaa 0a05 	sub.w	sl, sl, r5
 801496c:	1b5d      	subs	r5, r3, r5
 801496e:	f8c8 5008 	str.w	r5, [r8, #8]
 8014972:	2d00      	cmp	r5, #0
 8014974:	d1a3      	bne.n	80148be <__sfvwrite_r+0x11a>
 8014976:	e71c      	b.n	80147b2 <__sfvwrite_r+0xe>
 8014978:	465a      	mov	r2, fp
 801497a:	4638      	mov	r0, r7
 801497c:	f001 f94a 	bl	8015c14 <_realloc_r>
 8014980:	4605      	mov	r5, r0
 8014982:	2800      	cmp	r0, #0
 8014984:	d1d4      	bne.n	8014930 <__sfvwrite_r+0x18c>
 8014986:	6921      	ldr	r1, [r4, #16]
 8014988:	4638      	mov	r0, r7
 801498a:	f7ff fe4f 	bl	801462c <_free_r>
 801498e:	89a3      	ldrh	r3, [r4, #12]
 8014990:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014994:	81a3      	strh	r3, [r4, #12]
 8014996:	e7b6      	b.n	8014906 <__sfvwrite_r+0x162>
 8014998:	6820      	ldr	r0, [r4, #0]
 801499a:	6923      	ldr	r3, [r4, #16]
 801499c:	4298      	cmp	r0, r3
 801499e:	d802      	bhi.n	80149a6 <__sfvwrite_r+0x202>
 80149a0:	6962      	ldr	r2, [r4, #20]
 80149a2:	4592      	cmp	sl, r2
 80149a4:	d215      	bcs.n	80149d2 <__sfvwrite_r+0x22e>
 80149a6:	4555      	cmp	r5, sl
 80149a8:	bf28      	it	cs
 80149aa:	4655      	movcs	r5, sl
 80149ac:	462a      	mov	r2, r5
 80149ae:	4649      	mov	r1, r9
 80149b0:	f000 fd2e 	bl	8015410 <memmove>
 80149b4:	68a3      	ldr	r3, [r4, #8]
 80149b6:	6822      	ldr	r2, [r4, #0]
 80149b8:	1b5b      	subs	r3, r3, r5
 80149ba:	442a      	add	r2, r5
 80149bc:	60a3      	str	r3, [r4, #8]
 80149be:	6022      	str	r2, [r4, #0]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d1ce      	bne.n	8014962 <__sfvwrite_r+0x1be>
 80149c4:	4621      	mov	r1, r4
 80149c6:	4638      	mov	r0, r7
 80149c8:	f7ff fcc6 	bl	8014358 <_fflush_r>
 80149cc:	2800      	cmp	r0, #0
 80149ce:	d0c8      	beq.n	8014962 <__sfvwrite_r+0x1be>
 80149d0:	e79b      	b.n	801490a <__sfvwrite_r+0x166>
 80149d2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80149d6:	4553      	cmp	r3, sl
 80149d8:	bf28      	it	cs
 80149da:	4653      	movcs	r3, sl
 80149dc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80149de:	fb93 f3f2 	sdiv	r3, r3, r2
 80149e2:	6a21      	ldr	r1, [r4, #32]
 80149e4:	4353      	muls	r3, r2
 80149e6:	4638      	mov	r0, r7
 80149e8:	464a      	mov	r2, r9
 80149ea:	47a8      	blx	r5
 80149ec:	1e05      	subs	r5, r0, #0
 80149ee:	dcb8      	bgt.n	8014962 <__sfvwrite_r+0x1be>
 80149f0:	e78b      	b.n	801490a <__sfvwrite_r+0x166>
 80149f2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80149f6:	2000      	movs	r0, #0
 80149f8:	3608      	adds	r6, #8
 80149fa:	e71d      	b.n	8014838 <__sfvwrite_r+0x94>
 80149fc:	f10b 0901 	add.w	r9, fp, #1
 8014a00:	e72a      	b.n	8014858 <__sfvwrite_r+0xb4>
 8014a02:	4293      	cmp	r3, r2
 8014a04:	db09      	blt.n	8014a1a <__sfvwrite_r+0x276>
 8014a06:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8014a08:	6a21      	ldr	r1, [r4, #32]
 8014a0a:	4613      	mov	r3, r2
 8014a0c:	4638      	mov	r0, r7
 8014a0e:	4652      	mov	r2, sl
 8014a10:	47a8      	blx	r5
 8014a12:	1e05      	subs	r5, r0, #0
 8014a14:	f73f af3c 	bgt.w	8014890 <__sfvwrite_r+0xec>
 8014a18:	e777      	b.n	801490a <__sfvwrite_r+0x166>
 8014a1a:	461a      	mov	r2, r3
 8014a1c:	4651      	mov	r1, sl
 8014a1e:	9301      	str	r3, [sp, #4]
 8014a20:	f000 fcf6 	bl	8015410 <memmove>
 8014a24:	9b01      	ldr	r3, [sp, #4]
 8014a26:	68a2      	ldr	r2, [r4, #8]
 8014a28:	1ad2      	subs	r2, r2, r3
 8014a2a:	60a2      	str	r2, [r4, #8]
 8014a2c:	6822      	ldr	r2, [r4, #0]
 8014a2e:	441a      	add	r2, r3
 8014a30:	6022      	str	r2, [r4, #0]
 8014a32:	461d      	mov	r5, r3
 8014a34:	e72c      	b.n	8014890 <__sfvwrite_r+0xec>
 8014a36:	2001      	movs	r0, #1
 8014a38:	e734      	b.n	80148a4 <__sfvwrite_r+0x100>
 8014a3a:	bf00      	nop
 8014a3c:	7ffffc00 	.word	0x7ffffc00

08014a40 <_fwalk_reent>:
 8014a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a44:	4680      	mov	r8, r0
 8014a46:	4689      	mov	r9, r1
 8014a48:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8014a4c:	2600      	movs	r6, #0
 8014a4e:	b914      	cbnz	r4, 8014a56 <_fwalk_reent+0x16>
 8014a50:	4630      	mov	r0, r6
 8014a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a56:	68a5      	ldr	r5, [r4, #8]
 8014a58:	6867      	ldr	r7, [r4, #4]
 8014a5a:	3f01      	subs	r7, #1
 8014a5c:	d501      	bpl.n	8014a62 <_fwalk_reent+0x22>
 8014a5e:	6824      	ldr	r4, [r4, #0]
 8014a60:	e7f5      	b.n	8014a4e <_fwalk_reent+0xe>
 8014a62:	89ab      	ldrh	r3, [r5, #12]
 8014a64:	2b01      	cmp	r3, #1
 8014a66:	d907      	bls.n	8014a78 <_fwalk_reent+0x38>
 8014a68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014a6c:	3301      	adds	r3, #1
 8014a6e:	d003      	beq.n	8014a78 <_fwalk_reent+0x38>
 8014a70:	4629      	mov	r1, r5
 8014a72:	4640      	mov	r0, r8
 8014a74:	47c8      	blx	r9
 8014a76:	4306      	orrs	r6, r0
 8014a78:	3568      	adds	r5, #104	; 0x68
 8014a7a:	e7ee      	b.n	8014a5a <_fwalk_reent+0x1a>

08014a7c <rshift>:
 8014a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a7e:	6906      	ldr	r6, [r0, #16]
 8014a80:	114b      	asrs	r3, r1, #5
 8014a82:	42b3      	cmp	r3, r6
 8014a84:	f100 0514 	add.w	r5, r0, #20
 8014a88:	da2b      	bge.n	8014ae2 <rshift+0x66>
 8014a8a:	f011 011f 	ands.w	r1, r1, #31
 8014a8e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8014a92:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8014a96:	d108      	bne.n	8014aaa <rshift+0x2e>
 8014a98:	4629      	mov	r1, r5
 8014a9a:	42b2      	cmp	r2, r6
 8014a9c:	460b      	mov	r3, r1
 8014a9e:	d210      	bcs.n	8014ac2 <rshift+0x46>
 8014aa0:	f852 3b04 	ldr.w	r3, [r2], #4
 8014aa4:	f841 3b04 	str.w	r3, [r1], #4
 8014aa8:	e7f7      	b.n	8014a9a <rshift+0x1e>
 8014aaa:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8014aae:	f1c1 0e20 	rsb	lr, r1, #32
 8014ab2:	3204      	adds	r2, #4
 8014ab4:	40cc      	lsrs	r4, r1
 8014ab6:	462b      	mov	r3, r5
 8014ab8:	42b2      	cmp	r2, r6
 8014aba:	d308      	bcc.n	8014ace <rshift+0x52>
 8014abc:	601c      	str	r4, [r3, #0]
 8014abe:	b104      	cbz	r4, 8014ac2 <rshift+0x46>
 8014ac0:	3304      	adds	r3, #4
 8014ac2:	1b5b      	subs	r3, r3, r5
 8014ac4:	109b      	asrs	r3, r3, #2
 8014ac6:	6103      	str	r3, [r0, #16]
 8014ac8:	b903      	cbnz	r3, 8014acc <rshift+0x50>
 8014aca:	6143      	str	r3, [r0, #20]
 8014acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ace:	6817      	ldr	r7, [r2, #0]
 8014ad0:	fa07 f70e 	lsl.w	r7, r7, lr
 8014ad4:	433c      	orrs	r4, r7
 8014ad6:	f843 4b04 	str.w	r4, [r3], #4
 8014ada:	f852 4b04 	ldr.w	r4, [r2], #4
 8014ade:	40cc      	lsrs	r4, r1
 8014ae0:	e7ea      	b.n	8014ab8 <rshift+0x3c>
 8014ae2:	462b      	mov	r3, r5
 8014ae4:	e7ed      	b.n	8014ac2 <rshift+0x46>

08014ae6 <__hexdig_fun>:
 8014ae6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014aea:	2b09      	cmp	r3, #9
 8014aec:	d802      	bhi.n	8014af4 <__hexdig_fun+0xe>
 8014aee:	3820      	subs	r0, #32
 8014af0:	b2c0      	uxtb	r0, r0
 8014af2:	4770      	bx	lr
 8014af4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014af8:	2b05      	cmp	r3, #5
 8014afa:	d801      	bhi.n	8014b00 <__hexdig_fun+0x1a>
 8014afc:	3847      	subs	r0, #71	; 0x47
 8014afe:	e7f7      	b.n	8014af0 <__hexdig_fun+0xa>
 8014b00:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014b04:	2b05      	cmp	r3, #5
 8014b06:	d801      	bhi.n	8014b0c <__hexdig_fun+0x26>
 8014b08:	3827      	subs	r0, #39	; 0x27
 8014b0a:	e7f1      	b.n	8014af0 <__hexdig_fun+0xa>
 8014b0c:	2000      	movs	r0, #0
 8014b0e:	4770      	bx	lr

08014b10 <__gethex>:
 8014b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b14:	b08b      	sub	sp, #44	; 0x2c
 8014b16:	468a      	mov	sl, r1
 8014b18:	9002      	str	r0, [sp, #8]
 8014b1a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014b1c:	9306      	str	r3, [sp, #24]
 8014b1e:	4690      	mov	r8, r2
 8014b20:	f000 fbe2 	bl	80152e8 <__localeconv_l>
 8014b24:	6803      	ldr	r3, [r0, #0]
 8014b26:	9303      	str	r3, [sp, #12]
 8014b28:	4618      	mov	r0, r3
 8014b2a:	f7eb fb5b 	bl	80001e4 <strlen>
 8014b2e:	9b03      	ldr	r3, [sp, #12]
 8014b30:	9001      	str	r0, [sp, #4]
 8014b32:	4403      	add	r3, r0
 8014b34:	f04f 0b00 	mov.w	fp, #0
 8014b38:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014b3c:	9307      	str	r3, [sp, #28]
 8014b3e:	f8da 3000 	ldr.w	r3, [sl]
 8014b42:	3302      	adds	r3, #2
 8014b44:	461f      	mov	r7, r3
 8014b46:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014b4a:	2830      	cmp	r0, #48	; 0x30
 8014b4c:	d06c      	beq.n	8014c28 <__gethex+0x118>
 8014b4e:	f7ff ffca 	bl	8014ae6 <__hexdig_fun>
 8014b52:	4604      	mov	r4, r0
 8014b54:	2800      	cmp	r0, #0
 8014b56:	d16a      	bne.n	8014c2e <__gethex+0x11e>
 8014b58:	9a01      	ldr	r2, [sp, #4]
 8014b5a:	9903      	ldr	r1, [sp, #12]
 8014b5c:	4638      	mov	r0, r7
 8014b5e:	f001 fa50 	bl	8016002 <strncmp>
 8014b62:	2800      	cmp	r0, #0
 8014b64:	d166      	bne.n	8014c34 <__gethex+0x124>
 8014b66:	9b01      	ldr	r3, [sp, #4]
 8014b68:	5cf8      	ldrb	r0, [r7, r3]
 8014b6a:	18fe      	adds	r6, r7, r3
 8014b6c:	f7ff ffbb 	bl	8014ae6 <__hexdig_fun>
 8014b70:	2800      	cmp	r0, #0
 8014b72:	d062      	beq.n	8014c3a <__gethex+0x12a>
 8014b74:	4633      	mov	r3, r6
 8014b76:	7818      	ldrb	r0, [r3, #0]
 8014b78:	2830      	cmp	r0, #48	; 0x30
 8014b7a:	461f      	mov	r7, r3
 8014b7c:	f103 0301 	add.w	r3, r3, #1
 8014b80:	d0f9      	beq.n	8014b76 <__gethex+0x66>
 8014b82:	f7ff ffb0 	bl	8014ae6 <__hexdig_fun>
 8014b86:	fab0 f580 	clz	r5, r0
 8014b8a:	096d      	lsrs	r5, r5, #5
 8014b8c:	4634      	mov	r4, r6
 8014b8e:	f04f 0b01 	mov.w	fp, #1
 8014b92:	463a      	mov	r2, r7
 8014b94:	4616      	mov	r6, r2
 8014b96:	3201      	adds	r2, #1
 8014b98:	7830      	ldrb	r0, [r6, #0]
 8014b9a:	f7ff ffa4 	bl	8014ae6 <__hexdig_fun>
 8014b9e:	2800      	cmp	r0, #0
 8014ba0:	d1f8      	bne.n	8014b94 <__gethex+0x84>
 8014ba2:	9a01      	ldr	r2, [sp, #4]
 8014ba4:	9903      	ldr	r1, [sp, #12]
 8014ba6:	4630      	mov	r0, r6
 8014ba8:	f001 fa2b 	bl	8016002 <strncmp>
 8014bac:	b950      	cbnz	r0, 8014bc4 <__gethex+0xb4>
 8014bae:	b954      	cbnz	r4, 8014bc6 <__gethex+0xb6>
 8014bb0:	9b01      	ldr	r3, [sp, #4]
 8014bb2:	18f4      	adds	r4, r6, r3
 8014bb4:	4622      	mov	r2, r4
 8014bb6:	4616      	mov	r6, r2
 8014bb8:	3201      	adds	r2, #1
 8014bba:	7830      	ldrb	r0, [r6, #0]
 8014bbc:	f7ff ff93 	bl	8014ae6 <__hexdig_fun>
 8014bc0:	2800      	cmp	r0, #0
 8014bc2:	d1f8      	bne.n	8014bb6 <__gethex+0xa6>
 8014bc4:	b10c      	cbz	r4, 8014bca <__gethex+0xba>
 8014bc6:	1ba4      	subs	r4, r4, r6
 8014bc8:	00a4      	lsls	r4, r4, #2
 8014bca:	7833      	ldrb	r3, [r6, #0]
 8014bcc:	2b50      	cmp	r3, #80	; 0x50
 8014bce:	d001      	beq.n	8014bd4 <__gethex+0xc4>
 8014bd0:	2b70      	cmp	r3, #112	; 0x70
 8014bd2:	d140      	bne.n	8014c56 <__gethex+0x146>
 8014bd4:	7873      	ldrb	r3, [r6, #1]
 8014bd6:	2b2b      	cmp	r3, #43	; 0x2b
 8014bd8:	d035      	beq.n	8014c46 <__gethex+0x136>
 8014bda:	2b2d      	cmp	r3, #45	; 0x2d
 8014bdc:	d02f      	beq.n	8014c3e <__gethex+0x12e>
 8014bde:	1c71      	adds	r1, r6, #1
 8014be0:	f04f 0900 	mov.w	r9, #0
 8014be4:	7808      	ldrb	r0, [r1, #0]
 8014be6:	f7ff ff7e 	bl	8014ae6 <__hexdig_fun>
 8014bea:	1e43      	subs	r3, r0, #1
 8014bec:	b2db      	uxtb	r3, r3
 8014bee:	2b18      	cmp	r3, #24
 8014bf0:	d831      	bhi.n	8014c56 <__gethex+0x146>
 8014bf2:	f1a0 0210 	sub.w	r2, r0, #16
 8014bf6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014bfa:	f7ff ff74 	bl	8014ae6 <__hexdig_fun>
 8014bfe:	1e43      	subs	r3, r0, #1
 8014c00:	b2db      	uxtb	r3, r3
 8014c02:	2b18      	cmp	r3, #24
 8014c04:	d922      	bls.n	8014c4c <__gethex+0x13c>
 8014c06:	f1b9 0f00 	cmp.w	r9, #0
 8014c0a:	d000      	beq.n	8014c0e <__gethex+0xfe>
 8014c0c:	4252      	negs	r2, r2
 8014c0e:	4414      	add	r4, r2
 8014c10:	f8ca 1000 	str.w	r1, [sl]
 8014c14:	b30d      	cbz	r5, 8014c5a <__gethex+0x14a>
 8014c16:	f1bb 0f00 	cmp.w	fp, #0
 8014c1a:	bf14      	ite	ne
 8014c1c:	2700      	movne	r7, #0
 8014c1e:	2706      	moveq	r7, #6
 8014c20:	4638      	mov	r0, r7
 8014c22:	b00b      	add	sp, #44	; 0x2c
 8014c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c28:	f10b 0b01 	add.w	fp, fp, #1
 8014c2c:	e78a      	b.n	8014b44 <__gethex+0x34>
 8014c2e:	2500      	movs	r5, #0
 8014c30:	462c      	mov	r4, r5
 8014c32:	e7ae      	b.n	8014b92 <__gethex+0x82>
 8014c34:	463e      	mov	r6, r7
 8014c36:	2501      	movs	r5, #1
 8014c38:	e7c7      	b.n	8014bca <__gethex+0xba>
 8014c3a:	4604      	mov	r4, r0
 8014c3c:	e7fb      	b.n	8014c36 <__gethex+0x126>
 8014c3e:	f04f 0901 	mov.w	r9, #1
 8014c42:	1cb1      	adds	r1, r6, #2
 8014c44:	e7ce      	b.n	8014be4 <__gethex+0xd4>
 8014c46:	f04f 0900 	mov.w	r9, #0
 8014c4a:	e7fa      	b.n	8014c42 <__gethex+0x132>
 8014c4c:	230a      	movs	r3, #10
 8014c4e:	fb03 0202 	mla	r2, r3, r2, r0
 8014c52:	3a10      	subs	r2, #16
 8014c54:	e7cf      	b.n	8014bf6 <__gethex+0xe6>
 8014c56:	4631      	mov	r1, r6
 8014c58:	e7da      	b.n	8014c10 <__gethex+0x100>
 8014c5a:	1bf3      	subs	r3, r6, r7
 8014c5c:	3b01      	subs	r3, #1
 8014c5e:	4629      	mov	r1, r5
 8014c60:	2b07      	cmp	r3, #7
 8014c62:	dc49      	bgt.n	8014cf8 <__gethex+0x1e8>
 8014c64:	9802      	ldr	r0, [sp, #8]
 8014c66:	f000 fbed 	bl	8015444 <_Balloc>
 8014c6a:	9b01      	ldr	r3, [sp, #4]
 8014c6c:	f100 0914 	add.w	r9, r0, #20
 8014c70:	f04f 0b00 	mov.w	fp, #0
 8014c74:	f1c3 0301 	rsb	r3, r3, #1
 8014c78:	4605      	mov	r5, r0
 8014c7a:	f8cd 9010 	str.w	r9, [sp, #16]
 8014c7e:	46da      	mov	sl, fp
 8014c80:	9308      	str	r3, [sp, #32]
 8014c82:	42b7      	cmp	r7, r6
 8014c84:	d33b      	bcc.n	8014cfe <__gethex+0x1ee>
 8014c86:	9804      	ldr	r0, [sp, #16]
 8014c88:	f840 ab04 	str.w	sl, [r0], #4
 8014c8c:	eba0 0009 	sub.w	r0, r0, r9
 8014c90:	1080      	asrs	r0, r0, #2
 8014c92:	6128      	str	r0, [r5, #16]
 8014c94:	0147      	lsls	r7, r0, #5
 8014c96:	4650      	mov	r0, sl
 8014c98:	f000 fc98 	bl	80155cc <__hi0bits>
 8014c9c:	f8d8 6000 	ldr.w	r6, [r8]
 8014ca0:	1a3f      	subs	r7, r7, r0
 8014ca2:	42b7      	cmp	r7, r6
 8014ca4:	dd64      	ble.n	8014d70 <__gethex+0x260>
 8014ca6:	1bbf      	subs	r7, r7, r6
 8014ca8:	4639      	mov	r1, r7
 8014caa:	4628      	mov	r0, r5
 8014cac:	f000 ff91 	bl	8015bd2 <__any_on>
 8014cb0:	4682      	mov	sl, r0
 8014cb2:	b178      	cbz	r0, 8014cd4 <__gethex+0x1c4>
 8014cb4:	1e7b      	subs	r3, r7, #1
 8014cb6:	1159      	asrs	r1, r3, #5
 8014cb8:	f003 021f 	and.w	r2, r3, #31
 8014cbc:	f04f 0a01 	mov.w	sl, #1
 8014cc0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014cc4:	fa0a f202 	lsl.w	r2, sl, r2
 8014cc8:	420a      	tst	r2, r1
 8014cca:	d003      	beq.n	8014cd4 <__gethex+0x1c4>
 8014ccc:	4553      	cmp	r3, sl
 8014cce:	dc46      	bgt.n	8014d5e <__gethex+0x24e>
 8014cd0:	f04f 0a02 	mov.w	sl, #2
 8014cd4:	4639      	mov	r1, r7
 8014cd6:	4628      	mov	r0, r5
 8014cd8:	f7ff fed0 	bl	8014a7c <rshift>
 8014cdc:	443c      	add	r4, r7
 8014cde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ce2:	429c      	cmp	r4, r3
 8014ce4:	dd52      	ble.n	8014d8c <__gethex+0x27c>
 8014ce6:	4629      	mov	r1, r5
 8014ce8:	9802      	ldr	r0, [sp, #8]
 8014cea:	f000 fbdf 	bl	80154ac <_Bfree>
 8014cee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	6013      	str	r3, [r2, #0]
 8014cf4:	27a3      	movs	r7, #163	; 0xa3
 8014cf6:	e793      	b.n	8014c20 <__gethex+0x110>
 8014cf8:	3101      	adds	r1, #1
 8014cfa:	105b      	asrs	r3, r3, #1
 8014cfc:	e7b0      	b.n	8014c60 <__gethex+0x150>
 8014cfe:	1e73      	subs	r3, r6, #1
 8014d00:	9305      	str	r3, [sp, #20]
 8014d02:	9a07      	ldr	r2, [sp, #28]
 8014d04:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014d08:	4293      	cmp	r3, r2
 8014d0a:	d018      	beq.n	8014d3e <__gethex+0x22e>
 8014d0c:	f1bb 0f20 	cmp.w	fp, #32
 8014d10:	d107      	bne.n	8014d22 <__gethex+0x212>
 8014d12:	9b04      	ldr	r3, [sp, #16]
 8014d14:	f8c3 a000 	str.w	sl, [r3]
 8014d18:	3304      	adds	r3, #4
 8014d1a:	f04f 0a00 	mov.w	sl, #0
 8014d1e:	9304      	str	r3, [sp, #16]
 8014d20:	46d3      	mov	fp, sl
 8014d22:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014d26:	f7ff fede 	bl	8014ae6 <__hexdig_fun>
 8014d2a:	f000 000f 	and.w	r0, r0, #15
 8014d2e:	fa00 f00b 	lsl.w	r0, r0, fp
 8014d32:	ea4a 0a00 	orr.w	sl, sl, r0
 8014d36:	f10b 0b04 	add.w	fp, fp, #4
 8014d3a:	9b05      	ldr	r3, [sp, #20]
 8014d3c:	e00d      	b.n	8014d5a <__gethex+0x24a>
 8014d3e:	9b05      	ldr	r3, [sp, #20]
 8014d40:	9a08      	ldr	r2, [sp, #32]
 8014d42:	4413      	add	r3, r2
 8014d44:	429f      	cmp	r7, r3
 8014d46:	d8e1      	bhi.n	8014d0c <__gethex+0x1fc>
 8014d48:	4618      	mov	r0, r3
 8014d4a:	9a01      	ldr	r2, [sp, #4]
 8014d4c:	9903      	ldr	r1, [sp, #12]
 8014d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8014d50:	f001 f957 	bl	8016002 <strncmp>
 8014d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d56:	2800      	cmp	r0, #0
 8014d58:	d1d8      	bne.n	8014d0c <__gethex+0x1fc>
 8014d5a:	461e      	mov	r6, r3
 8014d5c:	e791      	b.n	8014c82 <__gethex+0x172>
 8014d5e:	1eb9      	subs	r1, r7, #2
 8014d60:	4628      	mov	r0, r5
 8014d62:	f000 ff36 	bl	8015bd2 <__any_on>
 8014d66:	2800      	cmp	r0, #0
 8014d68:	d0b2      	beq.n	8014cd0 <__gethex+0x1c0>
 8014d6a:	f04f 0a03 	mov.w	sl, #3
 8014d6e:	e7b1      	b.n	8014cd4 <__gethex+0x1c4>
 8014d70:	da09      	bge.n	8014d86 <__gethex+0x276>
 8014d72:	1bf7      	subs	r7, r6, r7
 8014d74:	4629      	mov	r1, r5
 8014d76:	463a      	mov	r2, r7
 8014d78:	9802      	ldr	r0, [sp, #8]
 8014d7a:	f000 fd59 	bl	8015830 <__lshift>
 8014d7e:	1be4      	subs	r4, r4, r7
 8014d80:	4605      	mov	r5, r0
 8014d82:	f100 0914 	add.w	r9, r0, #20
 8014d86:	f04f 0a00 	mov.w	sl, #0
 8014d8a:	e7a8      	b.n	8014cde <__gethex+0x1ce>
 8014d8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014d90:	4284      	cmp	r4, r0
 8014d92:	da6a      	bge.n	8014e6a <__gethex+0x35a>
 8014d94:	1b04      	subs	r4, r0, r4
 8014d96:	42a6      	cmp	r6, r4
 8014d98:	dc2e      	bgt.n	8014df8 <__gethex+0x2e8>
 8014d9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014d9e:	2b02      	cmp	r3, #2
 8014da0:	d022      	beq.n	8014de8 <__gethex+0x2d8>
 8014da2:	2b03      	cmp	r3, #3
 8014da4:	d024      	beq.n	8014df0 <__gethex+0x2e0>
 8014da6:	2b01      	cmp	r3, #1
 8014da8:	d115      	bne.n	8014dd6 <__gethex+0x2c6>
 8014daa:	42a6      	cmp	r6, r4
 8014dac:	d113      	bne.n	8014dd6 <__gethex+0x2c6>
 8014dae:	2e01      	cmp	r6, #1
 8014db0:	dc0b      	bgt.n	8014dca <__gethex+0x2ba>
 8014db2:	9a06      	ldr	r2, [sp, #24]
 8014db4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014db8:	6013      	str	r3, [r2, #0]
 8014dba:	2301      	movs	r3, #1
 8014dbc:	612b      	str	r3, [r5, #16]
 8014dbe:	f8c9 3000 	str.w	r3, [r9]
 8014dc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014dc4:	2762      	movs	r7, #98	; 0x62
 8014dc6:	601d      	str	r5, [r3, #0]
 8014dc8:	e72a      	b.n	8014c20 <__gethex+0x110>
 8014dca:	1e71      	subs	r1, r6, #1
 8014dcc:	4628      	mov	r0, r5
 8014dce:	f000 ff00 	bl	8015bd2 <__any_on>
 8014dd2:	2800      	cmp	r0, #0
 8014dd4:	d1ed      	bne.n	8014db2 <__gethex+0x2a2>
 8014dd6:	4629      	mov	r1, r5
 8014dd8:	9802      	ldr	r0, [sp, #8]
 8014dda:	f000 fb67 	bl	80154ac <_Bfree>
 8014dde:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014de0:	2300      	movs	r3, #0
 8014de2:	6013      	str	r3, [r2, #0]
 8014de4:	2750      	movs	r7, #80	; 0x50
 8014de6:	e71b      	b.n	8014c20 <__gethex+0x110>
 8014de8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d0e1      	beq.n	8014db2 <__gethex+0x2a2>
 8014dee:	e7f2      	b.n	8014dd6 <__gethex+0x2c6>
 8014df0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d1dd      	bne.n	8014db2 <__gethex+0x2a2>
 8014df6:	e7ee      	b.n	8014dd6 <__gethex+0x2c6>
 8014df8:	1e67      	subs	r7, r4, #1
 8014dfa:	f1ba 0f00 	cmp.w	sl, #0
 8014dfe:	d131      	bne.n	8014e64 <__gethex+0x354>
 8014e00:	b127      	cbz	r7, 8014e0c <__gethex+0x2fc>
 8014e02:	4639      	mov	r1, r7
 8014e04:	4628      	mov	r0, r5
 8014e06:	f000 fee4 	bl	8015bd2 <__any_on>
 8014e0a:	4682      	mov	sl, r0
 8014e0c:	117a      	asrs	r2, r7, #5
 8014e0e:	2301      	movs	r3, #1
 8014e10:	f007 071f 	and.w	r7, r7, #31
 8014e14:	fa03 f707 	lsl.w	r7, r3, r7
 8014e18:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014e1c:	4621      	mov	r1, r4
 8014e1e:	421f      	tst	r7, r3
 8014e20:	4628      	mov	r0, r5
 8014e22:	bf18      	it	ne
 8014e24:	f04a 0a02 	orrne.w	sl, sl, #2
 8014e28:	1b36      	subs	r6, r6, r4
 8014e2a:	f7ff fe27 	bl	8014a7c <rshift>
 8014e2e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8014e32:	2702      	movs	r7, #2
 8014e34:	f1ba 0f00 	cmp.w	sl, #0
 8014e38:	d045      	beq.n	8014ec6 <__gethex+0x3b6>
 8014e3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014e3e:	2b02      	cmp	r3, #2
 8014e40:	d015      	beq.n	8014e6e <__gethex+0x35e>
 8014e42:	2b03      	cmp	r3, #3
 8014e44:	d017      	beq.n	8014e76 <__gethex+0x366>
 8014e46:	2b01      	cmp	r3, #1
 8014e48:	d109      	bne.n	8014e5e <__gethex+0x34e>
 8014e4a:	f01a 0f02 	tst.w	sl, #2
 8014e4e:	d006      	beq.n	8014e5e <__gethex+0x34e>
 8014e50:	f8d9 3000 	ldr.w	r3, [r9]
 8014e54:	ea4a 0a03 	orr.w	sl, sl, r3
 8014e58:	f01a 0f01 	tst.w	sl, #1
 8014e5c:	d10e      	bne.n	8014e7c <__gethex+0x36c>
 8014e5e:	f047 0710 	orr.w	r7, r7, #16
 8014e62:	e030      	b.n	8014ec6 <__gethex+0x3b6>
 8014e64:	f04f 0a01 	mov.w	sl, #1
 8014e68:	e7d0      	b.n	8014e0c <__gethex+0x2fc>
 8014e6a:	2701      	movs	r7, #1
 8014e6c:	e7e2      	b.n	8014e34 <__gethex+0x324>
 8014e6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e70:	f1c3 0301 	rsb	r3, r3, #1
 8014e74:	9315      	str	r3, [sp, #84]	; 0x54
 8014e76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d0f0      	beq.n	8014e5e <__gethex+0x34e>
 8014e7c:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8014e80:	f105 0314 	add.w	r3, r5, #20
 8014e84:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8014e88:	eb03 010a 	add.w	r1, r3, sl
 8014e8c:	2000      	movs	r0, #0
 8014e8e:	681a      	ldr	r2, [r3, #0]
 8014e90:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014e94:	d01c      	beq.n	8014ed0 <__gethex+0x3c0>
 8014e96:	3201      	adds	r2, #1
 8014e98:	601a      	str	r2, [r3, #0]
 8014e9a:	2f02      	cmp	r7, #2
 8014e9c:	f105 0314 	add.w	r3, r5, #20
 8014ea0:	d138      	bne.n	8014f14 <__gethex+0x404>
 8014ea2:	f8d8 2000 	ldr.w	r2, [r8]
 8014ea6:	3a01      	subs	r2, #1
 8014ea8:	4296      	cmp	r6, r2
 8014eaa:	d10a      	bne.n	8014ec2 <__gethex+0x3b2>
 8014eac:	1171      	asrs	r1, r6, #5
 8014eae:	2201      	movs	r2, #1
 8014eb0:	f006 061f 	and.w	r6, r6, #31
 8014eb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014eb8:	fa02 f606 	lsl.w	r6, r2, r6
 8014ebc:	421e      	tst	r6, r3
 8014ebe:	bf18      	it	ne
 8014ec0:	4617      	movne	r7, r2
 8014ec2:	f047 0720 	orr.w	r7, r7, #32
 8014ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014ec8:	601d      	str	r5, [r3, #0]
 8014eca:	9b06      	ldr	r3, [sp, #24]
 8014ecc:	601c      	str	r4, [r3, #0]
 8014ece:	e6a7      	b.n	8014c20 <__gethex+0x110>
 8014ed0:	f843 0b04 	str.w	r0, [r3], #4
 8014ed4:	4299      	cmp	r1, r3
 8014ed6:	d8da      	bhi.n	8014e8e <__gethex+0x37e>
 8014ed8:	68ab      	ldr	r3, [r5, #8]
 8014eda:	4599      	cmp	r9, r3
 8014edc:	db12      	blt.n	8014f04 <__gethex+0x3f4>
 8014ede:	6869      	ldr	r1, [r5, #4]
 8014ee0:	9802      	ldr	r0, [sp, #8]
 8014ee2:	3101      	adds	r1, #1
 8014ee4:	f000 faae 	bl	8015444 <_Balloc>
 8014ee8:	692a      	ldr	r2, [r5, #16]
 8014eea:	3202      	adds	r2, #2
 8014eec:	f105 010c 	add.w	r1, r5, #12
 8014ef0:	4683      	mov	fp, r0
 8014ef2:	0092      	lsls	r2, r2, #2
 8014ef4:	300c      	adds	r0, #12
 8014ef6:	f7fa fceb 	bl	800f8d0 <memcpy>
 8014efa:	4629      	mov	r1, r5
 8014efc:	9802      	ldr	r0, [sp, #8]
 8014efe:	f000 fad5 	bl	80154ac <_Bfree>
 8014f02:	465d      	mov	r5, fp
 8014f04:	692b      	ldr	r3, [r5, #16]
 8014f06:	1c5a      	adds	r2, r3, #1
 8014f08:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8014f0c:	612a      	str	r2, [r5, #16]
 8014f0e:	2201      	movs	r2, #1
 8014f10:	615a      	str	r2, [r3, #20]
 8014f12:	e7c2      	b.n	8014e9a <__gethex+0x38a>
 8014f14:	692a      	ldr	r2, [r5, #16]
 8014f16:	4591      	cmp	r9, r2
 8014f18:	da0b      	bge.n	8014f32 <__gethex+0x422>
 8014f1a:	2101      	movs	r1, #1
 8014f1c:	4628      	mov	r0, r5
 8014f1e:	f7ff fdad 	bl	8014a7c <rshift>
 8014f22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014f26:	3401      	adds	r4, #1
 8014f28:	429c      	cmp	r4, r3
 8014f2a:	f73f aedc 	bgt.w	8014ce6 <__gethex+0x1d6>
 8014f2e:	2701      	movs	r7, #1
 8014f30:	e7c7      	b.n	8014ec2 <__gethex+0x3b2>
 8014f32:	f016 061f 	ands.w	r6, r6, #31
 8014f36:	d0fa      	beq.n	8014f2e <__gethex+0x41e>
 8014f38:	449a      	add	sl, r3
 8014f3a:	f1c6 0620 	rsb	r6, r6, #32
 8014f3e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014f42:	f000 fb43 	bl	80155cc <__hi0bits>
 8014f46:	42b0      	cmp	r0, r6
 8014f48:	dbe7      	blt.n	8014f1a <__gethex+0x40a>
 8014f4a:	e7f0      	b.n	8014f2e <__gethex+0x41e>

08014f4c <L_shift>:
 8014f4c:	f1c2 0208 	rsb	r2, r2, #8
 8014f50:	0092      	lsls	r2, r2, #2
 8014f52:	b570      	push	{r4, r5, r6, lr}
 8014f54:	f1c2 0620 	rsb	r6, r2, #32
 8014f58:	6843      	ldr	r3, [r0, #4]
 8014f5a:	6804      	ldr	r4, [r0, #0]
 8014f5c:	fa03 f506 	lsl.w	r5, r3, r6
 8014f60:	432c      	orrs	r4, r5
 8014f62:	40d3      	lsrs	r3, r2
 8014f64:	6004      	str	r4, [r0, #0]
 8014f66:	f840 3f04 	str.w	r3, [r0, #4]!
 8014f6a:	4288      	cmp	r0, r1
 8014f6c:	d3f4      	bcc.n	8014f58 <L_shift+0xc>
 8014f6e:	bd70      	pop	{r4, r5, r6, pc}

08014f70 <__match>:
 8014f70:	b530      	push	{r4, r5, lr}
 8014f72:	6803      	ldr	r3, [r0, #0]
 8014f74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f78:	3301      	adds	r3, #1
 8014f7a:	b914      	cbnz	r4, 8014f82 <__match+0x12>
 8014f7c:	6003      	str	r3, [r0, #0]
 8014f7e:	2001      	movs	r0, #1
 8014f80:	bd30      	pop	{r4, r5, pc}
 8014f82:	781a      	ldrb	r2, [r3, #0]
 8014f84:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014f88:	2d19      	cmp	r5, #25
 8014f8a:	bf98      	it	ls
 8014f8c:	3220      	addls	r2, #32
 8014f8e:	42a2      	cmp	r2, r4
 8014f90:	d0f0      	beq.n	8014f74 <__match+0x4>
 8014f92:	2000      	movs	r0, #0
 8014f94:	bd30      	pop	{r4, r5, pc}

08014f96 <__hexnan>:
 8014f96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f9a:	680b      	ldr	r3, [r1, #0]
 8014f9c:	6801      	ldr	r1, [r0, #0]
 8014f9e:	115f      	asrs	r7, r3, #5
 8014fa0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8014fa4:	f013 031f 	ands.w	r3, r3, #31
 8014fa8:	b087      	sub	sp, #28
 8014faa:	bf18      	it	ne
 8014fac:	3704      	addne	r7, #4
 8014fae:	2500      	movs	r5, #0
 8014fb0:	1f3e      	subs	r6, r7, #4
 8014fb2:	4682      	mov	sl, r0
 8014fb4:	4690      	mov	r8, r2
 8014fb6:	9302      	str	r3, [sp, #8]
 8014fb8:	f847 5c04 	str.w	r5, [r7, #-4]
 8014fbc:	46b1      	mov	r9, r6
 8014fbe:	4634      	mov	r4, r6
 8014fc0:	9501      	str	r5, [sp, #4]
 8014fc2:	46ab      	mov	fp, r5
 8014fc4:	784a      	ldrb	r2, [r1, #1]
 8014fc6:	1c4b      	adds	r3, r1, #1
 8014fc8:	9303      	str	r3, [sp, #12]
 8014fca:	b342      	cbz	r2, 801501e <__hexnan+0x88>
 8014fcc:	4610      	mov	r0, r2
 8014fce:	9105      	str	r1, [sp, #20]
 8014fd0:	9204      	str	r2, [sp, #16]
 8014fd2:	f7ff fd88 	bl	8014ae6 <__hexdig_fun>
 8014fd6:	2800      	cmp	r0, #0
 8014fd8:	d143      	bne.n	8015062 <__hexnan+0xcc>
 8014fda:	9a04      	ldr	r2, [sp, #16]
 8014fdc:	9905      	ldr	r1, [sp, #20]
 8014fde:	2a20      	cmp	r2, #32
 8014fe0:	d818      	bhi.n	8015014 <__hexnan+0x7e>
 8014fe2:	9b01      	ldr	r3, [sp, #4]
 8014fe4:	459b      	cmp	fp, r3
 8014fe6:	dd13      	ble.n	8015010 <__hexnan+0x7a>
 8014fe8:	454c      	cmp	r4, r9
 8014fea:	d206      	bcs.n	8014ffa <__hexnan+0x64>
 8014fec:	2d07      	cmp	r5, #7
 8014fee:	dc04      	bgt.n	8014ffa <__hexnan+0x64>
 8014ff0:	462a      	mov	r2, r5
 8014ff2:	4649      	mov	r1, r9
 8014ff4:	4620      	mov	r0, r4
 8014ff6:	f7ff ffa9 	bl	8014f4c <L_shift>
 8014ffa:	4544      	cmp	r4, r8
 8014ffc:	d944      	bls.n	8015088 <__hexnan+0xf2>
 8014ffe:	2300      	movs	r3, #0
 8015000:	f1a4 0904 	sub.w	r9, r4, #4
 8015004:	f844 3c04 	str.w	r3, [r4, #-4]
 8015008:	f8cd b004 	str.w	fp, [sp, #4]
 801500c:	464c      	mov	r4, r9
 801500e:	461d      	mov	r5, r3
 8015010:	9903      	ldr	r1, [sp, #12]
 8015012:	e7d7      	b.n	8014fc4 <__hexnan+0x2e>
 8015014:	2a29      	cmp	r2, #41	; 0x29
 8015016:	d14a      	bne.n	80150ae <__hexnan+0x118>
 8015018:	3102      	adds	r1, #2
 801501a:	f8ca 1000 	str.w	r1, [sl]
 801501e:	f1bb 0f00 	cmp.w	fp, #0
 8015022:	d044      	beq.n	80150ae <__hexnan+0x118>
 8015024:	454c      	cmp	r4, r9
 8015026:	d206      	bcs.n	8015036 <__hexnan+0xa0>
 8015028:	2d07      	cmp	r5, #7
 801502a:	dc04      	bgt.n	8015036 <__hexnan+0xa0>
 801502c:	462a      	mov	r2, r5
 801502e:	4649      	mov	r1, r9
 8015030:	4620      	mov	r0, r4
 8015032:	f7ff ff8b 	bl	8014f4c <L_shift>
 8015036:	4544      	cmp	r4, r8
 8015038:	d928      	bls.n	801508c <__hexnan+0xf6>
 801503a:	4643      	mov	r3, r8
 801503c:	f854 2b04 	ldr.w	r2, [r4], #4
 8015040:	f843 2b04 	str.w	r2, [r3], #4
 8015044:	42a6      	cmp	r6, r4
 8015046:	d2f9      	bcs.n	801503c <__hexnan+0xa6>
 8015048:	2200      	movs	r2, #0
 801504a:	f843 2b04 	str.w	r2, [r3], #4
 801504e:	429e      	cmp	r6, r3
 8015050:	d2fb      	bcs.n	801504a <__hexnan+0xb4>
 8015052:	6833      	ldr	r3, [r6, #0]
 8015054:	b91b      	cbnz	r3, 801505e <__hexnan+0xc8>
 8015056:	4546      	cmp	r6, r8
 8015058:	d127      	bne.n	80150aa <__hexnan+0x114>
 801505a:	2301      	movs	r3, #1
 801505c:	6033      	str	r3, [r6, #0]
 801505e:	2005      	movs	r0, #5
 8015060:	e026      	b.n	80150b0 <__hexnan+0x11a>
 8015062:	3501      	adds	r5, #1
 8015064:	2d08      	cmp	r5, #8
 8015066:	f10b 0b01 	add.w	fp, fp, #1
 801506a:	dd06      	ble.n	801507a <__hexnan+0xe4>
 801506c:	4544      	cmp	r4, r8
 801506e:	d9cf      	bls.n	8015010 <__hexnan+0x7a>
 8015070:	2300      	movs	r3, #0
 8015072:	f844 3c04 	str.w	r3, [r4, #-4]
 8015076:	2501      	movs	r5, #1
 8015078:	3c04      	subs	r4, #4
 801507a:	6822      	ldr	r2, [r4, #0]
 801507c:	f000 000f 	and.w	r0, r0, #15
 8015080:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015084:	6020      	str	r0, [r4, #0]
 8015086:	e7c3      	b.n	8015010 <__hexnan+0x7a>
 8015088:	2508      	movs	r5, #8
 801508a:	e7c1      	b.n	8015010 <__hexnan+0x7a>
 801508c:	9b02      	ldr	r3, [sp, #8]
 801508e:	2b00      	cmp	r3, #0
 8015090:	d0df      	beq.n	8015052 <__hexnan+0xbc>
 8015092:	f04f 32ff 	mov.w	r2, #4294967295
 8015096:	f1c3 0320 	rsb	r3, r3, #32
 801509a:	fa22 f303 	lsr.w	r3, r2, r3
 801509e:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80150a2:	401a      	ands	r2, r3
 80150a4:	f847 2c04 	str.w	r2, [r7, #-4]
 80150a8:	e7d3      	b.n	8015052 <__hexnan+0xbc>
 80150aa:	3e04      	subs	r6, #4
 80150ac:	e7d1      	b.n	8015052 <__hexnan+0xbc>
 80150ae:	2004      	movs	r0, #4
 80150b0:	b007      	add	sp, #28
 80150b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080150b8 <_findenv_r>:
 80150b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80150bc:	4606      	mov	r6, r0
 80150be:	468a      	mov	sl, r1
 80150c0:	4617      	mov	r7, r2
 80150c2:	f001 fdbd 	bl	8016c40 <__env_lock>
 80150c6:	4b1b      	ldr	r3, [pc, #108]	; (8015134 <_findenv_r+0x7c>)
 80150c8:	f8d3 8000 	ldr.w	r8, [r3]
 80150cc:	4699      	mov	r9, r3
 80150ce:	f1b8 0f00 	cmp.w	r8, #0
 80150d2:	d007      	beq.n	80150e4 <_findenv_r+0x2c>
 80150d4:	4654      	mov	r4, sl
 80150d6:	4623      	mov	r3, r4
 80150d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80150dc:	b332      	cbz	r2, 801512c <_findenv_r+0x74>
 80150de:	2a3d      	cmp	r2, #61	; 0x3d
 80150e0:	461c      	mov	r4, r3
 80150e2:	d1f8      	bne.n	80150d6 <_findenv_r+0x1e>
 80150e4:	4630      	mov	r0, r6
 80150e6:	f001 fdb1 	bl	8016c4c <__env_unlock>
 80150ea:	2000      	movs	r0, #0
 80150ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150f0:	f108 0804 	add.w	r8, r8, #4
 80150f4:	f8d8 0000 	ldr.w	r0, [r8]
 80150f8:	2800      	cmp	r0, #0
 80150fa:	d0f3      	beq.n	80150e4 <_findenv_r+0x2c>
 80150fc:	4622      	mov	r2, r4
 80150fe:	4651      	mov	r1, sl
 8015100:	f000 ff7f 	bl	8016002 <strncmp>
 8015104:	2800      	cmp	r0, #0
 8015106:	d1f3      	bne.n	80150f0 <_findenv_r+0x38>
 8015108:	f8d8 3000 	ldr.w	r3, [r8]
 801510c:	191d      	adds	r5, r3, r4
 801510e:	5d1b      	ldrb	r3, [r3, r4]
 8015110:	2b3d      	cmp	r3, #61	; 0x3d
 8015112:	d1ed      	bne.n	80150f0 <_findenv_r+0x38>
 8015114:	f8d9 3000 	ldr.w	r3, [r9]
 8015118:	eba8 0303 	sub.w	r3, r8, r3
 801511c:	109b      	asrs	r3, r3, #2
 801511e:	4630      	mov	r0, r6
 8015120:	603b      	str	r3, [r7, #0]
 8015122:	f001 fd93 	bl	8016c4c <__env_unlock>
 8015126:	1c68      	adds	r0, r5, #1
 8015128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801512c:	eba4 040a 	sub.w	r4, r4, sl
 8015130:	e7e0      	b.n	80150f4 <_findenv_r+0x3c>
 8015132:	bf00      	nop
 8015134:	2000000c 	.word	0x2000000c

08015138 <_getenv_r>:
 8015138:	b507      	push	{r0, r1, r2, lr}
 801513a:	aa01      	add	r2, sp, #4
 801513c:	f7ff ffbc 	bl	80150b8 <_findenv_r>
 8015140:	b003      	add	sp, #12
 8015142:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08015148 <_gettimeofday_r>:
 8015148:	b538      	push	{r3, r4, r5, lr}
 801514a:	4c07      	ldr	r4, [pc, #28]	; (8015168 <_gettimeofday_r+0x20>)
 801514c:	2300      	movs	r3, #0
 801514e:	4605      	mov	r5, r0
 8015150:	4608      	mov	r0, r1
 8015152:	4611      	mov	r1, r2
 8015154:	6023      	str	r3, [r4, #0]
 8015156:	f002 f8f3 	bl	8017340 <_gettimeofday>
 801515a:	1c43      	adds	r3, r0, #1
 801515c:	d102      	bne.n	8015164 <_gettimeofday_r+0x1c>
 801515e:	6823      	ldr	r3, [r4, #0]
 8015160:	b103      	cbz	r3, 8015164 <_gettimeofday_r+0x1c>
 8015162:	602b      	str	r3, [r5, #0]
 8015164:	bd38      	pop	{r3, r4, r5, pc}
 8015166:	bf00      	nop
 8015168:	20003930 	.word	0x20003930

0801516c <__gettzinfo>:
 801516c:	4800      	ldr	r0, [pc, #0]	; (8015170 <__gettzinfo+0x4>)
 801516e:	4770      	bx	lr
 8015170:	20000520 	.word	0x20000520

08015174 <gmtime_r>:
 8015174:	6802      	ldr	r2, [r0, #0]
 8015176:	4848      	ldr	r0, [pc, #288]	; (8015298 <gmtime_r+0x124>)
 8015178:	fb92 f3f0 	sdiv	r3, r2, r0
 801517c:	fb00 2013 	mls	r0, r0, r3, r2
 8015180:	2800      	cmp	r0, #0
 8015182:	bfb8      	it	lt
 8015184:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8015188:	b5f0      	push	{r4, r5, r6, r7, lr}
 801518a:	bfb8      	it	lt
 801518c:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8015190:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8015194:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8015198:	fb90 f2f4 	sdiv	r2, r0, r4
 801519c:	fb04 0012 	mls	r0, r4, r2, r0
 80151a0:	f04f 043c 	mov.w	r4, #60	; 0x3c
 80151a4:	bfac      	ite	ge
 80151a6:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 80151aa:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 80151ae:	608a      	str	r2, [r1, #8]
 80151b0:	fb90 f2f4 	sdiv	r2, r0, r4
 80151b4:	fb04 0012 	mls	r0, r4, r2, r0
 80151b8:	604a      	str	r2, [r1, #4]
 80151ba:	6008      	str	r0, [r1, #0]
 80151bc:	2207      	movs	r2, #7
 80151be:	1cd8      	adds	r0, r3, #3
 80151c0:	fb90 f2f2 	sdiv	r2, r0, r2
 80151c4:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80151c8:	1a82      	subs	r2, r0, r2
 80151ca:	618a      	str	r2, [r1, #24]
 80151cc:	4a33      	ldr	r2, [pc, #204]	; (801529c <gmtime_r+0x128>)
 80151ce:	4c34      	ldr	r4, [pc, #208]	; (80152a0 <gmtime_r+0x12c>)
 80151d0:	fb93 f4f4 	sdiv	r4, r3, r4
 80151d4:	fb02 3304 	mla	r3, r2, r4, r3
 80151d8:	f648 60ac 	movw	r0, #36524	; 0x8eac
 80151dc:	fbb3 f0f0 	udiv	r0, r3, r0
 80151e0:	4418      	add	r0, r3
 80151e2:	f240 57b4 	movw	r7, #1460	; 0x5b4
 80151e6:	fbb3 f2f7 	udiv	r2, r3, r7
 80151ea:	1a80      	subs	r0, r0, r2
 80151ec:	4a2d      	ldr	r2, [pc, #180]	; (80152a4 <gmtime_r+0x130>)
 80151ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80151f2:	1a82      	subs	r2, r0, r2
 80151f4:	f648 6094 	movw	r0, #36500	; 0x8e94
 80151f8:	fbb2 f0f0 	udiv	r0, r2, r0
 80151fc:	4403      	add	r3, r0
 80151fe:	f240 166d 	movw	r6, #365	; 0x16d
 8015202:	fbb2 f5f6 	udiv	r5, r2, r6
 8015206:	fbb2 f2f7 	udiv	r2, r2, r7
 801520a:	1a9a      	subs	r2, r3, r2
 801520c:	fb06 2315 	mls	r3, r6, r5, r2
 8015210:	2099      	movs	r0, #153	; 0x99
 8015212:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8015216:	1c5e      	adds	r6, r3, #1
 8015218:	3202      	adds	r2, #2
 801521a:	fbb2 f2f0 	udiv	r2, r2, r0
 801521e:	2a0a      	cmp	r2, #10
 8015220:	fb00 f002 	mul.w	r0, r0, r2
 8015224:	f100 0002 	add.w	r0, r0, #2
 8015228:	f04f 0705 	mov.w	r7, #5
 801522c:	fbb0 f0f7 	udiv	r0, r0, r7
 8015230:	eba6 0000 	sub.w	r0, r6, r0
 8015234:	bf34      	ite	cc
 8015236:	2602      	movcc	r6, #2
 8015238:	f06f 0609 	mvncs.w	r6, #9
 801523c:	4416      	add	r6, r2
 801523e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8015242:	fb02 5404 	mla	r4, r2, r4, r5
 8015246:	2e01      	cmp	r6, #1
 8015248:	bf98      	it	ls
 801524a:	3401      	addls	r4, #1
 801524c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8015250:	d30b      	bcc.n	801526a <gmtime_r+0xf6>
 8015252:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8015256:	61cb      	str	r3, [r1, #28]
 8015258:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 801525c:	2300      	movs	r3, #0
 801525e:	60c8      	str	r0, [r1, #12]
 8015260:	614c      	str	r4, [r1, #20]
 8015262:	610e      	str	r6, [r1, #16]
 8015264:	620b      	str	r3, [r1, #32]
 8015266:	4608      	mov	r0, r1
 8015268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801526a:	07aa      	lsls	r2, r5, #30
 801526c:	d105      	bne.n	801527a <gmtime_r+0x106>
 801526e:	2764      	movs	r7, #100	; 0x64
 8015270:	fbb5 f2f7 	udiv	r2, r5, r7
 8015274:	fb07 5212 	mls	r2, r7, r2, r5
 8015278:	b95a      	cbnz	r2, 8015292 <gmtime_r+0x11e>
 801527a:	f44f 77c8 	mov.w	r7, #400	; 0x190
 801527e:	fbb5 f2f7 	udiv	r2, r5, r7
 8015282:	fb07 5212 	mls	r2, r7, r2, r5
 8015286:	fab2 f282 	clz	r2, r2
 801528a:	0952      	lsrs	r2, r2, #5
 801528c:	333b      	adds	r3, #59	; 0x3b
 801528e:	4413      	add	r3, r2
 8015290:	e7e1      	b.n	8015256 <gmtime_r+0xe2>
 8015292:	2201      	movs	r2, #1
 8015294:	e7fa      	b.n	801528c <gmtime_r+0x118>
 8015296:	bf00      	nop
 8015298:	00015180 	.word	0x00015180
 801529c:	fffdc54f 	.word	0xfffdc54f
 80152a0:	00023ab1 	.word	0x00023ab1
 80152a4:	00023ab0 	.word	0x00023ab0

080152a8 <__locale_mb_cur_max>:
 80152a8:	4b04      	ldr	r3, [pc, #16]	; (80152bc <__locale_mb_cur_max+0x14>)
 80152aa:	4a05      	ldr	r2, [pc, #20]	; (80152c0 <__locale_mb_cur_max+0x18>)
 80152ac:	681b      	ldr	r3, [r3, #0]
 80152ae:	6a1b      	ldr	r3, [r3, #32]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	bf08      	it	eq
 80152b4:	4613      	moveq	r3, r2
 80152b6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80152ba:	4770      	bx	lr
 80152bc:	20000014 	.word	0x20000014
 80152c0:	20000560 	.word	0x20000560

080152c4 <__locale_ctype_ptr_l>:
 80152c4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80152c8:	4770      	bx	lr
	...

080152cc <__locale_ctype_ptr>:
 80152cc:	4b04      	ldr	r3, [pc, #16]	; (80152e0 <__locale_ctype_ptr+0x14>)
 80152ce:	4a05      	ldr	r2, [pc, #20]	; (80152e4 <__locale_ctype_ptr+0x18>)
 80152d0:	681b      	ldr	r3, [r3, #0]
 80152d2:	6a1b      	ldr	r3, [r3, #32]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	bf08      	it	eq
 80152d8:	4613      	moveq	r3, r2
 80152da:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80152de:	4770      	bx	lr
 80152e0:	20000014 	.word	0x20000014
 80152e4:	20000560 	.word	0x20000560

080152e8 <__localeconv_l>:
 80152e8:	30f0      	adds	r0, #240	; 0xf0
 80152ea:	4770      	bx	lr

080152ec <_localeconv_r>:
 80152ec:	4b04      	ldr	r3, [pc, #16]	; (8015300 <_localeconv_r+0x14>)
 80152ee:	681b      	ldr	r3, [r3, #0]
 80152f0:	6a18      	ldr	r0, [r3, #32]
 80152f2:	4b04      	ldr	r3, [pc, #16]	; (8015304 <_localeconv_r+0x18>)
 80152f4:	2800      	cmp	r0, #0
 80152f6:	bf08      	it	eq
 80152f8:	4618      	moveq	r0, r3
 80152fa:	30f0      	adds	r0, #240	; 0xf0
 80152fc:	4770      	bx	lr
 80152fe:	bf00      	nop
 8015300:	20000014 	.word	0x20000014
 8015304:	20000560 	.word	0x20000560

08015308 <__retarget_lock_init_recursive>:
 8015308:	4770      	bx	lr

0801530a <__retarget_lock_close_recursive>:
 801530a:	4770      	bx	lr

0801530c <__retarget_lock_acquire>:
 801530c:	4770      	bx	lr

0801530e <__retarget_lock_acquire_recursive>:
 801530e:	4770      	bx	lr

08015310 <__retarget_lock_release>:
 8015310:	4770      	bx	lr

08015312 <__retarget_lock_release_recursive>:
 8015312:	4770      	bx	lr

08015314 <__swhatbuf_r>:
 8015314:	b570      	push	{r4, r5, r6, lr}
 8015316:	460e      	mov	r6, r1
 8015318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801531c:	2900      	cmp	r1, #0
 801531e:	b090      	sub	sp, #64	; 0x40
 8015320:	4614      	mov	r4, r2
 8015322:	461d      	mov	r5, r3
 8015324:	da09      	bge.n	801533a <__swhatbuf_r+0x26>
 8015326:	89b3      	ldrh	r3, [r6, #12]
 8015328:	2200      	movs	r2, #0
 801532a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801532e:	602a      	str	r2, [r5, #0]
 8015330:	d116      	bne.n	8015360 <__swhatbuf_r+0x4c>
 8015332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015336:	6023      	str	r3, [r4, #0]
 8015338:	e015      	b.n	8015366 <__swhatbuf_r+0x52>
 801533a:	aa01      	add	r2, sp, #4
 801533c:	f001 fd62 	bl	8016e04 <_fstat_r>
 8015340:	2800      	cmp	r0, #0
 8015342:	dbf0      	blt.n	8015326 <__swhatbuf_r+0x12>
 8015344:	9a02      	ldr	r2, [sp, #8]
 8015346:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801534a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801534e:	425a      	negs	r2, r3
 8015350:	415a      	adcs	r2, r3
 8015352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015356:	602a      	str	r2, [r5, #0]
 8015358:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801535c:	6023      	str	r3, [r4, #0]
 801535e:	e002      	b.n	8015366 <__swhatbuf_r+0x52>
 8015360:	2340      	movs	r3, #64	; 0x40
 8015362:	6023      	str	r3, [r4, #0]
 8015364:	4610      	mov	r0, r2
 8015366:	b010      	add	sp, #64	; 0x40
 8015368:	bd70      	pop	{r4, r5, r6, pc}
	...

0801536c <__smakebuf_r>:
 801536c:	898b      	ldrh	r3, [r1, #12]
 801536e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015370:	079d      	lsls	r5, r3, #30
 8015372:	4606      	mov	r6, r0
 8015374:	460c      	mov	r4, r1
 8015376:	d507      	bpl.n	8015388 <__smakebuf_r+0x1c>
 8015378:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801537c:	6023      	str	r3, [r4, #0]
 801537e:	6123      	str	r3, [r4, #16]
 8015380:	2301      	movs	r3, #1
 8015382:	6163      	str	r3, [r4, #20]
 8015384:	b002      	add	sp, #8
 8015386:	bd70      	pop	{r4, r5, r6, pc}
 8015388:	ab01      	add	r3, sp, #4
 801538a:	466a      	mov	r2, sp
 801538c:	f7ff ffc2 	bl	8015314 <__swhatbuf_r>
 8015390:	9900      	ldr	r1, [sp, #0]
 8015392:	4605      	mov	r5, r0
 8015394:	4630      	mov	r0, r6
 8015396:	f7fa f88d 	bl	800f4b4 <_malloc_r>
 801539a:	b948      	cbnz	r0, 80153b0 <__smakebuf_r+0x44>
 801539c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153a0:	059a      	lsls	r2, r3, #22
 80153a2:	d4ef      	bmi.n	8015384 <__smakebuf_r+0x18>
 80153a4:	f023 0303 	bic.w	r3, r3, #3
 80153a8:	f043 0302 	orr.w	r3, r3, #2
 80153ac:	81a3      	strh	r3, [r4, #12]
 80153ae:	e7e3      	b.n	8015378 <__smakebuf_r+0xc>
 80153b0:	4b0d      	ldr	r3, [pc, #52]	; (80153e8 <__smakebuf_r+0x7c>)
 80153b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80153b4:	89a3      	ldrh	r3, [r4, #12]
 80153b6:	6020      	str	r0, [r4, #0]
 80153b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80153bc:	81a3      	strh	r3, [r4, #12]
 80153be:	9b00      	ldr	r3, [sp, #0]
 80153c0:	6163      	str	r3, [r4, #20]
 80153c2:	9b01      	ldr	r3, [sp, #4]
 80153c4:	6120      	str	r0, [r4, #16]
 80153c6:	b15b      	cbz	r3, 80153e0 <__smakebuf_r+0x74>
 80153c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80153cc:	4630      	mov	r0, r6
 80153ce:	f001 fd2b 	bl	8016e28 <_isatty_r>
 80153d2:	b128      	cbz	r0, 80153e0 <__smakebuf_r+0x74>
 80153d4:	89a3      	ldrh	r3, [r4, #12]
 80153d6:	f023 0303 	bic.w	r3, r3, #3
 80153da:	f043 0301 	orr.w	r3, r3, #1
 80153de:	81a3      	strh	r3, [r4, #12]
 80153e0:	89a3      	ldrh	r3, [r4, #12]
 80153e2:	431d      	orrs	r5, r3
 80153e4:	81a5      	strh	r5, [r4, #12]
 80153e6:	e7cd      	b.n	8015384 <__smakebuf_r+0x18>
 80153e8:	080143d1 	.word	0x080143d1

080153ec <__ascii_mbtowc>:
 80153ec:	b082      	sub	sp, #8
 80153ee:	b901      	cbnz	r1, 80153f2 <__ascii_mbtowc+0x6>
 80153f0:	a901      	add	r1, sp, #4
 80153f2:	b142      	cbz	r2, 8015406 <__ascii_mbtowc+0x1a>
 80153f4:	b14b      	cbz	r3, 801540a <__ascii_mbtowc+0x1e>
 80153f6:	7813      	ldrb	r3, [r2, #0]
 80153f8:	600b      	str	r3, [r1, #0]
 80153fa:	7812      	ldrb	r2, [r2, #0]
 80153fc:	1c10      	adds	r0, r2, #0
 80153fe:	bf18      	it	ne
 8015400:	2001      	movne	r0, #1
 8015402:	b002      	add	sp, #8
 8015404:	4770      	bx	lr
 8015406:	4610      	mov	r0, r2
 8015408:	e7fb      	b.n	8015402 <__ascii_mbtowc+0x16>
 801540a:	f06f 0001 	mvn.w	r0, #1
 801540e:	e7f8      	b.n	8015402 <__ascii_mbtowc+0x16>

08015410 <memmove>:
 8015410:	4288      	cmp	r0, r1
 8015412:	b510      	push	{r4, lr}
 8015414:	eb01 0302 	add.w	r3, r1, r2
 8015418:	d803      	bhi.n	8015422 <memmove+0x12>
 801541a:	1e42      	subs	r2, r0, #1
 801541c:	4299      	cmp	r1, r3
 801541e:	d10c      	bne.n	801543a <memmove+0x2a>
 8015420:	bd10      	pop	{r4, pc}
 8015422:	4298      	cmp	r0, r3
 8015424:	d2f9      	bcs.n	801541a <memmove+0xa>
 8015426:	1881      	adds	r1, r0, r2
 8015428:	1ad2      	subs	r2, r2, r3
 801542a:	42d3      	cmn	r3, r2
 801542c:	d100      	bne.n	8015430 <memmove+0x20>
 801542e:	bd10      	pop	{r4, pc}
 8015430:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015434:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015438:	e7f7      	b.n	801542a <memmove+0x1a>
 801543a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801543e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015442:	e7eb      	b.n	801541c <memmove+0xc>

08015444 <_Balloc>:
 8015444:	b570      	push	{r4, r5, r6, lr}
 8015446:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015448:	4604      	mov	r4, r0
 801544a:	460e      	mov	r6, r1
 801544c:	b93d      	cbnz	r5, 801545e <_Balloc+0x1a>
 801544e:	2010      	movs	r0, #16
 8015450:	f7fa f820 	bl	800f494 <malloc>
 8015454:	6260      	str	r0, [r4, #36]	; 0x24
 8015456:	6045      	str	r5, [r0, #4]
 8015458:	6085      	str	r5, [r0, #8]
 801545a:	6005      	str	r5, [r0, #0]
 801545c:	60c5      	str	r5, [r0, #12]
 801545e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015460:	68eb      	ldr	r3, [r5, #12]
 8015462:	b183      	cbz	r3, 8015486 <_Balloc+0x42>
 8015464:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015466:	68db      	ldr	r3, [r3, #12]
 8015468:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801546c:	b9b8      	cbnz	r0, 801549e <_Balloc+0x5a>
 801546e:	2101      	movs	r1, #1
 8015470:	fa01 f506 	lsl.w	r5, r1, r6
 8015474:	1d6a      	adds	r2, r5, #5
 8015476:	0092      	lsls	r2, r2, #2
 8015478:	4620      	mov	r0, r4
 801547a:	f001 fba3 	bl	8016bc4 <_calloc_r>
 801547e:	b160      	cbz	r0, 801549a <_Balloc+0x56>
 8015480:	6046      	str	r6, [r0, #4]
 8015482:	6085      	str	r5, [r0, #8]
 8015484:	e00e      	b.n	80154a4 <_Balloc+0x60>
 8015486:	2221      	movs	r2, #33	; 0x21
 8015488:	2104      	movs	r1, #4
 801548a:	4620      	mov	r0, r4
 801548c:	f001 fb9a 	bl	8016bc4 <_calloc_r>
 8015490:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015492:	60e8      	str	r0, [r5, #12]
 8015494:	68db      	ldr	r3, [r3, #12]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d1e4      	bne.n	8015464 <_Balloc+0x20>
 801549a:	2000      	movs	r0, #0
 801549c:	bd70      	pop	{r4, r5, r6, pc}
 801549e:	6802      	ldr	r2, [r0, #0]
 80154a0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80154a4:	2300      	movs	r3, #0
 80154a6:	6103      	str	r3, [r0, #16]
 80154a8:	60c3      	str	r3, [r0, #12]
 80154aa:	bd70      	pop	{r4, r5, r6, pc}

080154ac <_Bfree>:
 80154ac:	b570      	push	{r4, r5, r6, lr}
 80154ae:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80154b0:	4606      	mov	r6, r0
 80154b2:	460d      	mov	r5, r1
 80154b4:	b93c      	cbnz	r4, 80154c6 <_Bfree+0x1a>
 80154b6:	2010      	movs	r0, #16
 80154b8:	f7f9 ffec 	bl	800f494 <malloc>
 80154bc:	6270      	str	r0, [r6, #36]	; 0x24
 80154be:	6044      	str	r4, [r0, #4]
 80154c0:	6084      	str	r4, [r0, #8]
 80154c2:	6004      	str	r4, [r0, #0]
 80154c4:	60c4      	str	r4, [r0, #12]
 80154c6:	b13d      	cbz	r5, 80154d8 <_Bfree+0x2c>
 80154c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80154ca:	686a      	ldr	r2, [r5, #4]
 80154cc:	68db      	ldr	r3, [r3, #12]
 80154ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80154d2:	6029      	str	r1, [r5, #0]
 80154d4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80154d8:	bd70      	pop	{r4, r5, r6, pc}

080154da <__multadd>:
 80154da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154de:	690d      	ldr	r5, [r1, #16]
 80154e0:	461f      	mov	r7, r3
 80154e2:	4606      	mov	r6, r0
 80154e4:	460c      	mov	r4, r1
 80154e6:	f101 0e14 	add.w	lr, r1, #20
 80154ea:	2300      	movs	r3, #0
 80154ec:	f8de 0000 	ldr.w	r0, [lr]
 80154f0:	b281      	uxth	r1, r0
 80154f2:	fb02 7101 	mla	r1, r2, r1, r7
 80154f6:	0c0f      	lsrs	r7, r1, #16
 80154f8:	0c00      	lsrs	r0, r0, #16
 80154fa:	fb02 7000 	mla	r0, r2, r0, r7
 80154fe:	b289      	uxth	r1, r1
 8015500:	3301      	adds	r3, #1
 8015502:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015506:	429d      	cmp	r5, r3
 8015508:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801550c:	f84e 1b04 	str.w	r1, [lr], #4
 8015510:	dcec      	bgt.n	80154ec <__multadd+0x12>
 8015512:	b1d7      	cbz	r7, 801554a <__multadd+0x70>
 8015514:	68a3      	ldr	r3, [r4, #8]
 8015516:	429d      	cmp	r5, r3
 8015518:	db12      	blt.n	8015540 <__multadd+0x66>
 801551a:	6861      	ldr	r1, [r4, #4]
 801551c:	4630      	mov	r0, r6
 801551e:	3101      	adds	r1, #1
 8015520:	f7ff ff90 	bl	8015444 <_Balloc>
 8015524:	6922      	ldr	r2, [r4, #16]
 8015526:	3202      	adds	r2, #2
 8015528:	f104 010c 	add.w	r1, r4, #12
 801552c:	4680      	mov	r8, r0
 801552e:	0092      	lsls	r2, r2, #2
 8015530:	300c      	adds	r0, #12
 8015532:	f7fa f9cd 	bl	800f8d0 <memcpy>
 8015536:	4621      	mov	r1, r4
 8015538:	4630      	mov	r0, r6
 801553a:	f7ff ffb7 	bl	80154ac <_Bfree>
 801553e:	4644      	mov	r4, r8
 8015540:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015544:	3501      	adds	r5, #1
 8015546:	615f      	str	r7, [r3, #20]
 8015548:	6125      	str	r5, [r4, #16]
 801554a:	4620      	mov	r0, r4
 801554c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015550 <__s2b>:
 8015550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015554:	460c      	mov	r4, r1
 8015556:	4615      	mov	r5, r2
 8015558:	461f      	mov	r7, r3
 801555a:	2209      	movs	r2, #9
 801555c:	3308      	adds	r3, #8
 801555e:	4606      	mov	r6, r0
 8015560:	fb93 f3f2 	sdiv	r3, r3, r2
 8015564:	2100      	movs	r1, #0
 8015566:	2201      	movs	r2, #1
 8015568:	429a      	cmp	r2, r3
 801556a:	db20      	blt.n	80155ae <__s2b+0x5e>
 801556c:	4630      	mov	r0, r6
 801556e:	f7ff ff69 	bl	8015444 <_Balloc>
 8015572:	9b08      	ldr	r3, [sp, #32]
 8015574:	6143      	str	r3, [r0, #20]
 8015576:	2d09      	cmp	r5, #9
 8015578:	f04f 0301 	mov.w	r3, #1
 801557c:	6103      	str	r3, [r0, #16]
 801557e:	dd19      	ble.n	80155b4 <__s2b+0x64>
 8015580:	f104 0909 	add.w	r9, r4, #9
 8015584:	46c8      	mov	r8, r9
 8015586:	442c      	add	r4, r5
 8015588:	f818 3b01 	ldrb.w	r3, [r8], #1
 801558c:	4601      	mov	r1, r0
 801558e:	3b30      	subs	r3, #48	; 0x30
 8015590:	220a      	movs	r2, #10
 8015592:	4630      	mov	r0, r6
 8015594:	f7ff ffa1 	bl	80154da <__multadd>
 8015598:	45a0      	cmp	r8, r4
 801559a:	d1f5      	bne.n	8015588 <__s2b+0x38>
 801559c:	f1a5 0408 	sub.w	r4, r5, #8
 80155a0:	444c      	add	r4, r9
 80155a2:	1b2d      	subs	r5, r5, r4
 80155a4:	1963      	adds	r3, r4, r5
 80155a6:	42bb      	cmp	r3, r7
 80155a8:	db07      	blt.n	80155ba <__s2b+0x6a>
 80155aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80155ae:	0052      	lsls	r2, r2, #1
 80155b0:	3101      	adds	r1, #1
 80155b2:	e7d9      	b.n	8015568 <__s2b+0x18>
 80155b4:	340a      	adds	r4, #10
 80155b6:	2509      	movs	r5, #9
 80155b8:	e7f3      	b.n	80155a2 <__s2b+0x52>
 80155ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80155be:	4601      	mov	r1, r0
 80155c0:	3b30      	subs	r3, #48	; 0x30
 80155c2:	220a      	movs	r2, #10
 80155c4:	4630      	mov	r0, r6
 80155c6:	f7ff ff88 	bl	80154da <__multadd>
 80155ca:	e7eb      	b.n	80155a4 <__s2b+0x54>

080155cc <__hi0bits>:
 80155cc:	0c02      	lsrs	r2, r0, #16
 80155ce:	0412      	lsls	r2, r2, #16
 80155d0:	4603      	mov	r3, r0
 80155d2:	b9b2      	cbnz	r2, 8015602 <__hi0bits+0x36>
 80155d4:	0403      	lsls	r3, r0, #16
 80155d6:	2010      	movs	r0, #16
 80155d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80155dc:	bf04      	itt	eq
 80155de:	021b      	lsleq	r3, r3, #8
 80155e0:	3008      	addeq	r0, #8
 80155e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80155e6:	bf04      	itt	eq
 80155e8:	011b      	lsleq	r3, r3, #4
 80155ea:	3004      	addeq	r0, #4
 80155ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80155f0:	bf04      	itt	eq
 80155f2:	009b      	lsleq	r3, r3, #2
 80155f4:	3002      	addeq	r0, #2
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	db06      	blt.n	8015608 <__hi0bits+0x3c>
 80155fa:	005b      	lsls	r3, r3, #1
 80155fc:	d503      	bpl.n	8015606 <__hi0bits+0x3a>
 80155fe:	3001      	adds	r0, #1
 8015600:	4770      	bx	lr
 8015602:	2000      	movs	r0, #0
 8015604:	e7e8      	b.n	80155d8 <__hi0bits+0xc>
 8015606:	2020      	movs	r0, #32
 8015608:	4770      	bx	lr

0801560a <__lo0bits>:
 801560a:	6803      	ldr	r3, [r0, #0]
 801560c:	f013 0207 	ands.w	r2, r3, #7
 8015610:	4601      	mov	r1, r0
 8015612:	d00b      	beq.n	801562c <__lo0bits+0x22>
 8015614:	07da      	lsls	r2, r3, #31
 8015616:	d423      	bmi.n	8015660 <__lo0bits+0x56>
 8015618:	0798      	lsls	r0, r3, #30
 801561a:	bf49      	itett	mi
 801561c:	085b      	lsrmi	r3, r3, #1
 801561e:	089b      	lsrpl	r3, r3, #2
 8015620:	2001      	movmi	r0, #1
 8015622:	600b      	strmi	r3, [r1, #0]
 8015624:	bf5c      	itt	pl
 8015626:	600b      	strpl	r3, [r1, #0]
 8015628:	2002      	movpl	r0, #2
 801562a:	4770      	bx	lr
 801562c:	b298      	uxth	r0, r3
 801562e:	b9a8      	cbnz	r0, 801565c <__lo0bits+0x52>
 8015630:	0c1b      	lsrs	r3, r3, #16
 8015632:	2010      	movs	r0, #16
 8015634:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015638:	bf04      	itt	eq
 801563a:	0a1b      	lsreq	r3, r3, #8
 801563c:	3008      	addeq	r0, #8
 801563e:	071a      	lsls	r2, r3, #28
 8015640:	bf04      	itt	eq
 8015642:	091b      	lsreq	r3, r3, #4
 8015644:	3004      	addeq	r0, #4
 8015646:	079a      	lsls	r2, r3, #30
 8015648:	bf04      	itt	eq
 801564a:	089b      	lsreq	r3, r3, #2
 801564c:	3002      	addeq	r0, #2
 801564e:	07da      	lsls	r2, r3, #31
 8015650:	d402      	bmi.n	8015658 <__lo0bits+0x4e>
 8015652:	085b      	lsrs	r3, r3, #1
 8015654:	d006      	beq.n	8015664 <__lo0bits+0x5a>
 8015656:	3001      	adds	r0, #1
 8015658:	600b      	str	r3, [r1, #0]
 801565a:	4770      	bx	lr
 801565c:	4610      	mov	r0, r2
 801565e:	e7e9      	b.n	8015634 <__lo0bits+0x2a>
 8015660:	2000      	movs	r0, #0
 8015662:	4770      	bx	lr
 8015664:	2020      	movs	r0, #32
 8015666:	4770      	bx	lr

08015668 <__i2b>:
 8015668:	b510      	push	{r4, lr}
 801566a:	460c      	mov	r4, r1
 801566c:	2101      	movs	r1, #1
 801566e:	f7ff fee9 	bl	8015444 <_Balloc>
 8015672:	2201      	movs	r2, #1
 8015674:	6144      	str	r4, [r0, #20]
 8015676:	6102      	str	r2, [r0, #16]
 8015678:	bd10      	pop	{r4, pc}

0801567a <__multiply>:
 801567a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801567e:	4614      	mov	r4, r2
 8015680:	690a      	ldr	r2, [r1, #16]
 8015682:	6923      	ldr	r3, [r4, #16]
 8015684:	429a      	cmp	r2, r3
 8015686:	bfb8      	it	lt
 8015688:	460b      	movlt	r3, r1
 801568a:	4689      	mov	r9, r1
 801568c:	bfbc      	itt	lt
 801568e:	46a1      	movlt	r9, r4
 8015690:	461c      	movlt	r4, r3
 8015692:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015696:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801569a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801569e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80156a2:	eb07 060a 	add.w	r6, r7, sl
 80156a6:	429e      	cmp	r6, r3
 80156a8:	bfc8      	it	gt
 80156aa:	3101      	addgt	r1, #1
 80156ac:	f7ff feca 	bl	8015444 <_Balloc>
 80156b0:	f100 0514 	add.w	r5, r0, #20
 80156b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80156b8:	462b      	mov	r3, r5
 80156ba:	2200      	movs	r2, #0
 80156bc:	4543      	cmp	r3, r8
 80156be:	d316      	bcc.n	80156ee <__multiply+0x74>
 80156c0:	f104 0214 	add.w	r2, r4, #20
 80156c4:	f109 0114 	add.w	r1, r9, #20
 80156c8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80156cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80156d0:	9301      	str	r3, [sp, #4]
 80156d2:	9c01      	ldr	r4, [sp, #4]
 80156d4:	4294      	cmp	r4, r2
 80156d6:	4613      	mov	r3, r2
 80156d8:	d80c      	bhi.n	80156f4 <__multiply+0x7a>
 80156da:	2e00      	cmp	r6, #0
 80156dc:	dd03      	ble.n	80156e6 <__multiply+0x6c>
 80156de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d054      	beq.n	8015790 <__multiply+0x116>
 80156e6:	6106      	str	r6, [r0, #16]
 80156e8:	b003      	add	sp, #12
 80156ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156ee:	f843 2b04 	str.w	r2, [r3], #4
 80156f2:	e7e3      	b.n	80156bc <__multiply+0x42>
 80156f4:	f8b3 a000 	ldrh.w	sl, [r3]
 80156f8:	3204      	adds	r2, #4
 80156fa:	f1ba 0f00 	cmp.w	sl, #0
 80156fe:	d020      	beq.n	8015742 <__multiply+0xc8>
 8015700:	46ae      	mov	lr, r5
 8015702:	4689      	mov	r9, r1
 8015704:	f04f 0c00 	mov.w	ip, #0
 8015708:	f859 4b04 	ldr.w	r4, [r9], #4
 801570c:	f8be b000 	ldrh.w	fp, [lr]
 8015710:	b2a3      	uxth	r3, r4
 8015712:	fb0a b303 	mla	r3, sl, r3, fp
 8015716:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801571a:	f8de 4000 	ldr.w	r4, [lr]
 801571e:	4463      	add	r3, ip
 8015720:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8015724:	fb0a c40b 	mla	r4, sl, fp, ip
 8015728:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801572c:	b29b      	uxth	r3, r3
 801572e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015732:	454f      	cmp	r7, r9
 8015734:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8015738:	f84e 3b04 	str.w	r3, [lr], #4
 801573c:	d8e4      	bhi.n	8015708 <__multiply+0x8e>
 801573e:	f8ce c000 	str.w	ip, [lr]
 8015742:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8015746:	f1b9 0f00 	cmp.w	r9, #0
 801574a:	d01f      	beq.n	801578c <__multiply+0x112>
 801574c:	682b      	ldr	r3, [r5, #0]
 801574e:	46ae      	mov	lr, r5
 8015750:	468c      	mov	ip, r1
 8015752:	f04f 0a00 	mov.w	sl, #0
 8015756:	f8bc 4000 	ldrh.w	r4, [ip]
 801575a:	f8be b002 	ldrh.w	fp, [lr, #2]
 801575e:	fb09 b404 	mla	r4, r9, r4, fp
 8015762:	44a2      	add	sl, r4
 8015764:	b29b      	uxth	r3, r3
 8015766:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801576a:	f84e 3b04 	str.w	r3, [lr], #4
 801576e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015772:	f8be 4000 	ldrh.w	r4, [lr]
 8015776:	0c1b      	lsrs	r3, r3, #16
 8015778:	fb09 4303 	mla	r3, r9, r3, r4
 801577c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8015780:	4567      	cmp	r7, ip
 8015782:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015786:	d8e6      	bhi.n	8015756 <__multiply+0xdc>
 8015788:	f8ce 3000 	str.w	r3, [lr]
 801578c:	3504      	adds	r5, #4
 801578e:	e7a0      	b.n	80156d2 <__multiply+0x58>
 8015790:	3e01      	subs	r6, #1
 8015792:	e7a2      	b.n	80156da <__multiply+0x60>

08015794 <__pow5mult>:
 8015794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015798:	4615      	mov	r5, r2
 801579a:	f012 0203 	ands.w	r2, r2, #3
 801579e:	4606      	mov	r6, r0
 80157a0:	460f      	mov	r7, r1
 80157a2:	d007      	beq.n	80157b4 <__pow5mult+0x20>
 80157a4:	3a01      	subs	r2, #1
 80157a6:	4c21      	ldr	r4, [pc, #132]	; (801582c <__pow5mult+0x98>)
 80157a8:	2300      	movs	r3, #0
 80157aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80157ae:	f7ff fe94 	bl	80154da <__multadd>
 80157b2:	4607      	mov	r7, r0
 80157b4:	10ad      	asrs	r5, r5, #2
 80157b6:	d035      	beq.n	8015824 <__pow5mult+0x90>
 80157b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80157ba:	b93c      	cbnz	r4, 80157cc <__pow5mult+0x38>
 80157bc:	2010      	movs	r0, #16
 80157be:	f7f9 fe69 	bl	800f494 <malloc>
 80157c2:	6270      	str	r0, [r6, #36]	; 0x24
 80157c4:	6044      	str	r4, [r0, #4]
 80157c6:	6084      	str	r4, [r0, #8]
 80157c8:	6004      	str	r4, [r0, #0]
 80157ca:	60c4      	str	r4, [r0, #12]
 80157cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80157d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80157d4:	b94c      	cbnz	r4, 80157ea <__pow5mult+0x56>
 80157d6:	f240 2171 	movw	r1, #625	; 0x271
 80157da:	4630      	mov	r0, r6
 80157dc:	f7ff ff44 	bl	8015668 <__i2b>
 80157e0:	2300      	movs	r3, #0
 80157e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80157e6:	4604      	mov	r4, r0
 80157e8:	6003      	str	r3, [r0, #0]
 80157ea:	f04f 0800 	mov.w	r8, #0
 80157ee:	07eb      	lsls	r3, r5, #31
 80157f0:	d50a      	bpl.n	8015808 <__pow5mult+0x74>
 80157f2:	4639      	mov	r1, r7
 80157f4:	4622      	mov	r2, r4
 80157f6:	4630      	mov	r0, r6
 80157f8:	f7ff ff3f 	bl	801567a <__multiply>
 80157fc:	4639      	mov	r1, r7
 80157fe:	4681      	mov	r9, r0
 8015800:	4630      	mov	r0, r6
 8015802:	f7ff fe53 	bl	80154ac <_Bfree>
 8015806:	464f      	mov	r7, r9
 8015808:	106d      	asrs	r5, r5, #1
 801580a:	d00b      	beq.n	8015824 <__pow5mult+0x90>
 801580c:	6820      	ldr	r0, [r4, #0]
 801580e:	b938      	cbnz	r0, 8015820 <__pow5mult+0x8c>
 8015810:	4622      	mov	r2, r4
 8015812:	4621      	mov	r1, r4
 8015814:	4630      	mov	r0, r6
 8015816:	f7ff ff30 	bl	801567a <__multiply>
 801581a:	6020      	str	r0, [r4, #0]
 801581c:	f8c0 8000 	str.w	r8, [r0]
 8015820:	4604      	mov	r4, r0
 8015822:	e7e4      	b.n	80157ee <__pow5mult+0x5a>
 8015824:	4638      	mov	r0, r7
 8015826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801582a:	bf00      	nop
 801582c:	08017db8 	.word	0x08017db8

08015830 <__lshift>:
 8015830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015834:	460c      	mov	r4, r1
 8015836:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801583a:	6923      	ldr	r3, [r4, #16]
 801583c:	6849      	ldr	r1, [r1, #4]
 801583e:	eb0a 0903 	add.w	r9, sl, r3
 8015842:	68a3      	ldr	r3, [r4, #8]
 8015844:	4607      	mov	r7, r0
 8015846:	4616      	mov	r6, r2
 8015848:	f109 0501 	add.w	r5, r9, #1
 801584c:	42ab      	cmp	r3, r5
 801584e:	db31      	blt.n	80158b4 <__lshift+0x84>
 8015850:	4638      	mov	r0, r7
 8015852:	f7ff fdf7 	bl	8015444 <_Balloc>
 8015856:	2200      	movs	r2, #0
 8015858:	4680      	mov	r8, r0
 801585a:	f100 0314 	add.w	r3, r0, #20
 801585e:	4611      	mov	r1, r2
 8015860:	4552      	cmp	r2, sl
 8015862:	db2a      	blt.n	80158ba <__lshift+0x8a>
 8015864:	6920      	ldr	r0, [r4, #16]
 8015866:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801586a:	f104 0114 	add.w	r1, r4, #20
 801586e:	f016 021f 	ands.w	r2, r6, #31
 8015872:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8015876:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801587a:	d022      	beq.n	80158c2 <__lshift+0x92>
 801587c:	f1c2 0c20 	rsb	ip, r2, #32
 8015880:	2000      	movs	r0, #0
 8015882:	680e      	ldr	r6, [r1, #0]
 8015884:	4096      	lsls	r6, r2
 8015886:	4330      	orrs	r0, r6
 8015888:	f843 0b04 	str.w	r0, [r3], #4
 801588c:	f851 0b04 	ldr.w	r0, [r1], #4
 8015890:	458e      	cmp	lr, r1
 8015892:	fa20 f00c 	lsr.w	r0, r0, ip
 8015896:	d8f4      	bhi.n	8015882 <__lshift+0x52>
 8015898:	6018      	str	r0, [r3, #0]
 801589a:	b108      	cbz	r0, 80158a0 <__lshift+0x70>
 801589c:	f109 0502 	add.w	r5, r9, #2
 80158a0:	3d01      	subs	r5, #1
 80158a2:	4638      	mov	r0, r7
 80158a4:	f8c8 5010 	str.w	r5, [r8, #16]
 80158a8:	4621      	mov	r1, r4
 80158aa:	f7ff fdff 	bl	80154ac <_Bfree>
 80158ae:	4640      	mov	r0, r8
 80158b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158b4:	3101      	adds	r1, #1
 80158b6:	005b      	lsls	r3, r3, #1
 80158b8:	e7c8      	b.n	801584c <__lshift+0x1c>
 80158ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80158be:	3201      	adds	r2, #1
 80158c0:	e7ce      	b.n	8015860 <__lshift+0x30>
 80158c2:	3b04      	subs	r3, #4
 80158c4:	f851 2b04 	ldr.w	r2, [r1], #4
 80158c8:	f843 2f04 	str.w	r2, [r3, #4]!
 80158cc:	458e      	cmp	lr, r1
 80158ce:	d8f9      	bhi.n	80158c4 <__lshift+0x94>
 80158d0:	e7e6      	b.n	80158a0 <__lshift+0x70>

080158d2 <__mcmp>:
 80158d2:	6903      	ldr	r3, [r0, #16]
 80158d4:	690a      	ldr	r2, [r1, #16]
 80158d6:	1a9b      	subs	r3, r3, r2
 80158d8:	b530      	push	{r4, r5, lr}
 80158da:	d10c      	bne.n	80158f6 <__mcmp+0x24>
 80158dc:	0092      	lsls	r2, r2, #2
 80158de:	3014      	adds	r0, #20
 80158e0:	3114      	adds	r1, #20
 80158e2:	1884      	adds	r4, r0, r2
 80158e4:	4411      	add	r1, r2
 80158e6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80158ea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80158ee:	4295      	cmp	r5, r2
 80158f0:	d003      	beq.n	80158fa <__mcmp+0x28>
 80158f2:	d305      	bcc.n	8015900 <__mcmp+0x2e>
 80158f4:	2301      	movs	r3, #1
 80158f6:	4618      	mov	r0, r3
 80158f8:	bd30      	pop	{r4, r5, pc}
 80158fa:	42a0      	cmp	r0, r4
 80158fc:	d3f3      	bcc.n	80158e6 <__mcmp+0x14>
 80158fe:	e7fa      	b.n	80158f6 <__mcmp+0x24>
 8015900:	f04f 33ff 	mov.w	r3, #4294967295
 8015904:	e7f7      	b.n	80158f6 <__mcmp+0x24>

08015906 <__mdiff>:
 8015906:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801590a:	460d      	mov	r5, r1
 801590c:	4607      	mov	r7, r0
 801590e:	4611      	mov	r1, r2
 8015910:	4628      	mov	r0, r5
 8015912:	4614      	mov	r4, r2
 8015914:	f7ff ffdd 	bl	80158d2 <__mcmp>
 8015918:	1e06      	subs	r6, r0, #0
 801591a:	d108      	bne.n	801592e <__mdiff+0x28>
 801591c:	4631      	mov	r1, r6
 801591e:	4638      	mov	r0, r7
 8015920:	f7ff fd90 	bl	8015444 <_Balloc>
 8015924:	2301      	movs	r3, #1
 8015926:	6103      	str	r3, [r0, #16]
 8015928:	6146      	str	r6, [r0, #20]
 801592a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801592e:	bfa4      	itt	ge
 8015930:	4623      	movge	r3, r4
 8015932:	462c      	movge	r4, r5
 8015934:	4638      	mov	r0, r7
 8015936:	6861      	ldr	r1, [r4, #4]
 8015938:	bfa6      	itte	ge
 801593a:	461d      	movge	r5, r3
 801593c:	2600      	movge	r6, #0
 801593e:	2601      	movlt	r6, #1
 8015940:	f7ff fd80 	bl	8015444 <_Balloc>
 8015944:	692b      	ldr	r3, [r5, #16]
 8015946:	60c6      	str	r6, [r0, #12]
 8015948:	6926      	ldr	r6, [r4, #16]
 801594a:	f105 0914 	add.w	r9, r5, #20
 801594e:	f104 0214 	add.w	r2, r4, #20
 8015952:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015956:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801595a:	f100 0514 	add.w	r5, r0, #20
 801595e:	f04f 0c00 	mov.w	ip, #0
 8015962:	f852 ab04 	ldr.w	sl, [r2], #4
 8015966:	f859 4b04 	ldr.w	r4, [r9], #4
 801596a:	fa1c f18a 	uxtah	r1, ip, sl
 801596e:	b2a3      	uxth	r3, r4
 8015970:	1ac9      	subs	r1, r1, r3
 8015972:	0c23      	lsrs	r3, r4, #16
 8015974:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015978:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801597c:	b289      	uxth	r1, r1
 801597e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8015982:	45c8      	cmp	r8, r9
 8015984:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015988:	4696      	mov	lr, r2
 801598a:	f845 3b04 	str.w	r3, [r5], #4
 801598e:	d8e8      	bhi.n	8015962 <__mdiff+0x5c>
 8015990:	45be      	cmp	lr, r7
 8015992:	d305      	bcc.n	80159a0 <__mdiff+0x9a>
 8015994:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015998:	b18b      	cbz	r3, 80159be <__mdiff+0xb8>
 801599a:	6106      	str	r6, [r0, #16]
 801599c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80159a0:	f85e 1b04 	ldr.w	r1, [lr], #4
 80159a4:	fa1c f381 	uxtah	r3, ip, r1
 80159a8:	141a      	asrs	r2, r3, #16
 80159aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80159ae:	b29b      	uxth	r3, r3
 80159b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80159b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80159b8:	f845 3b04 	str.w	r3, [r5], #4
 80159bc:	e7e8      	b.n	8015990 <__mdiff+0x8a>
 80159be:	3e01      	subs	r6, #1
 80159c0:	e7e8      	b.n	8015994 <__mdiff+0x8e>
	...

080159c4 <__ulp>:
 80159c4:	4b10      	ldr	r3, [pc, #64]	; (8015a08 <__ulp+0x44>)
 80159c6:	400b      	ands	r3, r1
 80159c8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	dd02      	ble.n	80159d6 <__ulp+0x12>
 80159d0:	2000      	movs	r0, #0
 80159d2:	4619      	mov	r1, r3
 80159d4:	4770      	bx	lr
 80159d6:	425b      	negs	r3, r3
 80159d8:	151b      	asrs	r3, r3, #20
 80159da:	2b13      	cmp	r3, #19
 80159dc:	f04f 0000 	mov.w	r0, #0
 80159e0:	f04f 0100 	mov.w	r1, #0
 80159e4:	dc04      	bgt.n	80159f0 <__ulp+0x2c>
 80159e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80159ea:	fa42 f103 	asr.w	r1, r2, r3
 80159ee:	4770      	bx	lr
 80159f0:	3b14      	subs	r3, #20
 80159f2:	2b1e      	cmp	r3, #30
 80159f4:	f04f 0201 	mov.w	r2, #1
 80159f8:	bfda      	itte	le
 80159fa:	f1c3 031f 	rsble	r3, r3, #31
 80159fe:	fa02 f303 	lslle.w	r3, r2, r3
 8015a02:	4613      	movgt	r3, r2
 8015a04:	4618      	mov	r0, r3
 8015a06:	4770      	bx	lr
 8015a08:	7ff00000 	.word	0x7ff00000

08015a0c <__b2d>:
 8015a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a10:	6907      	ldr	r7, [r0, #16]
 8015a12:	f100 0914 	add.w	r9, r0, #20
 8015a16:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8015a1a:	f1a7 0804 	sub.w	r8, r7, #4
 8015a1e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8015a22:	4630      	mov	r0, r6
 8015a24:	f7ff fdd2 	bl	80155cc <__hi0bits>
 8015a28:	f1c0 0320 	rsb	r3, r0, #32
 8015a2c:	280a      	cmp	r0, #10
 8015a2e:	600b      	str	r3, [r1, #0]
 8015a30:	491e      	ldr	r1, [pc, #120]	; (8015aac <__b2d+0xa0>)
 8015a32:	dc17      	bgt.n	8015a64 <__b2d+0x58>
 8015a34:	f1c0 0e0b 	rsb	lr, r0, #11
 8015a38:	45c1      	cmp	r9, r8
 8015a3a:	fa26 f30e 	lsr.w	r3, r6, lr
 8015a3e:	bf38      	it	cc
 8015a40:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8015a44:	ea43 0501 	orr.w	r5, r3, r1
 8015a48:	bf28      	it	cs
 8015a4a:	2200      	movcs	r2, #0
 8015a4c:	f100 0315 	add.w	r3, r0, #21
 8015a50:	fa06 f303 	lsl.w	r3, r6, r3
 8015a54:	fa22 f20e 	lsr.w	r2, r2, lr
 8015a58:	ea43 0402 	orr.w	r4, r3, r2
 8015a5c:	4620      	mov	r0, r4
 8015a5e:	4629      	mov	r1, r5
 8015a60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a64:	45c1      	cmp	r9, r8
 8015a66:	bf3a      	itte	cc
 8015a68:	f1a7 0808 	subcc.w	r8, r7, #8
 8015a6c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8015a70:	2200      	movcs	r2, #0
 8015a72:	f1b0 030b 	subs.w	r3, r0, #11
 8015a76:	d015      	beq.n	8015aa4 <__b2d+0x98>
 8015a78:	409e      	lsls	r6, r3
 8015a7a:	f1c3 0720 	rsb	r7, r3, #32
 8015a7e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8015a82:	fa22 f107 	lsr.w	r1, r2, r7
 8015a86:	45c8      	cmp	r8, r9
 8015a88:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8015a8c:	ea46 0501 	orr.w	r5, r6, r1
 8015a90:	bf8c      	ite	hi
 8015a92:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8015a96:	2100      	movls	r1, #0
 8015a98:	fa02 f003 	lsl.w	r0, r2, r3
 8015a9c:	40f9      	lsrs	r1, r7
 8015a9e:	ea40 0401 	orr.w	r4, r0, r1
 8015aa2:	e7db      	b.n	8015a5c <__b2d+0x50>
 8015aa4:	ea46 0501 	orr.w	r5, r6, r1
 8015aa8:	4614      	mov	r4, r2
 8015aaa:	e7d7      	b.n	8015a5c <__b2d+0x50>
 8015aac:	3ff00000 	.word	0x3ff00000

08015ab0 <__d2b>:
 8015ab0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8015ab4:	2101      	movs	r1, #1
 8015ab6:	461c      	mov	r4, r3
 8015ab8:	4690      	mov	r8, r2
 8015aba:	9e08      	ldr	r6, [sp, #32]
 8015abc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8015abe:	f7ff fcc1 	bl	8015444 <_Balloc>
 8015ac2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8015ac6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8015aca:	4607      	mov	r7, r0
 8015acc:	bb34      	cbnz	r4, 8015b1c <__d2b+0x6c>
 8015ace:	9201      	str	r2, [sp, #4]
 8015ad0:	f1b8 0f00 	cmp.w	r8, #0
 8015ad4:	d027      	beq.n	8015b26 <__d2b+0x76>
 8015ad6:	a802      	add	r0, sp, #8
 8015ad8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8015adc:	f7ff fd95 	bl	801560a <__lo0bits>
 8015ae0:	9900      	ldr	r1, [sp, #0]
 8015ae2:	b1f0      	cbz	r0, 8015b22 <__d2b+0x72>
 8015ae4:	9a01      	ldr	r2, [sp, #4]
 8015ae6:	f1c0 0320 	rsb	r3, r0, #32
 8015aea:	fa02 f303 	lsl.w	r3, r2, r3
 8015aee:	430b      	orrs	r3, r1
 8015af0:	40c2      	lsrs	r2, r0
 8015af2:	617b      	str	r3, [r7, #20]
 8015af4:	9201      	str	r2, [sp, #4]
 8015af6:	9b01      	ldr	r3, [sp, #4]
 8015af8:	61bb      	str	r3, [r7, #24]
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	bf14      	ite	ne
 8015afe:	2102      	movne	r1, #2
 8015b00:	2101      	moveq	r1, #1
 8015b02:	6139      	str	r1, [r7, #16]
 8015b04:	b1c4      	cbz	r4, 8015b38 <__d2b+0x88>
 8015b06:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015b0a:	4404      	add	r4, r0
 8015b0c:	6034      	str	r4, [r6, #0]
 8015b0e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015b12:	6028      	str	r0, [r5, #0]
 8015b14:	4638      	mov	r0, r7
 8015b16:	b002      	add	sp, #8
 8015b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b1c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015b20:	e7d5      	b.n	8015ace <__d2b+0x1e>
 8015b22:	6179      	str	r1, [r7, #20]
 8015b24:	e7e7      	b.n	8015af6 <__d2b+0x46>
 8015b26:	a801      	add	r0, sp, #4
 8015b28:	f7ff fd6f 	bl	801560a <__lo0bits>
 8015b2c:	9b01      	ldr	r3, [sp, #4]
 8015b2e:	617b      	str	r3, [r7, #20]
 8015b30:	2101      	movs	r1, #1
 8015b32:	6139      	str	r1, [r7, #16]
 8015b34:	3020      	adds	r0, #32
 8015b36:	e7e5      	b.n	8015b04 <__d2b+0x54>
 8015b38:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015b3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015b40:	6030      	str	r0, [r6, #0]
 8015b42:	6918      	ldr	r0, [r3, #16]
 8015b44:	f7ff fd42 	bl	80155cc <__hi0bits>
 8015b48:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015b4c:	e7e1      	b.n	8015b12 <__d2b+0x62>

08015b4e <__ratio>:
 8015b4e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8015b52:	4688      	mov	r8, r1
 8015b54:	4669      	mov	r1, sp
 8015b56:	4681      	mov	r9, r0
 8015b58:	f7ff ff58 	bl	8015a0c <__b2d>
 8015b5c:	460d      	mov	r5, r1
 8015b5e:	4604      	mov	r4, r0
 8015b60:	a901      	add	r1, sp, #4
 8015b62:	4640      	mov	r0, r8
 8015b64:	f7ff ff52 	bl	8015a0c <__b2d>
 8015b68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015b6c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015b70:	9e00      	ldr	r6, [sp, #0]
 8015b72:	1a9a      	subs	r2, r3, r2
 8015b74:	9b01      	ldr	r3, [sp, #4]
 8015b76:	1af3      	subs	r3, r6, r3
 8015b78:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	bfd6      	itet	le
 8015b80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015b84:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8015b88:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8015b8c:	4602      	mov	r2, r0
 8015b8e:	460b      	mov	r3, r1
 8015b90:	4620      	mov	r0, r4
 8015b92:	4629      	mov	r1, r5
 8015b94:	f7ea fe66 	bl	8000864 <__aeabi_ddiv>
 8015b98:	b002      	add	sp, #8
 8015b9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08015b9e <__copybits>:
 8015b9e:	3901      	subs	r1, #1
 8015ba0:	b510      	push	{r4, lr}
 8015ba2:	1149      	asrs	r1, r1, #5
 8015ba4:	6914      	ldr	r4, [r2, #16]
 8015ba6:	3101      	adds	r1, #1
 8015ba8:	f102 0314 	add.w	r3, r2, #20
 8015bac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015bb0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015bb4:	42a3      	cmp	r3, r4
 8015bb6:	4602      	mov	r2, r0
 8015bb8:	d303      	bcc.n	8015bc2 <__copybits+0x24>
 8015bba:	2300      	movs	r3, #0
 8015bbc:	428a      	cmp	r2, r1
 8015bbe:	d305      	bcc.n	8015bcc <__copybits+0x2e>
 8015bc0:	bd10      	pop	{r4, pc}
 8015bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8015bc6:	f840 2b04 	str.w	r2, [r0], #4
 8015bca:	e7f3      	b.n	8015bb4 <__copybits+0x16>
 8015bcc:	f842 3b04 	str.w	r3, [r2], #4
 8015bd0:	e7f4      	b.n	8015bbc <__copybits+0x1e>

08015bd2 <__any_on>:
 8015bd2:	f100 0214 	add.w	r2, r0, #20
 8015bd6:	6900      	ldr	r0, [r0, #16]
 8015bd8:	114b      	asrs	r3, r1, #5
 8015bda:	4298      	cmp	r0, r3
 8015bdc:	b510      	push	{r4, lr}
 8015bde:	db11      	blt.n	8015c04 <__any_on+0x32>
 8015be0:	dd0a      	ble.n	8015bf8 <__any_on+0x26>
 8015be2:	f011 011f 	ands.w	r1, r1, #31
 8015be6:	d007      	beq.n	8015bf8 <__any_on+0x26>
 8015be8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015bec:	fa24 f001 	lsr.w	r0, r4, r1
 8015bf0:	fa00 f101 	lsl.w	r1, r0, r1
 8015bf4:	428c      	cmp	r4, r1
 8015bf6:	d10b      	bne.n	8015c10 <__any_on+0x3e>
 8015bf8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015bfc:	4293      	cmp	r3, r2
 8015bfe:	d803      	bhi.n	8015c08 <__any_on+0x36>
 8015c00:	2000      	movs	r0, #0
 8015c02:	bd10      	pop	{r4, pc}
 8015c04:	4603      	mov	r3, r0
 8015c06:	e7f7      	b.n	8015bf8 <__any_on+0x26>
 8015c08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015c0c:	2900      	cmp	r1, #0
 8015c0e:	d0f5      	beq.n	8015bfc <__any_on+0x2a>
 8015c10:	2001      	movs	r0, #1
 8015c12:	bd10      	pop	{r4, pc}

08015c14 <_realloc_r>:
 8015c14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c18:	4682      	mov	sl, r0
 8015c1a:	460c      	mov	r4, r1
 8015c1c:	b929      	cbnz	r1, 8015c2a <_realloc_r+0x16>
 8015c1e:	4611      	mov	r1, r2
 8015c20:	b003      	add	sp, #12
 8015c22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c26:	f7f9 bc45 	b.w	800f4b4 <_malloc_r>
 8015c2a:	9201      	str	r2, [sp, #4]
 8015c2c:	f7fa f8c0 	bl	800fdb0 <__malloc_lock>
 8015c30:	9a01      	ldr	r2, [sp, #4]
 8015c32:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8015c36:	f102 080b 	add.w	r8, r2, #11
 8015c3a:	f1b8 0f16 	cmp.w	r8, #22
 8015c3e:	f1a4 0908 	sub.w	r9, r4, #8
 8015c42:	f025 0603 	bic.w	r6, r5, #3
 8015c46:	d90a      	bls.n	8015c5e <_realloc_r+0x4a>
 8015c48:	f038 0807 	bics.w	r8, r8, #7
 8015c4c:	d509      	bpl.n	8015c62 <_realloc_r+0x4e>
 8015c4e:	230c      	movs	r3, #12
 8015c50:	f8ca 3000 	str.w	r3, [sl]
 8015c54:	2700      	movs	r7, #0
 8015c56:	4638      	mov	r0, r7
 8015c58:	b003      	add	sp, #12
 8015c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c5e:	f04f 0810 	mov.w	r8, #16
 8015c62:	4590      	cmp	r8, r2
 8015c64:	d3f3      	bcc.n	8015c4e <_realloc_r+0x3a>
 8015c66:	45b0      	cmp	r8, r6
 8015c68:	f340 8145 	ble.w	8015ef6 <_realloc_r+0x2e2>
 8015c6c:	4ba8      	ldr	r3, [pc, #672]	; (8015f10 <_realloc_r+0x2fc>)
 8015c6e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8015c72:	eb09 0106 	add.w	r1, r9, r6
 8015c76:	4571      	cmp	r1, lr
 8015c78:	469b      	mov	fp, r3
 8015c7a:	684b      	ldr	r3, [r1, #4]
 8015c7c:	d005      	beq.n	8015c8a <_realloc_r+0x76>
 8015c7e:	f023 0001 	bic.w	r0, r3, #1
 8015c82:	4408      	add	r0, r1
 8015c84:	6840      	ldr	r0, [r0, #4]
 8015c86:	07c7      	lsls	r7, r0, #31
 8015c88:	d447      	bmi.n	8015d1a <_realloc_r+0x106>
 8015c8a:	f023 0303 	bic.w	r3, r3, #3
 8015c8e:	4571      	cmp	r1, lr
 8015c90:	eb06 0703 	add.w	r7, r6, r3
 8015c94:	d119      	bne.n	8015cca <_realloc_r+0xb6>
 8015c96:	f108 0010 	add.w	r0, r8, #16
 8015c9a:	4287      	cmp	r7, r0
 8015c9c:	db3f      	blt.n	8015d1e <_realloc_r+0x10a>
 8015c9e:	eb09 0308 	add.w	r3, r9, r8
 8015ca2:	eba7 0708 	sub.w	r7, r7, r8
 8015ca6:	f047 0701 	orr.w	r7, r7, #1
 8015caa:	f8cb 3008 	str.w	r3, [fp, #8]
 8015cae:	605f      	str	r7, [r3, #4]
 8015cb0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015cb4:	f003 0301 	and.w	r3, r3, #1
 8015cb8:	ea43 0308 	orr.w	r3, r3, r8
 8015cbc:	f844 3c04 	str.w	r3, [r4, #-4]
 8015cc0:	4650      	mov	r0, sl
 8015cc2:	f7fa f87b 	bl	800fdbc <__malloc_unlock>
 8015cc6:	4627      	mov	r7, r4
 8015cc8:	e7c5      	b.n	8015c56 <_realloc_r+0x42>
 8015cca:	45b8      	cmp	r8, r7
 8015ccc:	dc27      	bgt.n	8015d1e <_realloc_r+0x10a>
 8015cce:	68cb      	ldr	r3, [r1, #12]
 8015cd0:	688a      	ldr	r2, [r1, #8]
 8015cd2:	60d3      	str	r3, [r2, #12]
 8015cd4:	609a      	str	r2, [r3, #8]
 8015cd6:	eba7 0008 	sub.w	r0, r7, r8
 8015cda:	280f      	cmp	r0, #15
 8015cdc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8015ce0:	eb09 0207 	add.w	r2, r9, r7
 8015ce4:	f240 8109 	bls.w	8015efa <_realloc_r+0x2e6>
 8015ce8:	eb09 0108 	add.w	r1, r9, r8
 8015cec:	f003 0301 	and.w	r3, r3, #1
 8015cf0:	ea43 0308 	orr.w	r3, r3, r8
 8015cf4:	f040 0001 	orr.w	r0, r0, #1
 8015cf8:	f8c9 3004 	str.w	r3, [r9, #4]
 8015cfc:	6048      	str	r0, [r1, #4]
 8015cfe:	6853      	ldr	r3, [r2, #4]
 8015d00:	f043 0301 	orr.w	r3, r3, #1
 8015d04:	6053      	str	r3, [r2, #4]
 8015d06:	3108      	adds	r1, #8
 8015d08:	4650      	mov	r0, sl
 8015d0a:	f7fe fc8f 	bl	801462c <_free_r>
 8015d0e:	4650      	mov	r0, sl
 8015d10:	f7fa f854 	bl	800fdbc <__malloc_unlock>
 8015d14:	f109 0708 	add.w	r7, r9, #8
 8015d18:	e79d      	b.n	8015c56 <_realloc_r+0x42>
 8015d1a:	2300      	movs	r3, #0
 8015d1c:	4619      	mov	r1, r3
 8015d1e:	07e8      	lsls	r0, r5, #31
 8015d20:	f100 8084 	bmi.w	8015e2c <_realloc_r+0x218>
 8015d24:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8015d28:	eba9 0505 	sub.w	r5, r9, r5
 8015d2c:	6868      	ldr	r0, [r5, #4]
 8015d2e:	f020 0003 	bic.w	r0, r0, #3
 8015d32:	4430      	add	r0, r6
 8015d34:	2900      	cmp	r1, #0
 8015d36:	d076      	beq.n	8015e26 <_realloc_r+0x212>
 8015d38:	4571      	cmp	r1, lr
 8015d3a:	d150      	bne.n	8015dde <_realloc_r+0x1ca>
 8015d3c:	4403      	add	r3, r0
 8015d3e:	f108 0110 	add.w	r1, r8, #16
 8015d42:	428b      	cmp	r3, r1
 8015d44:	db6f      	blt.n	8015e26 <_realloc_r+0x212>
 8015d46:	462f      	mov	r7, r5
 8015d48:	68ea      	ldr	r2, [r5, #12]
 8015d4a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8015d4e:	60ca      	str	r2, [r1, #12]
 8015d50:	6091      	str	r1, [r2, #8]
 8015d52:	1f32      	subs	r2, r6, #4
 8015d54:	2a24      	cmp	r2, #36	; 0x24
 8015d56:	d83b      	bhi.n	8015dd0 <_realloc_r+0x1bc>
 8015d58:	2a13      	cmp	r2, #19
 8015d5a:	d936      	bls.n	8015dca <_realloc_r+0x1b6>
 8015d5c:	6821      	ldr	r1, [r4, #0]
 8015d5e:	60a9      	str	r1, [r5, #8]
 8015d60:	6861      	ldr	r1, [r4, #4]
 8015d62:	60e9      	str	r1, [r5, #12]
 8015d64:	2a1b      	cmp	r2, #27
 8015d66:	d81c      	bhi.n	8015da2 <_realloc_r+0x18e>
 8015d68:	f105 0210 	add.w	r2, r5, #16
 8015d6c:	f104 0108 	add.w	r1, r4, #8
 8015d70:	6808      	ldr	r0, [r1, #0]
 8015d72:	6010      	str	r0, [r2, #0]
 8015d74:	6848      	ldr	r0, [r1, #4]
 8015d76:	6050      	str	r0, [r2, #4]
 8015d78:	6889      	ldr	r1, [r1, #8]
 8015d7a:	6091      	str	r1, [r2, #8]
 8015d7c:	eb05 0208 	add.w	r2, r5, r8
 8015d80:	eba3 0308 	sub.w	r3, r3, r8
 8015d84:	f043 0301 	orr.w	r3, r3, #1
 8015d88:	f8cb 2008 	str.w	r2, [fp, #8]
 8015d8c:	6053      	str	r3, [r2, #4]
 8015d8e:	686b      	ldr	r3, [r5, #4]
 8015d90:	f003 0301 	and.w	r3, r3, #1
 8015d94:	ea43 0308 	orr.w	r3, r3, r8
 8015d98:	606b      	str	r3, [r5, #4]
 8015d9a:	4650      	mov	r0, sl
 8015d9c:	f7fa f80e 	bl	800fdbc <__malloc_unlock>
 8015da0:	e759      	b.n	8015c56 <_realloc_r+0x42>
 8015da2:	68a1      	ldr	r1, [r4, #8]
 8015da4:	6129      	str	r1, [r5, #16]
 8015da6:	68e1      	ldr	r1, [r4, #12]
 8015da8:	6169      	str	r1, [r5, #20]
 8015daa:	2a24      	cmp	r2, #36	; 0x24
 8015dac:	bf01      	itttt	eq
 8015dae:	6922      	ldreq	r2, [r4, #16]
 8015db0:	61aa      	streq	r2, [r5, #24]
 8015db2:	6960      	ldreq	r0, [r4, #20]
 8015db4:	61e8      	streq	r0, [r5, #28]
 8015db6:	bf19      	ittee	ne
 8015db8:	f105 0218 	addne.w	r2, r5, #24
 8015dbc:	f104 0110 	addne.w	r1, r4, #16
 8015dc0:	f105 0220 	addeq.w	r2, r5, #32
 8015dc4:	f104 0118 	addeq.w	r1, r4, #24
 8015dc8:	e7d2      	b.n	8015d70 <_realloc_r+0x15c>
 8015dca:	463a      	mov	r2, r7
 8015dcc:	4621      	mov	r1, r4
 8015dce:	e7cf      	b.n	8015d70 <_realloc_r+0x15c>
 8015dd0:	4621      	mov	r1, r4
 8015dd2:	4638      	mov	r0, r7
 8015dd4:	9301      	str	r3, [sp, #4]
 8015dd6:	f7ff fb1b 	bl	8015410 <memmove>
 8015dda:	9b01      	ldr	r3, [sp, #4]
 8015ddc:	e7ce      	b.n	8015d7c <_realloc_r+0x168>
 8015dde:	18c7      	adds	r7, r0, r3
 8015de0:	45b8      	cmp	r8, r7
 8015de2:	dc20      	bgt.n	8015e26 <_realloc_r+0x212>
 8015de4:	68cb      	ldr	r3, [r1, #12]
 8015de6:	688a      	ldr	r2, [r1, #8]
 8015de8:	60d3      	str	r3, [r2, #12]
 8015dea:	609a      	str	r2, [r3, #8]
 8015dec:	4628      	mov	r0, r5
 8015dee:	68eb      	ldr	r3, [r5, #12]
 8015df0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015df4:	60d3      	str	r3, [r2, #12]
 8015df6:	609a      	str	r2, [r3, #8]
 8015df8:	1f32      	subs	r2, r6, #4
 8015dfa:	2a24      	cmp	r2, #36	; 0x24
 8015dfc:	d842      	bhi.n	8015e84 <_realloc_r+0x270>
 8015dfe:	2a13      	cmp	r2, #19
 8015e00:	d93e      	bls.n	8015e80 <_realloc_r+0x26c>
 8015e02:	6823      	ldr	r3, [r4, #0]
 8015e04:	60ab      	str	r3, [r5, #8]
 8015e06:	6863      	ldr	r3, [r4, #4]
 8015e08:	60eb      	str	r3, [r5, #12]
 8015e0a:	2a1b      	cmp	r2, #27
 8015e0c:	d824      	bhi.n	8015e58 <_realloc_r+0x244>
 8015e0e:	f105 0010 	add.w	r0, r5, #16
 8015e12:	f104 0308 	add.w	r3, r4, #8
 8015e16:	681a      	ldr	r2, [r3, #0]
 8015e18:	6002      	str	r2, [r0, #0]
 8015e1a:	685a      	ldr	r2, [r3, #4]
 8015e1c:	6042      	str	r2, [r0, #4]
 8015e1e:	689b      	ldr	r3, [r3, #8]
 8015e20:	6083      	str	r3, [r0, #8]
 8015e22:	46a9      	mov	r9, r5
 8015e24:	e757      	b.n	8015cd6 <_realloc_r+0xc2>
 8015e26:	4580      	cmp	r8, r0
 8015e28:	4607      	mov	r7, r0
 8015e2a:	dddf      	ble.n	8015dec <_realloc_r+0x1d8>
 8015e2c:	4611      	mov	r1, r2
 8015e2e:	4650      	mov	r0, sl
 8015e30:	f7f9 fb40 	bl	800f4b4 <_malloc_r>
 8015e34:	4607      	mov	r7, r0
 8015e36:	2800      	cmp	r0, #0
 8015e38:	d0af      	beq.n	8015d9a <_realloc_r+0x186>
 8015e3a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015e3e:	f023 0301 	bic.w	r3, r3, #1
 8015e42:	f1a0 0208 	sub.w	r2, r0, #8
 8015e46:	444b      	add	r3, r9
 8015e48:	429a      	cmp	r2, r3
 8015e4a:	d11f      	bne.n	8015e8c <_realloc_r+0x278>
 8015e4c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8015e50:	f027 0703 	bic.w	r7, r7, #3
 8015e54:	4437      	add	r7, r6
 8015e56:	e73e      	b.n	8015cd6 <_realloc_r+0xc2>
 8015e58:	68a3      	ldr	r3, [r4, #8]
 8015e5a:	612b      	str	r3, [r5, #16]
 8015e5c:	68e3      	ldr	r3, [r4, #12]
 8015e5e:	616b      	str	r3, [r5, #20]
 8015e60:	2a24      	cmp	r2, #36	; 0x24
 8015e62:	bf01      	itttt	eq
 8015e64:	6923      	ldreq	r3, [r4, #16]
 8015e66:	61ab      	streq	r3, [r5, #24]
 8015e68:	6962      	ldreq	r2, [r4, #20]
 8015e6a:	61ea      	streq	r2, [r5, #28]
 8015e6c:	bf19      	ittee	ne
 8015e6e:	f105 0018 	addne.w	r0, r5, #24
 8015e72:	f104 0310 	addne.w	r3, r4, #16
 8015e76:	f105 0020 	addeq.w	r0, r5, #32
 8015e7a:	f104 0318 	addeq.w	r3, r4, #24
 8015e7e:	e7ca      	b.n	8015e16 <_realloc_r+0x202>
 8015e80:	4623      	mov	r3, r4
 8015e82:	e7c8      	b.n	8015e16 <_realloc_r+0x202>
 8015e84:	4621      	mov	r1, r4
 8015e86:	f7ff fac3 	bl	8015410 <memmove>
 8015e8a:	e7ca      	b.n	8015e22 <_realloc_r+0x20e>
 8015e8c:	1f32      	subs	r2, r6, #4
 8015e8e:	2a24      	cmp	r2, #36	; 0x24
 8015e90:	d82d      	bhi.n	8015eee <_realloc_r+0x2da>
 8015e92:	2a13      	cmp	r2, #19
 8015e94:	d928      	bls.n	8015ee8 <_realloc_r+0x2d4>
 8015e96:	6823      	ldr	r3, [r4, #0]
 8015e98:	6003      	str	r3, [r0, #0]
 8015e9a:	6863      	ldr	r3, [r4, #4]
 8015e9c:	6043      	str	r3, [r0, #4]
 8015e9e:	2a1b      	cmp	r2, #27
 8015ea0:	d80e      	bhi.n	8015ec0 <_realloc_r+0x2ac>
 8015ea2:	f100 0308 	add.w	r3, r0, #8
 8015ea6:	f104 0208 	add.w	r2, r4, #8
 8015eaa:	6811      	ldr	r1, [r2, #0]
 8015eac:	6019      	str	r1, [r3, #0]
 8015eae:	6851      	ldr	r1, [r2, #4]
 8015eb0:	6059      	str	r1, [r3, #4]
 8015eb2:	6892      	ldr	r2, [r2, #8]
 8015eb4:	609a      	str	r2, [r3, #8]
 8015eb6:	4621      	mov	r1, r4
 8015eb8:	4650      	mov	r0, sl
 8015eba:	f7fe fbb7 	bl	801462c <_free_r>
 8015ebe:	e76c      	b.n	8015d9a <_realloc_r+0x186>
 8015ec0:	68a3      	ldr	r3, [r4, #8]
 8015ec2:	6083      	str	r3, [r0, #8]
 8015ec4:	68e3      	ldr	r3, [r4, #12]
 8015ec6:	60c3      	str	r3, [r0, #12]
 8015ec8:	2a24      	cmp	r2, #36	; 0x24
 8015eca:	bf01      	itttt	eq
 8015ecc:	6923      	ldreq	r3, [r4, #16]
 8015ece:	6103      	streq	r3, [r0, #16]
 8015ed0:	6961      	ldreq	r1, [r4, #20]
 8015ed2:	6141      	streq	r1, [r0, #20]
 8015ed4:	bf19      	ittee	ne
 8015ed6:	f100 0310 	addne.w	r3, r0, #16
 8015eda:	f104 0210 	addne.w	r2, r4, #16
 8015ede:	f100 0318 	addeq.w	r3, r0, #24
 8015ee2:	f104 0218 	addeq.w	r2, r4, #24
 8015ee6:	e7e0      	b.n	8015eaa <_realloc_r+0x296>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	4622      	mov	r2, r4
 8015eec:	e7dd      	b.n	8015eaa <_realloc_r+0x296>
 8015eee:	4621      	mov	r1, r4
 8015ef0:	f7ff fa8e 	bl	8015410 <memmove>
 8015ef4:	e7df      	b.n	8015eb6 <_realloc_r+0x2a2>
 8015ef6:	4637      	mov	r7, r6
 8015ef8:	e6ed      	b.n	8015cd6 <_realloc_r+0xc2>
 8015efa:	f003 0301 	and.w	r3, r3, #1
 8015efe:	431f      	orrs	r7, r3
 8015f00:	f8c9 7004 	str.w	r7, [r9, #4]
 8015f04:	6853      	ldr	r3, [r2, #4]
 8015f06:	f043 0301 	orr.w	r3, r3, #1
 8015f0a:	6053      	str	r3, [r2, #4]
 8015f0c:	e6ff      	b.n	8015d0e <_realloc_r+0xfa>
 8015f0e:	bf00      	nop
 8015f10:	20000108 	.word	0x20000108

08015f14 <siscanf>:
 8015f14:	b40e      	push	{r1, r2, r3}
 8015f16:	b530      	push	{r4, r5, lr}
 8015f18:	b09c      	sub	sp, #112	; 0x70
 8015f1a:	ac1f      	add	r4, sp, #124	; 0x7c
 8015f1c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8015f20:	f854 5b04 	ldr.w	r5, [r4], #4
 8015f24:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015f28:	9002      	str	r0, [sp, #8]
 8015f2a:	9006      	str	r0, [sp, #24]
 8015f2c:	f7ea f95a 	bl	80001e4 <strlen>
 8015f30:	4b0b      	ldr	r3, [pc, #44]	; (8015f60 <siscanf+0x4c>)
 8015f32:	9003      	str	r0, [sp, #12]
 8015f34:	9007      	str	r0, [sp, #28]
 8015f36:	930b      	str	r3, [sp, #44]	; 0x2c
 8015f38:	480a      	ldr	r0, [pc, #40]	; (8015f64 <siscanf+0x50>)
 8015f3a:	9401      	str	r4, [sp, #4]
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015f40:	9314      	str	r3, [sp, #80]	; 0x50
 8015f42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015f46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015f4a:	462a      	mov	r2, r5
 8015f4c:	4623      	mov	r3, r4
 8015f4e:	a902      	add	r1, sp, #8
 8015f50:	6800      	ldr	r0, [r0, #0]
 8015f52:	f000 fa19 	bl	8016388 <__ssvfiscanf_r>
 8015f56:	b01c      	add	sp, #112	; 0x70
 8015f58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015f5c:	b003      	add	sp, #12
 8015f5e:	4770      	bx	lr
 8015f60:	08015f8b 	.word	0x08015f8b
 8015f64:	20000014 	.word	0x20000014

08015f68 <__sread>:
 8015f68:	b510      	push	{r4, lr}
 8015f6a:	460c      	mov	r4, r1
 8015f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f70:	f000 ffb6 	bl	8016ee0 <_read_r>
 8015f74:	2800      	cmp	r0, #0
 8015f76:	bfab      	itete	ge
 8015f78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015f7a:	89a3      	ldrhlt	r3, [r4, #12]
 8015f7c:	181b      	addge	r3, r3, r0
 8015f7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015f82:	bfac      	ite	ge
 8015f84:	6563      	strge	r3, [r4, #84]	; 0x54
 8015f86:	81a3      	strhlt	r3, [r4, #12]
 8015f88:	bd10      	pop	{r4, pc}

08015f8a <__seofread>:
 8015f8a:	2000      	movs	r0, #0
 8015f8c:	4770      	bx	lr

08015f8e <__swrite>:
 8015f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f92:	461f      	mov	r7, r3
 8015f94:	898b      	ldrh	r3, [r1, #12]
 8015f96:	05db      	lsls	r3, r3, #23
 8015f98:	4605      	mov	r5, r0
 8015f9a:	460c      	mov	r4, r1
 8015f9c:	4616      	mov	r6, r2
 8015f9e:	d505      	bpl.n	8015fac <__swrite+0x1e>
 8015fa0:	2302      	movs	r3, #2
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fa8:	f000 ff5c 	bl	8016e64 <_lseek_r>
 8015fac:	89a3      	ldrh	r3, [r4, #12]
 8015fae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015fb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015fb6:	81a3      	strh	r3, [r4, #12]
 8015fb8:	4632      	mov	r2, r6
 8015fba:	463b      	mov	r3, r7
 8015fbc:	4628      	mov	r0, r5
 8015fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015fc2:	f000 bded 	b.w	8016ba0 <_write_r>

08015fc6 <__sseek>:
 8015fc6:	b510      	push	{r4, lr}
 8015fc8:	460c      	mov	r4, r1
 8015fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fce:	f000 ff49 	bl	8016e64 <_lseek_r>
 8015fd2:	1c43      	adds	r3, r0, #1
 8015fd4:	89a3      	ldrh	r3, [r4, #12]
 8015fd6:	bf15      	itete	ne
 8015fd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8015fda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015fde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015fe2:	81a3      	strheq	r3, [r4, #12]
 8015fe4:	bf18      	it	ne
 8015fe6:	81a3      	strhne	r3, [r4, #12]
 8015fe8:	bd10      	pop	{r4, pc}

08015fea <__sclose>:
 8015fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fee:	f000 be17 	b.w	8016c20 <_close_r>

08015ff2 <strcpy>:
 8015ff2:	4603      	mov	r3, r0
 8015ff4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015ff8:	f803 2b01 	strb.w	r2, [r3], #1
 8015ffc:	2a00      	cmp	r2, #0
 8015ffe:	d1f9      	bne.n	8015ff4 <strcpy+0x2>
 8016000:	4770      	bx	lr

08016002 <strncmp>:
 8016002:	b510      	push	{r4, lr}
 8016004:	b16a      	cbz	r2, 8016022 <strncmp+0x20>
 8016006:	3901      	subs	r1, #1
 8016008:	1884      	adds	r4, r0, r2
 801600a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801600e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016012:	4293      	cmp	r3, r2
 8016014:	d103      	bne.n	801601e <strncmp+0x1c>
 8016016:	42a0      	cmp	r0, r4
 8016018:	d001      	beq.n	801601e <strncmp+0x1c>
 801601a:	2b00      	cmp	r3, #0
 801601c:	d1f5      	bne.n	801600a <strncmp+0x8>
 801601e:	1a98      	subs	r0, r3, r2
 8016020:	bd10      	pop	{r4, pc}
 8016022:	4610      	mov	r0, r2
 8016024:	bd10      	pop	{r4, pc}

08016026 <_strtoul_l.isra.0>:
 8016026:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801602a:	4680      	mov	r8, r0
 801602c:	4689      	mov	r9, r1
 801602e:	4692      	mov	sl, r2
 8016030:	461e      	mov	r6, r3
 8016032:	460f      	mov	r7, r1
 8016034:	463d      	mov	r5, r7
 8016036:	9808      	ldr	r0, [sp, #32]
 8016038:	f815 4b01 	ldrb.w	r4, [r5], #1
 801603c:	f7ff f942 	bl	80152c4 <__locale_ctype_ptr_l>
 8016040:	4420      	add	r0, r4
 8016042:	7843      	ldrb	r3, [r0, #1]
 8016044:	f013 0308 	ands.w	r3, r3, #8
 8016048:	d10a      	bne.n	8016060 <_strtoul_l.isra.0+0x3a>
 801604a:	2c2d      	cmp	r4, #45	; 0x2d
 801604c:	d10a      	bne.n	8016064 <_strtoul_l.isra.0+0x3e>
 801604e:	782c      	ldrb	r4, [r5, #0]
 8016050:	2301      	movs	r3, #1
 8016052:	1cbd      	adds	r5, r7, #2
 8016054:	b15e      	cbz	r6, 801606e <_strtoul_l.isra.0+0x48>
 8016056:	2e10      	cmp	r6, #16
 8016058:	d113      	bne.n	8016082 <_strtoul_l.isra.0+0x5c>
 801605a:	2c30      	cmp	r4, #48	; 0x30
 801605c:	d009      	beq.n	8016072 <_strtoul_l.isra.0+0x4c>
 801605e:	e010      	b.n	8016082 <_strtoul_l.isra.0+0x5c>
 8016060:	462f      	mov	r7, r5
 8016062:	e7e7      	b.n	8016034 <_strtoul_l.isra.0+0xe>
 8016064:	2c2b      	cmp	r4, #43	; 0x2b
 8016066:	bf04      	itt	eq
 8016068:	782c      	ldrbeq	r4, [r5, #0]
 801606a:	1cbd      	addeq	r5, r7, #2
 801606c:	e7f2      	b.n	8016054 <_strtoul_l.isra.0+0x2e>
 801606e:	2c30      	cmp	r4, #48	; 0x30
 8016070:	d125      	bne.n	80160be <_strtoul_l.isra.0+0x98>
 8016072:	782a      	ldrb	r2, [r5, #0]
 8016074:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8016078:	2a58      	cmp	r2, #88	; 0x58
 801607a:	d14a      	bne.n	8016112 <_strtoul_l.isra.0+0xec>
 801607c:	786c      	ldrb	r4, [r5, #1]
 801607e:	2610      	movs	r6, #16
 8016080:	3502      	adds	r5, #2
 8016082:	f04f 31ff 	mov.w	r1, #4294967295
 8016086:	2700      	movs	r7, #0
 8016088:	fbb1 f1f6 	udiv	r1, r1, r6
 801608c:	fb06 fe01 	mul.w	lr, r6, r1
 8016090:	ea6f 0e0e 	mvn.w	lr, lr
 8016094:	4638      	mov	r0, r7
 8016096:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 801609a:	2a09      	cmp	r2, #9
 801609c:	d811      	bhi.n	80160c2 <_strtoul_l.isra.0+0x9c>
 801609e:	4614      	mov	r4, r2
 80160a0:	42a6      	cmp	r6, r4
 80160a2:	dd1d      	ble.n	80160e0 <_strtoul_l.isra.0+0xba>
 80160a4:	2f00      	cmp	r7, #0
 80160a6:	db18      	blt.n	80160da <_strtoul_l.isra.0+0xb4>
 80160a8:	4281      	cmp	r1, r0
 80160aa:	d316      	bcc.n	80160da <_strtoul_l.isra.0+0xb4>
 80160ac:	d101      	bne.n	80160b2 <_strtoul_l.isra.0+0x8c>
 80160ae:	45a6      	cmp	lr, r4
 80160b0:	db13      	blt.n	80160da <_strtoul_l.isra.0+0xb4>
 80160b2:	fb00 4006 	mla	r0, r0, r6, r4
 80160b6:	2701      	movs	r7, #1
 80160b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80160bc:	e7eb      	b.n	8016096 <_strtoul_l.isra.0+0x70>
 80160be:	260a      	movs	r6, #10
 80160c0:	e7df      	b.n	8016082 <_strtoul_l.isra.0+0x5c>
 80160c2:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80160c6:	2a19      	cmp	r2, #25
 80160c8:	d801      	bhi.n	80160ce <_strtoul_l.isra.0+0xa8>
 80160ca:	3c37      	subs	r4, #55	; 0x37
 80160cc:	e7e8      	b.n	80160a0 <_strtoul_l.isra.0+0x7a>
 80160ce:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80160d2:	2a19      	cmp	r2, #25
 80160d4:	d804      	bhi.n	80160e0 <_strtoul_l.isra.0+0xba>
 80160d6:	3c57      	subs	r4, #87	; 0x57
 80160d8:	e7e2      	b.n	80160a0 <_strtoul_l.isra.0+0x7a>
 80160da:	f04f 37ff 	mov.w	r7, #4294967295
 80160de:	e7eb      	b.n	80160b8 <_strtoul_l.isra.0+0x92>
 80160e0:	2f00      	cmp	r7, #0
 80160e2:	da09      	bge.n	80160f8 <_strtoul_l.isra.0+0xd2>
 80160e4:	2322      	movs	r3, #34	; 0x22
 80160e6:	f8c8 3000 	str.w	r3, [r8]
 80160ea:	f04f 30ff 	mov.w	r0, #4294967295
 80160ee:	f1ba 0f00 	cmp.w	sl, #0
 80160f2:	d107      	bne.n	8016104 <_strtoul_l.isra.0+0xde>
 80160f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80160f8:	b103      	cbz	r3, 80160fc <_strtoul_l.isra.0+0xd6>
 80160fa:	4240      	negs	r0, r0
 80160fc:	f1ba 0f00 	cmp.w	sl, #0
 8016100:	d00c      	beq.n	801611c <_strtoul_l.isra.0+0xf6>
 8016102:	b127      	cbz	r7, 801610e <_strtoul_l.isra.0+0xe8>
 8016104:	3d01      	subs	r5, #1
 8016106:	f8ca 5000 	str.w	r5, [sl]
 801610a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801610e:	464d      	mov	r5, r9
 8016110:	e7f9      	b.n	8016106 <_strtoul_l.isra.0+0xe0>
 8016112:	2430      	movs	r4, #48	; 0x30
 8016114:	2e00      	cmp	r6, #0
 8016116:	d1b4      	bne.n	8016082 <_strtoul_l.isra.0+0x5c>
 8016118:	2608      	movs	r6, #8
 801611a:	e7b2      	b.n	8016082 <_strtoul_l.isra.0+0x5c>
 801611c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016120 <_strtoul_r>:
 8016120:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016122:	4c06      	ldr	r4, [pc, #24]	; (801613c <_strtoul_r+0x1c>)
 8016124:	4d06      	ldr	r5, [pc, #24]	; (8016140 <_strtoul_r+0x20>)
 8016126:	6824      	ldr	r4, [r4, #0]
 8016128:	6a24      	ldr	r4, [r4, #32]
 801612a:	2c00      	cmp	r4, #0
 801612c:	bf08      	it	eq
 801612e:	462c      	moveq	r4, r5
 8016130:	9400      	str	r4, [sp, #0]
 8016132:	f7ff ff78 	bl	8016026 <_strtoul_l.isra.0>
 8016136:	b003      	add	sp, #12
 8016138:	bd30      	pop	{r4, r5, pc}
 801613a:	bf00      	nop
 801613c:	20000014 	.word	0x20000014
 8016140:	20000560 	.word	0x20000560

08016144 <strtoul>:
 8016144:	4b08      	ldr	r3, [pc, #32]	; (8016168 <strtoul+0x24>)
 8016146:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016148:	681c      	ldr	r4, [r3, #0]
 801614a:	4d08      	ldr	r5, [pc, #32]	; (801616c <strtoul+0x28>)
 801614c:	6a23      	ldr	r3, [r4, #32]
 801614e:	2b00      	cmp	r3, #0
 8016150:	bf08      	it	eq
 8016152:	462b      	moveq	r3, r5
 8016154:	9300      	str	r3, [sp, #0]
 8016156:	4613      	mov	r3, r2
 8016158:	460a      	mov	r2, r1
 801615a:	4601      	mov	r1, r0
 801615c:	4620      	mov	r0, r4
 801615e:	f7ff ff62 	bl	8016026 <_strtoul_l.isra.0>
 8016162:	b003      	add	sp, #12
 8016164:	bd30      	pop	{r4, r5, pc}
 8016166:	bf00      	nop
 8016168:	20000014 	.word	0x20000014
 801616c:	20000560 	.word	0x20000560

08016170 <__ssprint_r>:
 8016170:	6893      	ldr	r3, [r2, #8]
 8016172:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016176:	4681      	mov	r9, r0
 8016178:	460c      	mov	r4, r1
 801617a:	4617      	mov	r7, r2
 801617c:	2b00      	cmp	r3, #0
 801617e:	d060      	beq.n	8016242 <__ssprint_r+0xd2>
 8016180:	f04f 0b00 	mov.w	fp, #0
 8016184:	f8d2 a000 	ldr.w	sl, [r2]
 8016188:	465e      	mov	r6, fp
 801618a:	b356      	cbz	r6, 80161e2 <__ssprint_r+0x72>
 801618c:	68a3      	ldr	r3, [r4, #8]
 801618e:	429e      	cmp	r6, r3
 8016190:	d344      	bcc.n	801621c <__ssprint_r+0xac>
 8016192:	89a2      	ldrh	r2, [r4, #12]
 8016194:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016198:	d03e      	beq.n	8016218 <__ssprint_r+0xa8>
 801619a:	6825      	ldr	r5, [r4, #0]
 801619c:	6921      	ldr	r1, [r4, #16]
 801619e:	eba5 0801 	sub.w	r8, r5, r1
 80161a2:	6965      	ldr	r5, [r4, #20]
 80161a4:	2302      	movs	r3, #2
 80161a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80161aa:	fb95 f5f3 	sdiv	r5, r5, r3
 80161ae:	f108 0301 	add.w	r3, r8, #1
 80161b2:	4433      	add	r3, r6
 80161b4:	429d      	cmp	r5, r3
 80161b6:	bf38      	it	cc
 80161b8:	461d      	movcc	r5, r3
 80161ba:	0553      	lsls	r3, r2, #21
 80161bc:	d546      	bpl.n	801624c <__ssprint_r+0xdc>
 80161be:	4629      	mov	r1, r5
 80161c0:	4648      	mov	r0, r9
 80161c2:	f7f9 f977 	bl	800f4b4 <_malloc_r>
 80161c6:	b998      	cbnz	r0, 80161f0 <__ssprint_r+0x80>
 80161c8:	230c      	movs	r3, #12
 80161ca:	f8c9 3000 	str.w	r3, [r9]
 80161ce:	89a3      	ldrh	r3, [r4, #12]
 80161d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80161d4:	81a3      	strh	r3, [r4, #12]
 80161d6:	2300      	movs	r3, #0
 80161d8:	60bb      	str	r3, [r7, #8]
 80161da:	607b      	str	r3, [r7, #4]
 80161dc:	f04f 30ff 	mov.w	r0, #4294967295
 80161e0:	e031      	b.n	8016246 <__ssprint_r+0xd6>
 80161e2:	f8da b000 	ldr.w	fp, [sl]
 80161e6:	f8da 6004 	ldr.w	r6, [sl, #4]
 80161ea:	f10a 0a08 	add.w	sl, sl, #8
 80161ee:	e7cc      	b.n	801618a <__ssprint_r+0x1a>
 80161f0:	4642      	mov	r2, r8
 80161f2:	6921      	ldr	r1, [r4, #16]
 80161f4:	9001      	str	r0, [sp, #4]
 80161f6:	f7f9 fb6b 	bl	800f8d0 <memcpy>
 80161fa:	89a2      	ldrh	r2, [r4, #12]
 80161fc:	9b01      	ldr	r3, [sp, #4]
 80161fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016202:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016206:	81a2      	strh	r2, [r4, #12]
 8016208:	6123      	str	r3, [r4, #16]
 801620a:	6165      	str	r5, [r4, #20]
 801620c:	4443      	add	r3, r8
 801620e:	eba5 0508 	sub.w	r5, r5, r8
 8016212:	6023      	str	r3, [r4, #0]
 8016214:	60a5      	str	r5, [r4, #8]
 8016216:	4633      	mov	r3, r6
 8016218:	429e      	cmp	r6, r3
 801621a:	d200      	bcs.n	801621e <__ssprint_r+0xae>
 801621c:	4633      	mov	r3, r6
 801621e:	461a      	mov	r2, r3
 8016220:	4659      	mov	r1, fp
 8016222:	6820      	ldr	r0, [r4, #0]
 8016224:	9301      	str	r3, [sp, #4]
 8016226:	f7ff f8f3 	bl	8015410 <memmove>
 801622a:	68a2      	ldr	r2, [r4, #8]
 801622c:	9b01      	ldr	r3, [sp, #4]
 801622e:	1ad2      	subs	r2, r2, r3
 8016230:	60a2      	str	r2, [r4, #8]
 8016232:	6822      	ldr	r2, [r4, #0]
 8016234:	4413      	add	r3, r2
 8016236:	6023      	str	r3, [r4, #0]
 8016238:	68bb      	ldr	r3, [r7, #8]
 801623a:	1b9e      	subs	r6, r3, r6
 801623c:	60be      	str	r6, [r7, #8]
 801623e:	2e00      	cmp	r6, #0
 8016240:	d1cf      	bne.n	80161e2 <__ssprint_r+0x72>
 8016242:	2000      	movs	r0, #0
 8016244:	6078      	str	r0, [r7, #4]
 8016246:	b003      	add	sp, #12
 8016248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801624c:	462a      	mov	r2, r5
 801624e:	4648      	mov	r0, r9
 8016250:	f7ff fce0 	bl	8015c14 <_realloc_r>
 8016254:	4603      	mov	r3, r0
 8016256:	2800      	cmp	r0, #0
 8016258:	d1d6      	bne.n	8016208 <__ssprint_r+0x98>
 801625a:	6921      	ldr	r1, [r4, #16]
 801625c:	4648      	mov	r0, r9
 801625e:	f7fe f9e5 	bl	801462c <_free_r>
 8016262:	e7b1      	b.n	80161c8 <__ssprint_r+0x58>

08016264 <_sungetc_r>:
 8016264:	b538      	push	{r3, r4, r5, lr}
 8016266:	1c4b      	adds	r3, r1, #1
 8016268:	4614      	mov	r4, r2
 801626a:	d103      	bne.n	8016274 <_sungetc_r+0x10>
 801626c:	f04f 35ff 	mov.w	r5, #4294967295
 8016270:	4628      	mov	r0, r5
 8016272:	bd38      	pop	{r3, r4, r5, pc}
 8016274:	8993      	ldrh	r3, [r2, #12]
 8016276:	f023 0320 	bic.w	r3, r3, #32
 801627a:	8193      	strh	r3, [r2, #12]
 801627c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 801627e:	6852      	ldr	r2, [r2, #4]
 8016280:	b2cd      	uxtb	r5, r1
 8016282:	b18b      	cbz	r3, 80162a8 <_sungetc_r+0x44>
 8016284:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016286:	429a      	cmp	r2, r3
 8016288:	da08      	bge.n	801629c <_sungetc_r+0x38>
 801628a:	6823      	ldr	r3, [r4, #0]
 801628c:	1e5a      	subs	r2, r3, #1
 801628e:	6022      	str	r2, [r4, #0]
 8016290:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016294:	6863      	ldr	r3, [r4, #4]
 8016296:	3301      	adds	r3, #1
 8016298:	6063      	str	r3, [r4, #4]
 801629a:	e7e9      	b.n	8016270 <_sungetc_r+0xc>
 801629c:	4621      	mov	r1, r4
 801629e:	f000 fc01 	bl	8016aa4 <__submore>
 80162a2:	2800      	cmp	r0, #0
 80162a4:	d0f1      	beq.n	801628a <_sungetc_r+0x26>
 80162a6:	e7e1      	b.n	801626c <_sungetc_r+0x8>
 80162a8:	6921      	ldr	r1, [r4, #16]
 80162aa:	6823      	ldr	r3, [r4, #0]
 80162ac:	b151      	cbz	r1, 80162c4 <_sungetc_r+0x60>
 80162ae:	4299      	cmp	r1, r3
 80162b0:	d208      	bcs.n	80162c4 <_sungetc_r+0x60>
 80162b2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80162b6:	428d      	cmp	r5, r1
 80162b8:	d104      	bne.n	80162c4 <_sungetc_r+0x60>
 80162ba:	3b01      	subs	r3, #1
 80162bc:	3201      	adds	r2, #1
 80162be:	6023      	str	r3, [r4, #0]
 80162c0:	6062      	str	r2, [r4, #4]
 80162c2:	e7d5      	b.n	8016270 <_sungetc_r+0xc>
 80162c4:	63e3      	str	r3, [r4, #60]	; 0x3c
 80162c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80162ca:	6363      	str	r3, [r4, #52]	; 0x34
 80162cc:	2303      	movs	r3, #3
 80162ce:	63a3      	str	r3, [r4, #56]	; 0x38
 80162d0:	4623      	mov	r3, r4
 80162d2:	6422      	str	r2, [r4, #64]	; 0x40
 80162d4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80162d8:	6023      	str	r3, [r4, #0]
 80162da:	2301      	movs	r3, #1
 80162dc:	e7dc      	b.n	8016298 <_sungetc_r+0x34>

080162de <__ssrefill_r>:
 80162de:	b510      	push	{r4, lr}
 80162e0:	460c      	mov	r4, r1
 80162e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80162e4:	b169      	cbz	r1, 8016302 <__ssrefill_r+0x24>
 80162e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80162ea:	4299      	cmp	r1, r3
 80162ec:	d001      	beq.n	80162f2 <__ssrefill_r+0x14>
 80162ee:	f7fe f99d 	bl	801462c <_free_r>
 80162f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80162f4:	6063      	str	r3, [r4, #4]
 80162f6:	2000      	movs	r0, #0
 80162f8:	6360      	str	r0, [r4, #52]	; 0x34
 80162fa:	b113      	cbz	r3, 8016302 <__ssrefill_r+0x24>
 80162fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80162fe:	6023      	str	r3, [r4, #0]
 8016300:	bd10      	pop	{r4, pc}
 8016302:	6923      	ldr	r3, [r4, #16]
 8016304:	6023      	str	r3, [r4, #0]
 8016306:	2300      	movs	r3, #0
 8016308:	6063      	str	r3, [r4, #4]
 801630a:	89a3      	ldrh	r3, [r4, #12]
 801630c:	f043 0320 	orr.w	r3, r3, #32
 8016310:	81a3      	strh	r3, [r4, #12]
 8016312:	f04f 30ff 	mov.w	r0, #4294967295
 8016316:	bd10      	pop	{r4, pc}

08016318 <_sfread_r>:
 8016318:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801631c:	4615      	mov	r5, r2
 801631e:	435d      	muls	r5, r3
 8016320:	4682      	mov	sl, r0
 8016322:	4691      	mov	r9, r2
 8016324:	4698      	mov	r8, r3
 8016326:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8016328:	d029      	beq.n	801637e <_sfread_r+0x66>
 801632a:	460f      	mov	r7, r1
 801632c:	462e      	mov	r6, r5
 801632e:	f04f 0b00 	mov.w	fp, #0
 8016332:	6863      	ldr	r3, [r4, #4]
 8016334:	429e      	cmp	r6, r3
 8016336:	d80c      	bhi.n	8016352 <_sfread_r+0x3a>
 8016338:	4632      	mov	r2, r6
 801633a:	6821      	ldr	r1, [r4, #0]
 801633c:	4638      	mov	r0, r7
 801633e:	f7f9 fac7 	bl	800f8d0 <memcpy>
 8016342:	6863      	ldr	r3, [r4, #4]
 8016344:	6825      	ldr	r5, [r4, #0]
 8016346:	1b9b      	subs	r3, r3, r6
 8016348:	4435      	add	r5, r6
 801634a:	6025      	str	r5, [r4, #0]
 801634c:	6063      	str	r3, [r4, #4]
 801634e:	4645      	mov	r5, r8
 8016350:	e015      	b.n	801637e <_sfread_r+0x66>
 8016352:	461a      	mov	r2, r3
 8016354:	6821      	ldr	r1, [r4, #0]
 8016356:	9301      	str	r3, [sp, #4]
 8016358:	4638      	mov	r0, r7
 801635a:	f7f9 fab9 	bl	800f8d0 <memcpy>
 801635e:	9b01      	ldr	r3, [sp, #4]
 8016360:	6822      	ldr	r2, [r4, #0]
 8016362:	441a      	add	r2, r3
 8016364:	e884 0804 	stmia.w	r4, {r2, fp}
 8016368:	4621      	mov	r1, r4
 801636a:	4650      	mov	r0, sl
 801636c:	441f      	add	r7, r3
 801636e:	1af6      	subs	r6, r6, r3
 8016370:	f7ff ffb5 	bl	80162de <__ssrefill_r>
 8016374:	2800      	cmp	r0, #0
 8016376:	d0dc      	beq.n	8016332 <_sfread_r+0x1a>
 8016378:	1bad      	subs	r5, r5, r6
 801637a:	fbb5 f5f9 	udiv	r5, r5, r9
 801637e:	4628      	mov	r0, r5
 8016380:	b003      	add	sp, #12
 8016382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08016388 <__ssvfiscanf_r>:
 8016388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801638c:	461e      	mov	r6, r3
 801638e:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8016392:	b0d7      	sub	sp, #348	; 0x15c
 8016394:	049c      	lsls	r4, r3, #18
 8016396:	9003      	str	r0, [sp, #12]
 8016398:	460d      	mov	r5, r1
 801639a:	d406      	bmi.n	80163aa <__ssvfiscanf_r+0x22>
 801639c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80163a0:	818b      	strh	r3, [r1, #12]
 80163a2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80163a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80163a8:	664b      	str	r3, [r1, #100]	; 0x64
 80163aa:	2300      	movs	r3, #0
 80163ac:	9206      	str	r2, [sp, #24]
 80163ae:	9305      	str	r3, [sp, #20]
 80163b0:	4699      	mov	r9, r3
 80163b2:	4698      	mov	r8, r3
 80163b4:	9304      	str	r3, [sp, #16]
 80163b6:	9a06      	ldr	r2, [sp, #24]
 80163b8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80163bc:	9206      	str	r2, [sp, #24]
 80163be:	9309      	str	r3, [sp, #36]	; 0x24
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	f000 8099 	beq.w	80164f8 <__ssvfiscanf_r+0x170>
 80163c6:	f7fe ff81 	bl	80152cc <__locale_ctype_ptr>
 80163ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80163cc:	4418      	add	r0, r3
 80163ce:	7844      	ldrb	r4, [r0, #1]
 80163d0:	f014 0408 	ands.w	r4, r4, #8
 80163d4:	d019      	beq.n	801640a <__ssvfiscanf_r+0x82>
 80163d6:	686b      	ldr	r3, [r5, #4]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	dd0f      	ble.n	80163fc <__ssvfiscanf_r+0x74>
 80163dc:	f7fe ff76 	bl	80152cc <__locale_ctype_ptr>
 80163e0:	682b      	ldr	r3, [r5, #0]
 80163e2:	781a      	ldrb	r2, [r3, #0]
 80163e4:	4410      	add	r0, r2
 80163e6:	7842      	ldrb	r2, [r0, #1]
 80163e8:	0710      	lsls	r0, r2, #28
 80163ea:	d5e4      	bpl.n	80163b6 <__ssvfiscanf_r+0x2e>
 80163ec:	686a      	ldr	r2, [r5, #4]
 80163ee:	3301      	adds	r3, #1
 80163f0:	3a01      	subs	r2, #1
 80163f2:	f108 0801 	add.w	r8, r8, #1
 80163f6:	606a      	str	r2, [r5, #4]
 80163f8:	602b      	str	r3, [r5, #0]
 80163fa:	e7ec      	b.n	80163d6 <__ssvfiscanf_r+0x4e>
 80163fc:	4629      	mov	r1, r5
 80163fe:	9803      	ldr	r0, [sp, #12]
 8016400:	f7ff ff6d 	bl	80162de <__ssrefill_r>
 8016404:	2800      	cmp	r0, #0
 8016406:	d0e9      	beq.n	80163dc <__ssvfiscanf_r+0x54>
 8016408:	e7d5      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 801640a:	2b25      	cmp	r3, #37	; 0x25
 801640c:	d16a      	bne.n	80164e4 <__ssvfiscanf_r+0x15c>
 801640e:	9b06      	ldr	r3, [sp, #24]
 8016410:	46a2      	mov	sl, r4
 8016412:	4627      	mov	r7, r4
 8016414:	220a      	movs	r2, #10
 8016416:	9906      	ldr	r1, [sp, #24]
 8016418:	781c      	ldrb	r4, [r3, #0]
 801641a:	3101      	adds	r1, #1
 801641c:	2c63      	cmp	r4, #99	; 0x63
 801641e:	9106      	str	r1, [sp, #24]
 8016420:	f000 80f8 	beq.w	8016614 <__ssvfiscanf_r+0x28c>
 8016424:	d82c      	bhi.n	8016480 <__ssvfiscanf_r+0xf8>
 8016426:	2c39      	cmp	r4, #57	; 0x39
 8016428:	d80a      	bhi.n	8016440 <__ssvfiscanf_r+0xb8>
 801642a:	2c30      	cmp	r4, #48	; 0x30
 801642c:	f080 808c 	bcs.w	8016548 <__ssvfiscanf_r+0x1c0>
 8016430:	2c25      	cmp	r4, #37	; 0x25
 8016432:	d057      	beq.n	80164e4 <__ssvfiscanf_r+0x15c>
 8016434:	2c2a      	cmp	r4, #42	; 0x2a
 8016436:	d07d      	beq.n	8016534 <__ssvfiscanf_r+0x1ac>
 8016438:	b954      	cbnz	r4, 8016450 <__ssvfiscanf_r+0xc8>
 801643a:	f04f 33ff 	mov.w	r3, #4294967295
 801643e:	e06f      	b.n	8016520 <__ssvfiscanf_r+0x198>
 8016440:	2c4f      	cmp	r4, #79	; 0x4f
 8016442:	f000 8085 	beq.w	8016550 <__ssvfiscanf_r+0x1c8>
 8016446:	d80e      	bhi.n	8016466 <__ssvfiscanf_r+0xde>
 8016448:	2c44      	cmp	r4, #68	; 0x44
 801644a:	d009      	beq.n	8016460 <__ssvfiscanf_r+0xd8>
 801644c:	2c4c      	cmp	r4, #76	; 0x4c
 801644e:	d02b      	beq.n	80164a8 <__ssvfiscanf_r+0x120>
 8016450:	f7fe ff3c 	bl	80152cc <__locale_ctype_ptr>
 8016454:	4420      	add	r0, r4
 8016456:	7843      	ldrb	r3, [r0, #1]
 8016458:	f003 0303 	and.w	r3, r3, #3
 801645c:	2b01      	cmp	r3, #1
 801645e:	d118      	bne.n	8016492 <__ssvfiscanf_r+0x10a>
 8016460:	f04a 0a01 	orr.w	sl, sl, #1
 8016464:	e015      	b.n	8016492 <__ssvfiscanf_r+0x10a>
 8016466:	2c58      	cmp	r4, #88	; 0x58
 8016468:	d02f      	beq.n	80164ca <__ssvfiscanf_r+0x142>
 801646a:	2c5b      	cmp	r4, #91	; 0x5b
 801646c:	d1f0      	bne.n	8016450 <__ssvfiscanf_r+0xc8>
 801646e:	9906      	ldr	r1, [sp, #24]
 8016470:	a816      	add	r0, sp, #88	; 0x58
 8016472:	f000 fd47 	bl	8016f04 <__sccl>
 8016476:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 801647a:	9006      	str	r0, [sp, #24]
 801647c:	2401      	movs	r4, #1
 801647e:	e074      	b.n	801656a <__ssvfiscanf_r+0x1e2>
 8016480:	2c6e      	cmp	r4, #110	; 0x6e
 8016482:	f000 80cb 	beq.w	801661c <__ssvfiscanf_r+0x294>
 8016486:	d812      	bhi.n	80164ae <__ssvfiscanf_r+0x126>
 8016488:	2c68      	cmp	r4, #104	; 0x68
 801648a:	d05a      	beq.n	8016542 <__ssvfiscanf_r+0x1ba>
 801648c:	d803      	bhi.n	8016496 <__ssvfiscanf_r+0x10e>
 801648e:	2c64      	cmp	r4, #100	; 0x64
 8016490:	d1de      	bne.n	8016450 <__ssvfiscanf_r+0xc8>
 8016492:	4ba7      	ldr	r3, [pc, #668]	; (8016730 <__ssvfiscanf_r+0x3a8>)
 8016494:	e064      	b.n	8016560 <__ssvfiscanf_r+0x1d8>
 8016496:	2c69      	cmp	r4, #105	; 0x69
 8016498:	d01e      	beq.n	80164d8 <__ssvfiscanf_r+0x150>
 801649a:	2c6c      	cmp	r4, #108	; 0x6c
 801649c:	d1d8      	bne.n	8016450 <__ssvfiscanf_r+0xc8>
 801649e:	7859      	ldrb	r1, [r3, #1]
 80164a0:	296c      	cmp	r1, #108	; 0x6c
 80164a2:	d14b      	bne.n	801653c <__ssvfiscanf_r+0x1b4>
 80164a4:	3302      	adds	r3, #2
 80164a6:	9306      	str	r3, [sp, #24]
 80164a8:	f04a 0a02 	orr.w	sl, sl, #2
 80164ac:	e044      	b.n	8016538 <__ssvfiscanf_r+0x1b0>
 80164ae:	2c73      	cmp	r4, #115	; 0x73
 80164b0:	d05a      	beq.n	8016568 <__ssvfiscanf_r+0x1e0>
 80164b2:	d806      	bhi.n	80164c2 <__ssvfiscanf_r+0x13a>
 80164b4:	2c6f      	cmp	r4, #111	; 0x6f
 80164b6:	d04d      	beq.n	8016554 <__ssvfiscanf_r+0x1cc>
 80164b8:	2c70      	cmp	r4, #112	; 0x70
 80164ba:	d1c9      	bne.n	8016450 <__ssvfiscanf_r+0xc8>
 80164bc:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 80164c0:	e005      	b.n	80164ce <__ssvfiscanf_r+0x146>
 80164c2:	2c75      	cmp	r4, #117	; 0x75
 80164c4:	d04b      	beq.n	801655e <__ssvfiscanf_r+0x1d6>
 80164c6:	2c78      	cmp	r4, #120	; 0x78
 80164c8:	d1c2      	bne.n	8016450 <__ssvfiscanf_r+0xc8>
 80164ca:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 80164ce:	4b99      	ldr	r3, [pc, #612]	; (8016734 <__ssvfiscanf_r+0x3ac>)
 80164d0:	9305      	str	r3, [sp, #20]
 80164d2:	f04f 0910 	mov.w	r9, #16
 80164d6:	e003      	b.n	80164e0 <__ssvfiscanf_r+0x158>
 80164d8:	4b95      	ldr	r3, [pc, #596]	; (8016730 <__ssvfiscanf_r+0x3a8>)
 80164da:	9305      	str	r3, [sp, #20]
 80164dc:	f04f 0900 	mov.w	r9, #0
 80164e0:	2403      	movs	r4, #3
 80164e2:	e042      	b.n	801656a <__ssvfiscanf_r+0x1e2>
 80164e4:	686b      	ldr	r3, [r5, #4]
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	dd0a      	ble.n	8016500 <__ssvfiscanf_r+0x178>
 80164ea:	682b      	ldr	r3, [r5, #0]
 80164ec:	9a06      	ldr	r2, [sp, #24]
 80164ee:	7819      	ldrb	r1, [r3, #0]
 80164f0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 80164f4:	4291      	cmp	r1, r2
 80164f6:	d015      	beq.n	8016524 <__ssvfiscanf_r+0x19c>
 80164f8:	9804      	ldr	r0, [sp, #16]
 80164fa:	b057      	add	sp, #348	; 0x15c
 80164fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016500:	4629      	mov	r1, r5
 8016502:	9803      	ldr	r0, [sp, #12]
 8016504:	f7ff feeb 	bl	80162de <__ssrefill_r>
 8016508:	2800      	cmp	r0, #0
 801650a:	d0ee      	beq.n	80164ea <__ssvfiscanf_r+0x162>
 801650c:	9b04      	ldr	r3, [sp, #16]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d093      	beq.n	801643a <__ssvfiscanf_r+0xb2>
 8016512:	89ab      	ldrh	r3, [r5, #12]
 8016514:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016518:	9b04      	ldr	r3, [sp, #16]
 801651a:	bf18      	it	ne
 801651c:	f04f 33ff 	movne.w	r3, #4294967295
 8016520:	9304      	str	r3, [sp, #16]
 8016522:	e7e9      	b.n	80164f8 <__ssvfiscanf_r+0x170>
 8016524:	686a      	ldr	r2, [r5, #4]
 8016526:	3301      	adds	r3, #1
 8016528:	3a01      	subs	r2, #1
 801652a:	606a      	str	r2, [r5, #4]
 801652c:	602b      	str	r3, [r5, #0]
 801652e:	f108 0801 	add.w	r8, r8, #1
 8016532:	e740      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 8016534:	f04a 0a10 	orr.w	sl, sl, #16
 8016538:	9b06      	ldr	r3, [sp, #24]
 801653a:	e76c      	b.n	8016416 <__ssvfiscanf_r+0x8e>
 801653c:	f04a 0a01 	orr.w	sl, sl, #1
 8016540:	e7fa      	b.n	8016538 <__ssvfiscanf_r+0x1b0>
 8016542:	f04a 0a04 	orr.w	sl, sl, #4
 8016546:	e7f7      	b.n	8016538 <__ssvfiscanf_r+0x1b0>
 8016548:	fb02 4707 	mla	r7, r2, r7, r4
 801654c:	3f30      	subs	r7, #48	; 0x30
 801654e:	e7f3      	b.n	8016538 <__ssvfiscanf_r+0x1b0>
 8016550:	f04a 0a01 	orr.w	sl, sl, #1
 8016554:	4b77      	ldr	r3, [pc, #476]	; (8016734 <__ssvfiscanf_r+0x3ac>)
 8016556:	9305      	str	r3, [sp, #20]
 8016558:	f04f 0908 	mov.w	r9, #8
 801655c:	e7c0      	b.n	80164e0 <__ssvfiscanf_r+0x158>
 801655e:	4b75      	ldr	r3, [pc, #468]	; (8016734 <__ssvfiscanf_r+0x3ac>)
 8016560:	9305      	str	r3, [sp, #20]
 8016562:	f04f 090a 	mov.w	r9, #10
 8016566:	e7bb      	b.n	80164e0 <__ssvfiscanf_r+0x158>
 8016568:	2402      	movs	r4, #2
 801656a:	686b      	ldr	r3, [r5, #4]
 801656c:	2b00      	cmp	r3, #0
 801656e:	dd71      	ble.n	8016654 <__ssvfiscanf_r+0x2cc>
 8016570:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8016574:	d107      	bne.n	8016586 <__ssvfiscanf_r+0x1fe>
 8016576:	f7fe fea9 	bl	80152cc <__locale_ctype_ptr>
 801657a:	682b      	ldr	r3, [r5, #0]
 801657c:	781a      	ldrb	r2, [r3, #0]
 801657e:	4410      	add	r0, r2
 8016580:	7842      	ldrb	r2, [r0, #1]
 8016582:	0711      	lsls	r1, r2, #28
 8016584:	d46d      	bmi.n	8016662 <__ssvfiscanf_r+0x2da>
 8016586:	2c02      	cmp	r4, #2
 8016588:	f000 8113 	beq.w	80167b2 <__ssvfiscanf_r+0x42a>
 801658c:	2c03      	cmp	r4, #3
 801658e:	f000 81c7 	beq.w	8016920 <__ssvfiscanf_r+0x598>
 8016592:	2c01      	cmp	r4, #1
 8016594:	f00a 0410 	and.w	r4, sl, #16
 8016598:	f000 80ba 	beq.w	8016710 <__ssvfiscanf_r+0x388>
 801659c:	2f00      	cmp	r7, #0
 801659e:	bf08      	it	eq
 80165a0:	2701      	moveq	r7, #1
 80165a2:	f01a 0a01 	ands.w	sl, sl, #1
 80165a6:	f000 8087 	beq.w	80166b8 <__ssvfiscanf_r+0x330>
 80165aa:	2208      	movs	r2, #8
 80165ac:	2100      	movs	r1, #0
 80165ae:	a80a      	add	r0, sp, #40	; 0x28
 80165b0:	f7f9 f999 	bl	800f8e6 <memset>
 80165b4:	2c00      	cmp	r4, #0
 80165b6:	d166      	bne.n	8016686 <__ssvfiscanf_r+0x2fe>
 80165b8:	f8d6 b000 	ldr.w	fp, [r6]
 80165bc:	3604      	adds	r6, #4
 80165be:	2300      	movs	r3, #0
 80165c0:	2f00      	cmp	r7, #0
 80165c2:	d071      	beq.n	80166a8 <__ssvfiscanf_r+0x320>
 80165c4:	9307      	str	r3, [sp, #28]
 80165c6:	f7fe fe6f 	bl	80152a8 <__locale_mb_cur_max>
 80165ca:	9b07      	ldr	r3, [sp, #28]
 80165cc:	4283      	cmp	r3, r0
 80165ce:	d09d      	beq.n	801650c <__ssvfiscanf_r+0x184>
 80165d0:	682a      	ldr	r2, [r5, #0]
 80165d2:	a80c      	add	r0, sp, #48	; 0x30
 80165d4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80165d8:	54c1      	strb	r1, [r0, r3]
 80165da:	f103 0a01 	add.w	sl, r3, #1
 80165de:	686b      	ldr	r3, [r5, #4]
 80165e0:	3b01      	subs	r3, #1
 80165e2:	e885 000c 	stmia.w	r5, {r2, r3}
 80165e6:	ab0a      	add	r3, sp, #40	; 0x28
 80165e8:	4602      	mov	r2, r0
 80165ea:	9300      	str	r3, [sp, #0]
 80165ec:	4659      	mov	r1, fp
 80165ee:	4653      	mov	r3, sl
 80165f0:	9803      	ldr	r0, [sp, #12]
 80165f2:	f000 fc49 	bl	8016e88 <_mbrtowc_r>
 80165f6:	1c42      	adds	r2, r0, #1
 80165f8:	d088      	beq.n	801650c <__ssvfiscanf_r+0x184>
 80165fa:	2800      	cmp	r0, #0
 80165fc:	d146      	bne.n	801668c <__ssvfiscanf_r+0x304>
 80165fe:	b90c      	cbnz	r4, 8016604 <__ssvfiscanf_r+0x27c>
 8016600:	f8cb 4000 	str.w	r4, [fp]
 8016604:	44d0      	add	r8, sl
 8016606:	3f01      	subs	r7, #1
 8016608:	b90c      	cbnz	r4, 801660e <__ssvfiscanf_r+0x286>
 801660a:	f10b 0b04 	add.w	fp, fp, #4
 801660e:	f04f 0a00 	mov.w	sl, #0
 8016612:	e03d      	b.n	8016690 <__ssvfiscanf_r+0x308>
 8016614:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8016618:	2400      	movs	r4, #0
 801661a:	e7a6      	b.n	801656a <__ssvfiscanf_r+0x1e2>
 801661c:	f01a 0f10 	tst.w	sl, #16
 8016620:	f47f aec9 	bne.w	80163b6 <__ssvfiscanf_r+0x2e>
 8016624:	f01a 0f04 	tst.w	sl, #4
 8016628:	6832      	ldr	r2, [r6, #0]
 801662a:	f106 0304 	add.w	r3, r6, #4
 801662e:	d003      	beq.n	8016638 <__ssvfiscanf_r+0x2b0>
 8016630:	f8a2 8000 	strh.w	r8, [r2]
 8016634:	461e      	mov	r6, r3
 8016636:	e6be      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 8016638:	f01a 0f01 	tst.w	sl, #1
 801663c:	d002      	beq.n	8016644 <__ssvfiscanf_r+0x2bc>
 801663e:	f8c2 8000 	str.w	r8, [r2]
 8016642:	e7f7      	b.n	8016634 <__ssvfiscanf_r+0x2ac>
 8016644:	f01a 0f02 	tst.w	sl, #2
 8016648:	d0f9      	beq.n	801663e <__ssvfiscanf_r+0x2b6>
 801664a:	4640      	mov	r0, r8
 801664c:	17c1      	asrs	r1, r0, #31
 801664e:	e9c2 0100 	strd	r0, r1, [r2]
 8016652:	e7ef      	b.n	8016634 <__ssvfiscanf_r+0x2ac>
 8016654:	4629      	mov	r1, r5
 8016656:	9803      	ldr	r0, [sp, #12]
 8016658:	f7ff fe41 	bl	80162de <__ssrefill_r>
 801665c:	2800      	cmp	r0, #0
 801665e:	d087      	beq.n	8016570 <__ssvfiscanf_r+0x1e8>
 8016660:	e754      	b.n	801650c <__ssvfiscanf_r+0x184>
 8016662:	686a      	ldr	r2, [r5, #4]
 8016664:	3a01      	subs	r2, #1
 8016666:	2a00      	cmp	r2, #0
 8016668:	f108 0801 	add.w	r8, r8, #1
 801666c:	606a      	str	r2, [r5, #4]
 801666e:	dd02      	ble.n	8016676 <__ssvfiscanf_r+0x2ee>
 8016670:	3301      	adds	r3, #1
 8016672:	602b      	str	r3, [r5, #0]
 8016674:	e77f      	b.n	8016576 <__ssvfiscanf_r+0x1ee>
 8016676:	4629      	mov	r1, r5
 8016678:	9803      	ldr	r0, [sp, #12]
 801667a:	f7ff fe30 	bl	80162de <__ssrefill_r>
 801667e:	2800      	cmp	r0, #0
 8016680:	f43f af79 	beq.w	8016576 <__ssvfiscanf_r+0x1ee>
 8016684:	e742      	b.n	801650c <__ssvfiscanf_r+0x184>
 8016686:	f04f 0b00 	mov.w	fp, #0
 801668a:	e798      	b.n	80165be <__ssvfiscanf_r+0x236>
 801668c:	3002      	adds	r0, #2
 801668e:	d1b9      	bne.n	8016604 <__ssvfiscanf_r+0x27c>
 8016690:	686b      	ldr	r3, [r5, #4]
 8016692:	2b00      	cmp	r3, #0
 8016694:	dc0e      	bgt.n	80166b4 <__ssvfiscanf_r+0x32c>
 8016696:	4629      	mov	r1, r5
 8016698:	9803      	ldr	r0, [sp, #12]
 801669a:	f7ff fe20 	bl	80162de <__ssrefill_r>
 801669e:	b148      	cbz	r0, 80166b4 <__ssvfiscanf_r+0x32c>
 80166a0:	f1ba 0f00 	cmp.w	sl, #0
 80166a4:	f47f af32 	bne.w	801650c <__ssvfiscanf_r+0x184>
 80166a8:	2c00      	cmp	r4, #0
 80166aa:	f47f ae84 	bne.w	80163b6 <__ssvfiscanf_r+0x2e>
 80166ae:	9b04      	ldr	r3, [sp, #16]
 80166b0:	3301      	adds	r3, #1
 80166b2:	e67f      	b.n	80163b4 <__ssvfiscanf_r+0x2c>
 80166b4:	4653      	mov	r3, sl
 80166b6:	e783      	b.n	80165c0 <__ssvfiscanf_r+0x238>
 80166b8:	b1cc      	cbz	r4, 80166ee <__ssvfiscanf_r+0x366>
 80166ba:	4654      	mov	r4, sl
 80166bc:	686b      	ldr	r3, [r5, #4]
 80166be:	682a      	ldr	r2, [r5, #0]
 80166c0:	42bb      	cmp	r3, r7
 80166c2:	da0e      	bge.n	80166e2 <__ssvfiscanf_r+0x35a>
 80166c4:	441c      	add	r4, r3
 80166c6:	1aff      	subs	r7, r7, r3
 80166c8:	4413      	add	r3, r2
 80166ca:	602b      	str	r3, [r5, #0]
 80166cc:	4629      	mov	r1, r5
 80166ce:	9803      	ldr	r0, [sp, #12]
 80166d0:	f7ff fe05 	bl	80162de <__ssrefill_r>
 80166d4:	2800      	cmp	r0, #0
 80166d6:	d0f1      	beq.n	80166bc <__ssvfiscanf_r+0x334>
 80166d8:	2c00      	cmp	r4, #0
 80166da:	f43f af17 	beq.w	801650c <__ssvfiscanf_r+0x184>
 80166de:	44a0      	add	r8, r4
 80166e0:	e669      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 80166e2:	1bdb      	subs	r3, r3, r7
 80166e4:	443c      	add	r4, r7
 80166e6:	4417      	add	r7, r2
 80166e8:	606b      	str	r3, [r5, #4]
 80166ea:	602f      	str	r7, [r5, #0]
 80166ec:	e7f7      	b.n	80166de <__ssvfiscanf_r+0x356>
 80166ee:	9500      	str	r5, [sp, #0]
 80166f0:	463b      	mov	r3, r7
 80166f2:	2201      	movs	r2, #1
 80166f4:	6831      	ldr	r1, [r6, #0]
 80166f6:	9803      	ldr	r0, [sp, #12]
 80166f8:	1d34      	adds	r4, r6, #4
 80166fa:	f7ff fe0d 	bl	8016318 <_sfread_r>
 80166fe:	2800      	cmp	r0, #0
 8016700:	f43f af04 	beq.w	801650c <__ssvfiscanf_r+0x184>
 8016704:	4480      	add	r8, r0
 8016706:	9b04      	ldr	r3, [sp, #16]
 8016708:	3301      	adds	r3, #1
 801670a:	9304      	str	r3, [sp, #16]
 801670c:	4626      	mov	r6, r4
 801670e:	e652      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 8016710:	2f00      	cmp	r7, #0
 8016712:	bf08      	it	eq
 8016714:	f04f 37ff 	moveq.w	r7, #4294967295
 8016718:	b1fc      	cbz	r4, 801675a <__ssvfiscanf_r+0x3d2>
 801671a:	2400      	movs	r4, #0
 801671c:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8016720:	682b      	ldr	r3, [r5, #0]
 8016722:	781a      	ldrb	r2, [r3, #0]
 8016724:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8016728:	b932      	cbnz	r2, 8016738 <__ssvfiscanf_r+0x3b0>
 801672a:	2c00      	cmp	r4, #0
 801672c:	d1d7      	bne.n	80166de <__ssvfiscanf_r+0x356>
 801672e:	e6e3      	b.n	80164f8 <__ssvfiscanf_r+0x170>
 8016730:	08010ef1 	.word	0x08010ef1
 8016734:	08016121 	.word	0x08016121
 8016738:	686a      	ldr	r2, [r5, #4]
 801673a:	3401      	adds	r4, #1
 801673c:	3a01      	subs	r2, #1
 801673e:	3301      	adds	r3, #1
 8016740:	42a7      	cmp	r7, r4
 8016742:	606a      	str	r2, [r5, #4]
 8016744:	602b      	str	r3, [r5, #0]
 8016746:	d0ca      	beq.n	80166de <__ssvfiscanf_r+0x356>
 8016748:	2a00      	cmp	r2, #0
 801674a:	dce9      	bgt.n	8016720 <__ssvfiscanf_r+0x398>
 801674c:	4629      	mov	r1, r5
 801674e:	9803      	ldr	r0, [sp, #12]
 8016750:	f7ff fdc5 	bl	80162de <__ssrefill_r>
 8016754:	2800      	cmp	r0, #0
 8016756:	d0e3      	beq.n	8016720 <__ssvfiscanf_r+0x398>
 8016758:	e7c1      	b.n	80166de <__ssvfiscanf_r+0x356>
 801675a:	6834      	ldr	r4, [r6, #0]
 801675c:	f106 0a04 	add.w	sl, r6, #4
 8016760:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 8016764:	4626      	mov	r6, r4
 8016766:	682b      	ldr	r3, [r5, #0]
 8016768:	781a      	ldrb	r2, [r3, #0]
 801676a:	f81b 2002 	ldrb.w	r2, [fp, r2]
 801676e:	b1b2      	cbz	r2, 801679e <__ssvfiscanf_r+0x416>
 8016770:	686a      	ldr	r2, [r5, #4]
 8016772:	3a01      	subs	r2, #1
 8016774:	606a      	str	r2, [r5, #4]
 8016776:	1c5a      	adds	r2, r3, #1
 8016778:	602a      	str	r2, [r5, #0]
 801677a:	781b      	ldrb	r3, [r3, #0]
 801677c:	f806 3b01 	strb.w	r3, [r6], #1
 8016780:	1bbb      	subs	r3, r7, r6
 8016782:	42dc      	cmn	r4, r3
 8016784:	d00b      	beq.n	801679e <__ssvfiscanf_r+0x416>
 8016786:	686b      	ldr	r3, [r5, #4]
 8016788:	2b00      	cmp	r3, #0
 801678a:	dcec      	bgt.n	8016766 <__ssvfiscanf_r+0x3de>
 801678c:	4629      	mov	r1, r5
 801678e:	9803      	ldr	r0, [sp, #12]
 8016790:	f7ff fda5 	bl	80162de <__ssrefill_r>
 8016794:	2800      	cmp	r0, #0
 8016796:	d0e6      	beq.n	8016766 <__ssvfiscanf_r+0x3de>
 8016798:	42b4      	cmp	r4, r6
 801679a:	f43f aeb7 	beq.w	801650c <__ssvfiscanf_r+0x184>
 801679e:	1b34      	subs	r4, r6, r4
 80167a0:	f43f aeaa 	beq.w	80164f8 <__ssvfiscanf_r+0x170>
 80167a4:	2300      	movs	r3, #0
 80167a6:	7033      	strb	r3, [r6, #0]
 80167a8:	9b04      	ldr	r3, [sp, #16]
 80167aa:	3301      	adds	r3, #1
 80167ac:	9304      	str	r3, [sp, #16]
 80167ae:	4656      	mov	r6, sl
 80167b0:	e795      	b.n	80166de <__ssvfiscanf_r+0x356>
 80167b2:	2f00      	cmp	r7, #0
 80167b4:	bf08      	it	eq
 80167b6:	f04f 37ff 	moveq.w	r7, #4294967295
 80167ba:	f01a 0b01 	ands.w	fp, sl, #1
 80167be:	f00a 0410 	and.w	r4, sl, #16
 80167c2:	d06a      	beq.n	801689a <__ssvfiscanf_r+0x512>
 80167c4:	2208      	movs	r2, #8
 80167c6:	2100      	movs	r1, #0
 80167c8:	a80a      	add	r0, sp, #40	; 0x28
 80167ca:	f7f9 f88c 	bl	800f8e6 <memset>
 80167ce:	2c00      	cmp	r4, #0
 80167d0:	d13e      	bne.n	8016850 <__ssvfiscanf_r+0x4c8>
 80167d2:	f8d6 a000 	ldr.w	sl, [r6]
 80167d6:	3604      	adds	r6, #4
 80167d8:	2300      	movs	r3, #0
 80167da:	9307      	str	r3, [sp, #28]
 80167dc:	f7fe fd76 	bl	80152cc <__locale_ctype_ptr>
 80167e0:	682a      	ldr	r2, [r5, #0]
 80167e2:	7812      	ldrb	r2, [r2, #0]
 80167e4:	4410      	add	r0, r2
 80167e6:	7842      	ldrb	r2, [r0, #1]
 80167e8:	0711      	lsls	r1, r2, #28
 80167ea:	d42b      	bmi.n	8016844 <__ssvfiscanf_r+0x4bc>
 80167ec:	9b07      	ldr	r3, [sp, #28]
 80167ee:	b34f      	cbz	r7, 8016844 <__ssvfiscanf_r+0x4bc>
 80167f0:	9307      	str	r3, [sp, #28]
 80167f2:	f7fe fd59 	bl	80152a8 <__locale_mb_cur_max>
 80167f6:	9b07      	ldr	r3, [sp, #28]
 80167f8:	4283      	cmp	r3, r0
 80167fa:	f43f ae87 	beq.w	801650c <__ssvfiscanf_r+0x184>
 80167fe:	682a      	ldr	r2, [r5, #0]
 8016800:	a80c      	add	r0, sp, #48	; 0x30
 8016802:	f812 1b01 	ldrb.w	r1, [r2], #1
 8016806:	54c1      	strb	r1, [r0, r3]
 8016808:	f103 0b01 	add.w	fp, r3, #1
 801680c:	686b      	ldr	r3, [r5, #4]
 801680e:	3b01      	subs	r3, #1
 8016810:	e885 000c 	stmia.w	r5, {r2, r3}
 8016814:	ab0a      	add	r3, sp, #40	; 0x28
 8016816:	9300      	str	r3, [sp, #0]
 8016818:	4602      	mov	r2, r0
 801681a:	465b      	mov	r3, fp
 801681c:	4651      	mov	r1, sl
 801681e:	9803      	ldr	r0, [sp, #12]
 8016820:	f000 fb32 	bl	8016e88 <_mbrtowc_r>
 8016824:	1c43      	adds	r3, r0, #1
 8016826:	f43f ae71 	beq.w	801650c <__ssvfiscanf_r+0x184>
 801682a:	b9a0      	cbnz	r0, 8016856 <__ssvfiscanf_r+0x4ce>
 801682c:	f8ca 0000 	str.w	r0, [sl]
 8016830:	f8da 0000 	ldr.w	r0, [sl]
 8016834:	f000 fb08 	bl	8016e48 <iswspace>
 8016838:	4603      	mov	r3, r0
 801683a:	b1c8      	cbz	r0, 8016870 <__ssvfiscanf_r+0x4e8>
 801683c:	af0c      	add	r7, sp, #48	; 0x30
 801683e:	f1bb 0f00 	cmp.w	fp, #0
 8016842:	d10c      	bne.n	801685e <__ssvfiscanf_r+0x4d6>
 8016844:	2c00      	cmp	r4, #0
 8016846:	f47f adb6 	bne.w	80163b6 <__ssvfiscanf_r+0x2e>
 801684a:	f8ca 4000 	str.w	r4, [sl]
 801684e:	e72e      	b.n	80166ae <__ssvfiscanf_r+0x326>
 8016850:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 8016854:	e7c0      	b.n	80167d8 <__ssvfiscanf_r+0x450>
 8016856:	3002      	adds	r0, #2
 8016858:	d1ea      	bne.n	8016830 <__ssvfiscanf_r+0x4a8>
 801685a:	465b      	mov	r3, fp
 801685c:	e00e      	b.n	801687c <__ssvfiscanf_r+0x4f4>
 801685e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016862:	462a      	mov	r2, r5
 8016864:	f817 100b 	ldrb.w	r1, [r7, fp]
 8016868:	9803      	ldr	r0, [sp, #12]
 801686a:	f7ff fcfb 	bl	8016264 <_sungetc_r>
 801686e:	e7e6      	b.n	801683e <__ssvfiscanf_r+0x4b6>
 8016870:	44d8      	add	r8, fp
 8016872:	3f01      	subs	r7, #1
 8016874:	b914      	cbnz	r4, 801687c <__ssvfiscanf_r+0x4f4>
 8016876:	f10a 0a04 	add.w	sl, sl, #4
 801687a:	4623      	mov	r3, r4
 801687c:	686a      	ldr	r2, [r5, #4]
 801687e:	2a00      	cmp	r2, #0
 8016880:	dcab      	bgt.n	80167da <__ssvfiscanf_r+0x452>
 8016882:	4629      	mov	r1, r5
 8016884:	9803      	ldr	r0, [sp, #12]
 8016886:	9307      	str	r3, [sp, #28]
 8016888:	f7ff fd29 	bl	80162de <__ssrefill_r>
 801688c:	9b07      	ldr	r3, [sp, #28]
 801688e:	2800      	cmp	r0, #0
 8016890:	d0a3      	beq.n	80167da <__ssvfiscanf_r+0x452>
 8016892:	2b00      	cmp	r3, #0
 8016894:	f47f ae3a 	bne.w	801650c <__ssvfiscanf_r+0x184>
 8016898:	e7d4      	b.n	8016844 <__ssvfiscanf_r+0x4bc>
 801689a:	2c00      	cmp	r4, #0
 801689c:	d136      	bne.n	801690c <__ssvfiscanf_r+0x584>
 801689e:	f8d6 a000 	ldr.w	sl, [r6]
 80168a2:	1d34      	adds	r4, r6, #4
 80168a4:	4656      	mov	r6, sl
 80168a6:	f7fe fd11 	bl	80152cc <__locale_ctype_ptr>
 80168aa:	682a      	ldr	r2, [r5, #0]
 80168ac:	7813      	ldrb	r3, [r2, #0]
 80168ae:	4418      	add	r0, r3
 80168b0:	7843      	ldrb	r3, [r0, #1]
 80168b2:	071b      	lsls	r3, r3, #28
 80168b4:	d414      	bmi.n	80168e0 <__ssvfiscanf_r+0x558>
 80168b6:	686b      	ldr	r3, [r5, #4]
 80168b8:	3b01      	subs	r3, #1
 80168ba:	606b      	str	r3, [r5, #4]
 80168bc:	1c53      	adds	r3, r2, #1
 80168be:	602b      	str	r3, [r5, #0]
 80168c0:	7813      	ldrb	r3, [r2, #0]
 80168c2:	f806 3b01 	strb.w	r3, [r6], #1
 80168c6:	1bbb      	subs	r3, r7, r6
 80168c8:	eb1a 0f03 	cmn.w	sl, r3
 80168cc:	d008      	beq.n	80168e0 <__ssvfiscanf_r+0x558>
 80168ce:	686b      	ldr	r3, [r5, #4]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	dce8      	bgt.n	80168a6 <__ssvfiscanf_r+0x51e>
 80168d4:	4629      	mov	r1, r5
 80168d6:	9803      	ldr	r0, [sp, #12]
 80168d8:	f7ff fd01 	bl	80162de <__ssrefill_r>
 80168dc:	2800      	cmp	r0, #0
 80168de:	d0e2      	beq.n	80168a6 <__ssvfiscanf_r+0x51e>
 80168e0:	2300      	movs	r3, #0
 80168e2:	7033      	strb	r3, [r6, #0]
 80168e4:	eba6 060a 	sub.w	r6, r6, sl
 80168e8:	44b0      	add	r8, r6
 80168ea:	e70c      	b.n	8016706 <__ssvfiscanf_r+0x37e>
 80168ec:	686a      	ldr	r2, [r5, #4]
 80168ee:	f10b 0b01 	add.w	fp, fp, #1
 80168f2:	3a01      	subs	r2, #1
 80168f4:	3301      	adds	r3, #1
 80168f6:	455f      	cmp	r7, fp
 80168f8:	606a      	str	r2, [r5, #4]
 80168fa:	602b      	str	r3, [r5, #0]
 80168fc:	d00e      	beq.n	801691c <__ssvfiscanf_r+0x594>
 80168fe:	2a00      	cmp	r2, #0
 8016900:	dc04      	bgt.n	801690c <__ssvfiscanf_r+0x584>
 8016902:	4629      	mov	r1, r5
 8016904:	9803      	ldr	r0, [sp, #12]
 8016906:	f7ff fcea 	bl	80162de <__ssrefill_r>
 801690a:	b938      	cbnz	r0, 801691c <__ssvfiscanf_r+0x594>
 801690c:	f7fe fcde 	bl	80152cc <__locale_ctype_ptr>
 8016910:	682b      	ldr	r3, [r5, #0]
 8016912:	781a      	ldrb	r2, [r3, #0]
 8016914:	4410      	add	r0, r2
 8016916:	7842      	ldrb	r2, [r0, #1]
 8016918:	0712      	lsls	r2, r2, #28
 801691a:	d5e7      	bpl.n	80168ec <__ssvfiscanf_r+0x564>
 801691c:	44d8      	add	r8, fp
 801691e:	e54a      	b.n	80163b6 <__ssvfiscanf_r+0x2e>
 8016920:	1e7b      	subs	r3, r7, #1
 8016922:	2b26      	cmp	r3, #38	; 0x26
 8016924:	bf88      	it	hi
 8016926:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 801692a:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 801692e:	bf8c      	ite	hi
 8016930:	2727      	movhi	r7, #39	; 0x27
 8016932:	2300      	movls	r3, #0
 8016934:	f04f 0b00 	mov.w	fp, #0
 8016938:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 801693c:	6829      	ldr	r1, [r5, #0]
 801693e:	780a      	ldrb	r2, [r1, #0]
 8016940:	2a39      	cmp	r2, #57	; 0x39
 8016942:	d82d      	bhi.n	80169a0 <__ssvfiscanf_r+0x618>
 8016944:	2a38      	cmp	r2, #56	; 0x38
 8016946:	d270      	bcs.n	8016a2a <__ssvfiscanf_r+0x6a2>
 8016948:	2a30      	cmp	r2, #48	; 0x30
 801694a:	d045      	beq.n	80169d8 <__ssvfiscanf_r+0x650>
 801694c:	d867      	bhi.n	8016a1e <__ssvfiscanf_r+0x696>
 801694e:	2a2b      	cmp	r2, #43	; 0x2b
 8016950:	d072      	beq.n	8016a38 <__ssvfiscanf_r+0x6b0>
 8016952:	2a2d      	cmp	r2, #45	; 0x2d
 8016954:	d070      	beq.n	8016a38 <__ssvfiscanf_r+0x6b0>
 8016956:	05e3      	lsls	r3, r4, #23
 8016958:	d50f      	bpl.n	801697a <__ssvfiscanf_r+0x5f2>
 801695a:	ab0c      	add	r3, sp, #48	; 0x30
 801695c:	459a      	cmp	sl, r3
 801695e:	d908      	bls.n	8016972 <__ssvfiscanf_r+0x5ea>
 8016960:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8016964:	9803      	ldr	r0, [sp, #12]
 8016966:	462a      	mov	r2, r5
 8016968:	f7ff fc7c 	bl	8016264 <_sungetc_r>
 801696c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8016970:	46ba      	mov	sl, r7
 8016972:	ab0c      	add	r3, sp, #48	; 0x30
 8016974:	459a      	cmp	sl, r3
 8016976:	f43f adbf 	beq.w	80164f8 <__ssvfiscanf_r+0x170>
 801697a:	f014 0210 	ands.w	r2, r4, #16
 801697e:	f040 8085 	bne.w	8016a8c <__ssvfiscanf_r+0x704>
 8016982:	464b      	mov	r3, r9
 8016984:	a90c      	add	r1, sp, #48	; 0x30
 8016986:	9803      	ldr	r0, [sp, #12]
 8016988:	9f05      	ldr	r7, [sp, #20]
 801698a:	f88a 2000 	strb.w	r2, [sl]
 801698e:	47b8      	blx	r7
 8016990:	f014 0f20 	tst.w	r4, #32
 8016994:	f106 0304 	add.w	r3, r6, #4
 8016998:	d05c      	beq.n	8016a54 <__ssvfiscanf_r+0x6cc>
 801699a:	6832      	ldr	r2, [r6, #0]
 801699c:	6010      	str	r0, [r2, #0]
 801699e:	e05d      	b.n	8016a5c <__ssvfiscanf_r+0x6d4>
 80169a0:	2a58      	cmp	r2, #88	; 0x58
 80169a2:	d00d      	beq.n	80169c0 <__ssvfiscanf_r+0x638>
 80169a4:	d806      	bhi.n	80169b4 <__ssvfiscanf_r+0x62c>
 80169a6:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 80169aa:	2805      	cmp	r0, #5
 80169ac:	d8d3      	bhi.n	8016956 <__ssvfiscanf_r+0x5ce>
 80169ae:	f1b9 0f0a 	cmp.w	r9, #10
 80169b2:	e03f      	b.n	8016a34 <__ssvfiscanf_r+0x6ac>
 80169b4:	2a61      	cmp	r2, #97	; 0x61
 80169b6:	d3ce      	bcc.n	8016956 <__ssvfiscanf_r+0x5ce>
 80169b8:	2a66      	cmp	r2, #102	; 0x66
 80169ba:	d9f8      	bls.n	80169ae <__ssvfiscanf_r+0x626>
 80169bc:	2a78      	cmp	r2, #120	; 0x78
 80169be:	d1ca      	bne.n	8016956 <__ssvfiscanf_r+0x5ce>
 80169c0:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 80169c4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80169c8:	d1c5      	bne.n	8016956 <__ssvfiscanf_r+0x5ce>
 80169ca:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 80169ce:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 80169d2:	f04f 0910 	mov.w	r9, #16
 80169d6:	e00c      	b.n	80169f2 <__ssvfiscanf_r+0x66a>
 80169d8:	0520      	lsls	r0, r4, #20
 80169da:	d50a      	bpl.n	80169f2 <__ssvfiscanf_r+0x66a>
 80169dc:	f1b9 0f00 	cmp.w	r9, #0
 80169e0:	d103      	bne.n	80169ea <__ssvfiscanf_r+0x662>
 80169e2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80169e6:	f04f 0908 	mov.w	r9, #8
 80169ea:	0560      	lsls	r0, r4, #21
 80169ec:	d506      	bpl.n	80169fc <__ssvfiscanf_r+0x674>
 80169ee:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 80169f2:	f88a 2000 	strb.w	r2, [sl]
 80169f6:	f10a 0a01 	add.w	sl, sl, #1
 80169fa:	e006      	b.n	8016a0a <__ssvfiscanf_r+0x682>
 80169fc:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8016a00:	b10b      	cbz	r3, 8016a06 <__ssvfiscanf_r+0x67e>
 8016a02:	3b01      	subs	r3, #1
 8016a04:	3701      	adds	r7, #1
 8016a06:	f10b 0b01 	add.w	fp, fp, #1
 8016a0a:	686a      	ldr	r2, [r5, #4]
 8016a0c:	3a01      	subs	r2, #1
 8016a0e:	2a00      	cmp	r2, #0
 8016a10:	606a      	str	r2, [r5, #4]
 8016a12:	dd16      	ble.n	8016a42 <__ssvfiscanf_r+0x6ba>
 8016a14:	3101      	adds	r1, #1
 8016a16:	6029      	str	r1, [r5, #0]
 8016a18:	3f01      	subs	r7, #1
 8016a1a:	d18f      	bne.n	801693c <__ssvfiscanf_r+0x5b4>
 8016a1c:	e79b      	b.n	8016956 <__ssvfiscanf_r+0x5ce>
 8016a1e:	481f      	ldr	r0, [pc, #124]	; (8016a9c <__ssvfiscanf_r+0x714>)
 8016a20:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8016a24:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8016a28:	e7e3      	b.n	80169f2 <__ssvfiscanf_r+0x66a>
 8016a2a:	481c      	ldr	r0, [pc, #112]	; (8016a9c <__ssvfiscanf_r+0x714>)
 8016a2c:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8016a30:	f1b9 0f08 	cmp.w	r9, #8
 8016a34:	dcf6      	bgt.n	8016a24 <__ssvfiscanf_r+0x69c>
 8016a36:	e78e      	b.n	8016956 <__ssvfiscanf_r+0x5ce>
 8016a38:	0620      	lsls	r0, r4, #24
 8016a3a:	d58c      	bpl.n	8016956 <__ssvfiscanf_r+0x5ce>
 8016a3c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8016a40:	e7d7      	b.n	80169f2 <__ssvfiscanf_r+0x66a>
 8016a42:	4629      	mov	r1, r5
 8016a44:	9803      	ldr	r0, [sp, #12]
 8016a46:	9307      	str	r3, [sp, #28]
 8016a48:	f7ff fc49 	bl	80162de <__ssrefill_r>
 8016a4c:	9b07      	ldr	r3, [sp, #28]
 8016a4e:	2800      	cmp	r0, #0
 8016a50:	d0e2      	beq.n	8016a18 <__ssvfiscanf_r+0x690>
 8016a52:	e780      	b.n	8016956 <__ssvfiscanf_r+0x5ce>
 8016a54:	0767      	lsls	r7, r4, #29
 8016a56:	d503      	bpl.n	8016a60 <__ssvfiscanf_r+0x6d8>
 8016a58:	6832      	ldr	r2, [r6, #0]
 8016a5a:	8010      	strh	r0, [r2, #0]
 8016a5c:	461e      	mov	r6, r3
 8016a5e:	e012      	b.n	8016a86 <__ssvfiscanf_r+0x6fe>
 8016a60:	f014 0201 	ands.w	r2, r4, #1
 8016a64:	d199      	bne.n	801699a <__ssvfiscanf_r+0x612>
 8016a66:	07a1      	lsls	r1, r4, #30
 8016a68:	d597      	bpl.n	801699a <__ssvfiscanf_r+0x612>
 8016a6a:	9b05      	ldr	r3, [sp, #20]
 8016a6c:	9803      	ldr	r0, [sp, #12]
 8016a6e:	4619      	mov	r1, r3
 8016a70:	4b0b      	ldr	r3, [pc, #44]	; (8016aa0 <__ssvfiscanf_r+0x718>)
 8016a72:	4299      	cmp	r1, r3
 8016a74:	464b      	mov	r3, r9
 8016a76:	a90c      	add	r1, sp, #48	; 0x30
 8016a78:	d10d      	bne.n	8016a96 <__ssvfiscanf_r+0x70e>
 8016a7a:	f000 fbc9 	bl	8017210 <_strtoull_r>
 8016a7e:	6833      	ldr	r3, [r6, #0]
 8016a80:	e9c3 0100 	strd	r0, r1, [r3]
 8016a84:	3604      	adds	r6, #4
 8016a86:	9b04      	ldr	r3, [sp, #16]
 8016a88:	3301      	adds	r3, #1
 8016a8a:	9304      	str	r3, [sp, #16]
 8016a8c:	ab0c      	add	r3, sp, #48	; 0x30
 8016a8e:	ebaa 0a03 	sub.w	sl, sl, r3
 8016a92:	44d3      	add	fp, sl
 8016a94:	e742      	b.n	801691c <__ssvfiscanf_r+0x594>
 8016a96:	f000 fb09 	bl	80170ac <_strtoll_r>
 8016a9a:	e7f0      	b.n	8016a7e <__ssvfiscanf_r+0x6f6>
 8016a9c:	08017dc4 	.word	0x08017dc4
 8016aa0:	08016121 	.word	0x08016121

08016aa4 <__submore>:
 8016aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016aa8:	460c      	mov	r4, r1
 8016aaa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016aac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016ab0:	4299      	cmp	r1, r3
 8016ab2:	d11e      	bne.n	8016af2 <__submore+0x4e>
 8016ab4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016ab8:	f7f8 fcfc 	bl	800f4b4 <_malloc_r>
 8016abc:	b918      	cbnz	r0, 8016ac6 <__submore+0x22>
 8016abe:	f04f 30ff 	mov.w	r0, #4294967295
 8016ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016aca:	63a3      	str	r3, [r4, #56]	; 0x38
 8016acc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016ad0:	6360      	str	r0, [r4, #52]	; 0x34
 8016ad2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016ad6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016ada:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016ade:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016ae2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016ae6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016aea:	6020      	str	r0, [r4, #0]
 8016aec:	2000      	movs	r0, #0
 8016aee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016af2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016af4:	0077      	lsls	r7, r6, #1
 8016af6:	463a      	mov	r2, r7
 8016af8:	f7ff f88c 	bl	8015c14 <_realloc_r>
 8016afc:	4605      	mov	r5, r0
 8016afe:	2800      	cmp	r0, #0
 8016b00:	d0dd      	beq.n	8016abe <__submore+0x1a>
 8016b02:	eb00 0806 	add.w	r8, r0, r6
 8016b06:	4601      	mov	r1, r0
 8016b08:	4632      	mov	r2, r6
 8016b0a:	4640      	mov	r0, r8
 8016b0c:	f7f8 fee0 	bl	800f8d0 <memcpy>
 8016b10:	f8c4 8000 	str.w	r8, [r4]
 8016b14:	6365      	str	r5, [r4, #52]	; 0x34
 8016b16:	63a7      	str	r7, [r4, #56]	; 0x38
 8016b18:	e7e8      	b.n	8016aec <__submore+0x48>

08016b1a <__sprint_r>:
 8016b1a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b1e:	6893      	ldr	r3, [r2, #8]
 8016b20:	4680      	mov	r8, r0
 8016b22:	460f      	mov	r7, r1
 8016b24:	4614      	mov	r4, r2
 8016b26:	b91b      	cbnz	r3, 8016b30 <__sprint_r+0x16>
 8016b28:	6053      	str	r3, [r2, #4]
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b30:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8016b32:	049d      	lsls	r5, r3, #18
 8016b34:	d523      	bpl.n	8016b7e <__sprint_r+0x64>
 8016b36:	6815      	ldr	r5, [r2, #0]
 8016b38:	68a0      	ldr	r0, [r4, #8]
 8016b3a:	3508      	adds	r5, #8
 8016b3c:	b920      	cbnz	r0, 8016b48 <__sprint_r+0x2e>
 8016b3e:	2300      	movs	r3, #0
 8016b40:	60a3      	str	r3, [r4, #8]
 8016b42:	6063      	str	r3, [r4, #4]
 8016b44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b48:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8016b4c:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8016b50:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8016b54:	f04f 0900 	mov.w	r9, #0
 8016b58:	45ca      	cmp	sl, r9
 8016b5a:	dc05      	bgt.n	8016b68 <__sprint_r+0x4e>
 8016b5c:	68a3      	ldr	r3, [r4, #8]
 8016b5e:	f026 0603 	bic.w	r6, r6, #3
 8016b62:	1b9e      	subs	r6, r3, r6
 8016b64:	60a6      	str	r6, [r4, #8]
 8016b66:	e7e7      	b.n	8016b38 <__sprint_r+0x1e>
 8016b68:	463a      	mov	r2, r7
 8016b6a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8016b6e:	4640      	mov	r0, r8
 8016b70:	f000 f91f 	bl	8016db2 <_fputwc_r>
 8016b74:	1c43      	adds	r3, r0, #1
 8016b76:	d0e2      	beq.n	8016b3e <__sprint_r+0x24>
 8016b78:	f109 0901 	add.w	r9, r9, #1
 8016b7c:	e7ec      	b.n	8016b58 <__sprint_r+0x3e>
 8016b7e:	f7fd fe11 	bl	80147a4 <__sfvwrite_r>
 8016b82:	e7dc      	b.n	8016b3e <__sprint_r+0x24>

08016b84 <__ascii_wctomb>:
 8016b84:	b149      	cbz	r1, 8016b9a <__ascii_wctomb+0x16>
 8016b86:	2aff      	cmp	r2, #255	; 0xff
 8016b88:	bf85      	ittet	hi
 8016b8a:	238a      	movhi	r3, #138	; 0x8a
 8016b8c:	6003      	strhi	r3, [r0, #0]
 8016b8e:	700a      	strbls	r2, [r1, #0]
 8016b90:	f04f 30ff 	movhi.w	r0, #4294967295
 8016b94:	bf98      	it	ls
 8016b96:	2001      	movls	r0, #1
 8016b98:	4770      	bx	lr
 8016b9a:	4608      	mov	r0, r1
 8016b9c:	4770      	bx	lr
	...

08016ba0 <_write_r>:
 8016ba0:	b538      	push	{r3, r4, r5, lr}
 8016ba2:	4c07      	ldr	r4, [pc, #28]	; (8016bc0 <_write_r+0x20>)
 8016ba4:	4605      	mov	r5, r0
 8016ba6:	4608      	mov	r0, r1
 8016ba8:	4611      	mov	r1, r2
 8016baa:	2200      	movs	r2, #0
 8016bac:	6022      	str	r2, [r4, #0]
 8016bae:	461a      	mov	r2, r3
 8016bb0:	f7f8 faa3 	bl	800f0fa <_write>
 8016bb4:	1c43      	adds	r3, r0, #1
 8016bb6:	d102      	bne.n	8016bbe <_write_r+0x1e>
 8016bb8:	6823      	ldr	r3, [r4, #0]
 8016bba:	b103      	cbz	r3, 8016bbe <_write_r+0x1e>
 8016bbc:	602b      	str	r3, [r5, #0]
 8016bbe:	bd38      	pop	{r3, r4, r5, pc}
 8016bc0:	20003930 	.word	0x20003930

08016bc4 <_calloc_r>:
 8016bc4:	b510      	push	{r4, lr}
 8016bc6:	4351      	muls	r1, r2
 8016bc8:	f7f8 fc74 	bl	800f4b4 <_malloc_r>
 8016bcc:	4604      	mov	r4, r0
 8016bce:	b198      	cbz	r0, 8016bf8 <_calloc_r+0x34>
 8016bd0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016bd4:	f022 0203 	bic.w	r2, r2, #3
 8016bd8:	3a04      	subs	r2, #4
 8016bda:	2a24      	cmp	r2, #36	; 0x24
 8016bdc:	d81b      	bhi.n	8016c16 <_calloc_r+0x52>
 8016bde:	2a13      	cmp	r2, #19
 8016be0:	d917      	bls.n	8016c12 <_calloc_r+0x4e>
 8016be2:	2100      	movs	r1, #0
 8016be4:	2a1b      	cmp	r2, #27
 8016be6:	6001      	str	r1, [r0, #0]
 8016be8:	6041      	str	r1, [r0, #4]
 8016bea:	d807      	bhi.n	8016bfc <_calloc_r+0x38>
 8016bec:	f100 0308 	add.w	r3, r0, #8
 8016bf0:	2200      	movs	r2, #0
 8016bf2:	601a      	str	r2, [r3, #0]
 8016bf4:	605a      	str	r2, [r3, #4]
 8016bf6:	609a      	str	r2, [r3, #8]
 8016bf8:	4620      	mov	r0, r4
 8016bfa:	bd10      	pop	{r4, pc}
 8016bfc:	2a24      	cmp	r2, #36	; 0x24
 8016bfe:	6081      	str	r1, [r0, #8]
 8016c00:	60c1      	str	r1, [r0, #12]
 8016c02:	bf11      	iteee	ne
 8016c04:	f100 0310 	addne.w	r3, r0, #16
 8016c08:	6101      	streq	r1, [r0, #16]
 8016c0a:	f100 0318 	addeq.w	r3, r0, #24
 8016c0e:	6141      	streq	r1, [r0, #20]
 8016c10:	e7ee      	b.n	8016bf0 <_calloc_r+0x2c>
 8016c12:	4603      	mov	r3, r0
 8016c14:	e7ec      	b.n	8016bf0 <_calloc_r+0x2c>
 8016c16:	2100      	movs	r1, #0
 8016c18:	f7f8 fe65 	bl	800f8e6 <memset>
 8016c1c:	e7ec      	b.n	8016bf8 <_calloc_r+0x34>
	...

08016c20 <_close_r>:
 8016c20:	b538      	push	{r3, r4, r5, lr}
 8016c22:	4c06      	ldr	r4, [pc, #24]	; (8016c3c <_close_r+0x1c>)
 8016c24:	2300      	movs	r3, #0
 8016c26:	4605      	mov	r5, r0
 8016c28:	4608      	mov	r0, r1
 8016c2a:	6023      	str	r3, [r4, #0]
 8016c2c:	f7f8 faae 	bl	800f18c <_close>
 8016c30:	1c43      	adds	r3, r0, #1
 8016c32:	d102      	bne.n	8016c3a <_close_r+0x1a>
 8016c34:	6823      	ldr	r3, [r4, #0]
 8016c36:	b103      	cbz	r3, 8016c3a <_close_r+0x1a>
 8016c38:	602b      	str	r3, [r5, #0]
 8016c3a:	bd38      	pop	{r3, r4, r5, pc}
 8016c3c:	20003930 	.word	0x20003930

08016c40 <__env_lock>:
 8016c40:	4801      	ldr	r0, [pc, #4]	; (8016c48 <__env_lock+0x8>)
 8016c42:	f7fe bb64 	b.w	801530e <__retarget_lock_acquire_recursive>
 8016c46:	bf00      	nop
 8016c48:	20003926 	.word	0x20003926

08016c4c <__env_unlock>:
 8016c4c:	4801      	ldr	r0, [pc, #4]	; (8016c54 <__env_unlock+0x8>)
 8016c4e:	f7fe bb60 	b.w	8015312 <__retarget_lock_release_recursive>
 8016c52:	bf00      	nop
 8016c54:	20003926 	.word	0x20003926

08016c58 <_fclose_r>:
 8016c58:	b570      	push	{r4, r5, r6, lr}
 8016c5a:	4605      	mov	r5, r0
 8016c5c:	460c      	mov	r4, r1
 8016c5e:	b911      	cbnz	r1, 8016c66 <_fclose_r+0xe>
 8016c60:	2600      	movs	r6, #0
 8016c62:	4630      	mov	r0, r6
 8016c64:	bd70      	pop	{r4, r5, r6, pc}
 8016c66:	b118      	cbz	r0, 8016c70 <_fclose_r+0x18>
 8016c68:	6983      	ldr	r3, [r0, #24]
 8016c6a:	b90b      	cbnz	r3, 8016c70 <_fclose_r+0x18>
 8016c6c:	f7fd fc08 	bl	8014480 <__sinit>
 8016c70:	4b2c      	ldr	r3, [pc, #176]	; (8016d24 <_fclose_r+0xcc>)
 8016c72:	429c      	cmp	r4, r3
 8016c74:	d114      	bne.n	8016ca0 <_fclose_r+0x48>
 8016c76:	686c      	ldr	r4, [r5, #4]
 8016c78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016c7a:	07d8      	lsls	r0, r3, #31
 8016c7c:	d405      	bmi.n	8016c8a <_fclose_r+0x32>
 8016c7e:	89a3      	ldrh	r3, [r4, #12]
 8016c80:	0599      	lsls	r1, r3, #22
 8016c82:	d402      	bmi.n	8016c8a <_fclose_r+0x32>
 8016c84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016c86:	f7fe fb42 	bl	801530e <__retarget_lock_acquire_recursive>
 8016c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c8e:	b98b      	cbnz	r3, 8016cb4 <_fclose_r+0x5c>
 8016c90:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8016c92:	f016 0601 	ands.w	r6, r6, #1
 8016c96:	d1e3      	bne.n	8016c60 <_fclose_r+0x8>
 8016c98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016c9a:	f7fe fb3a 	bl	8015312 <__retarget_lock_release_recursive>
 8016c9e:	e7e0      	b.n	8016c62 <_fclose_r+0xa>
 8016ca0:	4b21      	ldr	r3, [pc, #132]	; (8016d28 <_fclose_r+0xd0>)
 8016ca2:	429c      	cmp	r4, r3
 8016ca4:	d101      	bne.n	8016caa <_fclose_r+0x52>
 8016ca6:	68ac      	ldr	r4, [r5, #8]
 8016ca8:	e7e6      	b.n	8016c78 <_fclose_r+0x20>
 8016caa:	4b20      	ldr	r3, [pc, #128]	; (8016d2c <_fclose_r+0xd4>)
 8016cac:	429c      	cmp	r4, r3
 8016cae:	bf08      	it	eq
 8016cb0:	68ec      	ldreq	r4, [r5, #12]
 8016cb2:	e7e1      	b.n	8016c78 <_fclose_r+0x20>
 8016cb4:	4621      	mov	r1, r4
 8016cb6:	4628      	mov	r0, r5
 8016cb8:	f7fd fabc 	bl	8014234 <__sflush_r>
 8016cbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016cbe:	4606      	mov	r6, r0
 8016cc0:	b133      	cbz	r3, 8016cd0 <_fclose_r+0x78>
 8016cc2:	6a21      	ldr	r1, [r4, #32]
 8016cc4:	4628      	mov	r0, r5
 8016cc6:	4798      	blx	r3
 8016cc8:	2800      	cmp	r0, #0
 8016cca:	bfb8      	it	lt
 8016ccc:	f04f 36ff 	movlt.w	r6, #4294967295
 8016cd0:	89a3      	ldrh	r3, [r4, #12]
 8016cd2:	061a      	lsls	r2, r3, #24
 8016cd4:	d503      	bpl.n	8016cde <_fclose_r+0x86>
 8016cd6:	6921      	ldr	r1, [r4, #16]
 8016cd8:	4628      	mov	r0, r5
 8016cda:	f7fd fca7 	bl	801462c <_free_r>
 8016cde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016ce0:	b141      	cbz	r1, 8016cf4 <_fclose_r+0x9c>
 8016ce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016ce6:	4299      	cmp	r1, r3
 8016ce8:	d002      	beq.n	8016cf0 <_fclose_r+0x98>
 8016cea:	4628      	mov	r0, r5
 8016cec:	f7fd fc9e 	bl	801462c <_free_r>
 8016cf0:	2300      	movs	r3, #0
 8016cf2:	6363      	str	r3, [r4, #52]	; 0x34
 8016cf4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8016cf6:	b121      	cbz	r1, 8016d02 <_fclose_r+0xaa>
 8016cf8:	4628      	mov	r0, r5
 8016cfa:	f7fd fc97 	bl	801462c <_free_r>
 8016cfe:	2300      	movs	r3, #0
 8016d00:	64a3      	str	r3, [r4, #72]	; 0x48
 8016d02:	f7fd fba5 	bl	8014450 <__sfp_lock_acquire>
 8016d06:	2300      	movs	r3, #0
 8016d08:	81a3      	strh	r3, [r4, #12]
 8016d0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016d0c:	07db      	lsls	r3, r3, #31
 8016d0e:	d402      	bmi.n	8016d16 <_fclose_r+0xbe>
 8016d10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d12:	f7fe fafe 	bl	8015312 <__retarget_lock_release_recursive>
 8016d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d18:	f7fe faf7 	bl	801530a <__retarget_lock_close_recursive>
 8016d1c:	f7fd fb9e 	bl	801445c <__sfp_lock_release>
 8016d20:	e79f      	b.n	8016c62 <_fclose_r+0xa>
 8016d22:	bf00      	nop
 8016d24:	08017c78 	.word	0x08017c78
 8016d28:	08017c98 	.word	0x08017c98
 8016d2c:	08017c58 	.word	0x08017c58

08016d30 <__fputwc>:
 8016d30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016d34:	4680      	mov	r8, r0
 8016d36:	460e      	mov	r6, r1
 8016d38:	4614      	mov	r4, r2
 8016d3a:	f7fe fab5 	bl	80152a8 <__locale_mb_cur_max>
 8016d3e:	2801      	cmp	r0, #1
 8016d40:	d11c      	bne.n	8016d7c <__fputwc+0x4c>
 8016d42:	1e73      	subs	r3, r6, #1
 8016d44:	2bfe      	cmp	r3, #254	; 0xfe
 8016d46:	d819      	bhi.n	8016d7c <__fputwc+0x4c>
 8016d48:	f88d 6004 	strb.w	r6, [sp, #4]
 8016d4c:	4605      	mov	r5, r0
 8016d4e:	2700      	movs	r7, #0
 8016d50:	f10d 0904 	add.w	r9, sp, #4
 8016d54:	42af      	cmp	r7, r5
 8016d56:	d020      	beq.n	8016d9a <__fputwc+0x6a>
 8016d58:	68a3      	ldr	r3, [r4, #8]
 8016d5a:	f817 1009 	ldrb.w	r1, [r7, r9]
 8016d5e:	3b01      	subs	r3, #1
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	60a3      	str	r3, [r4, #8]
 8016d64:	da04      	bge.n	8016d70 <__fputwc+0x40>
 8016d66:	69a2      	ldr	r2, [r4, #24]
 8016d68:	4293      	cmp	r3, r2
 8016d6a:	db1a      	blt.n	8016da2 <__fputwc+0x72>
 8016d6c:	290a      	cmp	r1, #10
 8016d6e:	d018      	beq.n	8016da2 <__fputwc+0x72>
 8016d70:	6823      	ldr	r3, [r4, #0]
 8016d72:	1c5a      	adds	r2, r3, #1
 8016d74:	6022      	str	r2, [r4, #0]
 8016d76:	7019      	strb	r1, [r3, #0]
 8016d78:	3701      	adds	r7, #1
 8016d7a:	e7eb      	b.n	8016d54 <__fputwc+0x24>
 8016d7c:	4632      	mov	r2, r6
 8016d7e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8016d82:	a901      	add	r1, sp, #4
 8016d84:	4640      	mov	r0, r8
 8016d86:	f000 fab3 	bl	80172f0 <_wcrtomb_r>
 8016d8a:	1c42      	adds	r2, r0, #1
 8016d8c:	4605      	mov	r5, r0
 8016d8e:	d1de      	bne.n	8016d4e <__fputwc+0x1e>
 8016d90:	89a3      	ldrh	r3, [r4, #12]
 8016d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d96:	81a3      	strh	r3, [r4, #12]
 8016d98:	4606      	mov	r6, r0
 8016d9a:	4630      	mov	r0, r6
 8016d9c:	b003      	add	sp, #12
 8016d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016da2:	4622      	mov	r2, r4
 8016da4:	4640      	mov	r0, r8
 8016da6:	f000 fa45 	bl	8017234 <__swbuf_r>
 8016daa:	1c43      	adds	r3, r0, #1
 8016dac:	d1e4      	bne.n	8016d78 <__fputwc+0x48>
 8016dae:	4606      	mov	r6, r0
 8016db0:	e7f3      	b.n	8016d9a <__fputwc+0x6a>

08016db2 <_fputwc_r>:
 8016db2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8016db4:	07db      	lsls	r3, r3, #31
 8016db6:	b570      	push	{r4, r5, r6, lr}
 8016db8:	4605      	mov	r5, r0
 8016dba:	460e      	mov	r6, r1
 8016dbc:	4614      	mov	r4, r2
 8016dbe:	d405      	bmi.n	8016dcc <_fputwc_r+0x1a>
 8016dc0:	8993      	ldrh	r3, [r2, #12]
 8016dc2:	0598      	lsls	r0, r3, #22
 8016dc4:	d402      	bmi.n	8016dcc <_fputwc_r+0x1a>
 8016dc6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8016dc8:	f7fe faa1 	bl	801530e <__retarget_lock_acquire_recursive>
 8016dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016dd0:	0499      	lsls	r1, r3, #18
 8016dd2:	d406      	bmi.n	8016de2 <_fputwc_r+0x30>
 8016dd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016dd8:	81a3      	strh	r3, [r4, #12]
 8016dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016ddc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016de0:	6663      	str	r3, [r4, #100]	; 0x64
 8016de2:	4622      	mov	r2, r4
 8016de4:	4628      	mov	r0, r5
 8016de6:	4631      	mov	r1, r6
 8016de8:	f7ff ffa2 	bl	8016d30 <__fputwc>
 8016dec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016dee:	07da      	lsls	r2, r3, #31
 8016df0:	4605      	mov	r5, r0
 8016df2:	d405      	bmi.n	8016e00 <_fputwc_r+0x4e>
 8016df4:	89a3      	ldrh	r3, [r4, #12]
 8016df6:	059b      	lsls	r3, r3, #22
 8016df8:	d402      	bmi.n	8016e00 <_fputwc_r+0x4e>
 8016dfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016dfc:	f7fe fa89 	bl	8015312 <__retarget_lock_release_recursive>
 8016e00:	4628      	mov	r0, r5
 8016e02:	bd70      	pop	{r4, r5, r6, pc}

08016e04 <_fstat_r>:
 8016e04:	b538      	push	{r3, r4, r5, lr}
 8016e06:	4c07      	ldr	r4, [pc, #28]	; (8016e24 <_fstat_r+0x20>)
 8016e08:	2300      	movs	r3, #0
 8016e0a:	4605      	mov	r5, r0
 8016e0c:	4608      	mov	r0, r1
 8016e0e:	4611      	mov	r1, r2
 8016e10:	6023      	str	r3, [r4, #0]
 8016e12:	f7f8 f9c6 	bl	800f1a2 <_fstat>
 8016e16:	1c43      	adds	r3, r0, #1
 8016e18:	d102      	bne.n	8016e20 <_fstat_r+0x1c>
 8016e1a:	6823      	ldr	r3, [r4, #0]
 8016e1c:	b103      	cbz	r3, 8016e20 <_fstat_r+0x1c>
 8016e1e:	602b      	str	r3, [r5, #0]
 8016e20:	bd38      	pop	{r3, r4, r5, pc}
 8016e22:	bf00      	nop
 8016e24:	20003930 	.word	0x20003930

08016e28 <_isatty_r>:
 8016e28:	b538      	push	{r3, r4, r5, lr}
 8016e2a:	4c06      	ldr	r4, [pc, #24]	; (8016e44 <_isatty_r+0x1c>)
 8016e2c:	2300      	movs	r3, #0
 8016e2e:	4605      	mov	r5, r0
 8016e30:	4608      	mov	r0, r1
 8016e32:	6023      	str	r3, [r4, #0]
 8016e34:	f7f8 f9c4 	bl	800f1c0 <_isatty>
 8016e38:	1c43      	adds	r3, r0, #1
 8016e3a:	d102      	bne.n	8016e42 <_isatty_r+0x1a>
 8016e3c:	6823      	ldr	r3, [r4, #0]
 8016e3e:	b103      	cbz	r3, 8016e42 <_isatty_r+0x1a>
 8016e40:	602b      	str	r3, [r5, #0]
 8016e42:	bd38      	pop	{r3, r4, r5, pc}
 8016e44:	20003930 	.word	0x20003930

08016e48 <iswspace>:
 8016e48:	28ff      	cmp	r0, #255	; 0xff
 8016e4a:	b510      	push	{r4, lr}
 8016e4c:	4604      	mov	r4, r0
 8016e4e:	d806      	bhi.n	8016e5e <iswspace+0x16>
 8016e50:	f7fe fa3c 	bl	80152cc <__locale_ctype_ptr>
 8016e54:	4420      	add	r0, r4
 8016e56:	7840      	ldrb	r0, [r0, #1]
 8016e58:	f000 0008 	and.w	r0, r0, #8
 8016e5c:	bd10      	pop	{r4, pc}
 8016e5e:	2000      	movs	r0, #0
 8016e60:	bd10      	pop	{r4, pc}
	...

08016e64 <_lseek_r>:
 8016e64:	b538      	push	{r3, r4, r5, lr}
 8016e66:	4c07      	ldr	r4, [pc, #28]	; (8016e84 <_lseek_r+0x20>)
 8016e68:	4605      	mov	r5, r0
 8016e6a:	4608      	mov	r0, r1
 8016e6c:	4611      	mov	r1, r2
 8016e6e:	2200      	movs	r2, #0
 8016e70:	6022      	str	r2, [r4, #0]
 8016e72:	461a      	mov	r2, r3
 8016e74:	f7f8 f9ae 	bl	800f1d4 <_lseek>
 8016e78:	1c43      	adds	r3, r0, #1
 8016e7a:	d102      	bne.n	8016e82 <_lseek_r+0x1e>
 8016e7c:	6823      	ldr	r3, [r4, #0]
 8016e7e:	b103      	cbz	r3, 8016e82 <_lseek_r+0x1e>
 8016e80:	602b      	str	r3, [r5, #0]
 8016e82:	bd38      	pop	{r3, r4, r5, pc}
 8016e84:	20003930 	.word	0x20003930

08016e88 <_mbrtowc_r>:
 8016e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016e8a:	9d08      	ldr	r5, [sp, #32]
 8016e8c:	4c11      	ldr	r4, [pc, #68]	; (8016ed4 <_mbrtowc_r+0x4c>)
 8016e8e:	4606      	mov	r6, r0
 8016e90:	4617      	mov	r7, r2
 8016e92:	b9a2      	cbnz	r2, 8016ebe <_mbrtowc_r+0x36>
 8016e94:	6823      	ldr	r3, [r4, #0]
 8016e96:	4a10      	ldr	r2, [pc, #64]	; (8016ed8 <_mbrtowc_r+0x50>)
 8016e98:	6a1b      	ldr	r3, [r3, #32]
 8016e9a:	9500      	str	r5, [sp, #0]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	bf08      	it	eq
 8016ea0:	4613      	moveq	r3, r2
 8016ea2:	4a0e      	ldr	r2, [pc, #56]	; (8016edc <_mbrtowc_r+0x54>)
 8016ea4:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 8016ea8:	4639      	mov	r1, r7
 8016eaa:	2301      	movs	r3, #1
 8016eac:	47a0      	blx	r4
 8016eae:	1c43      	adds	r3, r0, #1
 8016eb0:	bf01      	itttt	eq
 8016eb2:	2300      	moveq	r3, #0
 8016eb4:	602b      	streq	r3, [r5, #0]
 8016eb6:	238a      	moveq	r3, #138	; 0x8a
 8016eb8:	6033      	streq	r3, [r6, #0]
 8016eba:	b003      	add	sp, #12
 8016ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ebe:	6824      	ldr	r4, [r4, #0]
 8016ec0:	4f05      	ldr	r7, [pc, #20]	; (8016ed8 <_mbrtowc_r+0x50>)
 8016ec2:	6a24      	ldr	r4, [r4, #32]
 8016ec4:	9500      	str	r5, [sp, #0]
 8016ec6:	2c00      	cmp	r4, #0
 8016ec8:	bf08      	it	eq
 8016eca:	463c      	moveq	r4, r7
 8016ecc:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8016ed0:	e7ec      	b.n	8016eac <_mbrtowc_r+0x24>
 8016ed2:	bf00      	nop
 8016ed4:	20000014 	.word	0x20000014
 8016ed8:	20000560 	.word	0x20000560
 8016edc:	08017b45 	.word	0x08017b45

08016ee0 <_read_r>:
 8016ee0:	b538      	push	{r3, r4, r5, lr}
 8016ee2:	4c07      	ldr	r4, [pc, #28]	; (8016f00 <_read_r+0x20>)
 8016ee4:	4605      	mov	r5, r0
 8016ee6:	4608      	mov	r0, r1
 8016ee8:	4611      	mov	r1, r2
 8016eea:	2200      	movs	r2, #0
 8016eec:	6022      	str	r2, [r4, #0]
 8016eee:	461a      	mov	r2, r3
 8016ef0:	f7f8 f8e6 	bl	800f0c0 <_read>
 8016ef4:	1c43      	adds	r3, r0, #1
 8016ef6:	d102      	bne.n	8016efe <_read_r+0x1e>
 8016ef8:	6823      	ldr	r3, [r4, #0]
 8016efa:	b103      	cbz	r3, 8016efe <_read_r+0x1e>
 8016efc:	602b      	str	r3, [r5, #0]
 8016efe:	bd38      	pop	{r3, r4, r5, pc}
 8016f00:	20003930 	.word	0x20003930

08016f04 <__sccl>:
 8016f04:	b570      	push	{r4, r5, r6, lr}
 8016f06:	780b      	ldrb	r3, [r1, #0]
 8016f08:	2b5e      	cmp	r3, #94	; 0x5e
 8016f0a:	bf13      	iteet	ne
 8016f0c:	1c4a      	addne	r2, r1, #1
 8016f0e:	1c8a      	addeq	r2, r1, #2
 8016f10:	784b      	ldrbeq	r3, [r1, #1]
 8016f12:	2100      	movne	r1, #0
 8016f14:	bf08      	it	eq
 8016f16:	2101      	moveq	r1, #1
 8016f18:	1e44      	subs	r4, r0, #1
 8016f1a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8016f1e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8016f22:	42a5      	cmp	r5, r4
 8016f24:	d1fb      	bne.n	8016f1e <__sccl+0x1a>
 8016f26:	b913      	cbnz	r3, 8016f2e <__sccl+0x2a>
 8016f28:	3a01      	subs	r2, #1
 8016f2a:	4610      	mov	r0, r2
 8016f2c:	bd70      	pop	{r4, r5, r6, pc}
 8016f2e:	f081 0401 	eor.w	r4, r1, #1
 8016f32:	54c4      	strb	r4, [r0, r3]
 8016f34:	4611      	mov	r1, r2
 8016f36:	780d      	ldrb	r5, [r1, #0]
 8016f38:	2d2d      	cmp	r5, #45	; 0x2d
 8016f3a:	f101 0201 	add.w	r2, r1, #1
 8016f3e:	d006      	beq.n	8016f4e <__sccl+0x4a>
 8016f40:	2d5d      	cmp	r5, #93	; 0x5d
 8016f42:	d0f2      	beq.n	8016f2a <__sccl+0x26>
 8016f44:	b90d      	cbnz	r5, 8016f4a <__sccl+0x46>
 8016f46:	460a      	mov	r2, r1
 8016f48:	e7ef      	b.n	8016f2a <__sccl+0x26>
 8016f4a:	462b      	mov	r3, r5
 8016f4c:	e7f1      	b.n	8016f32 <__sccl+0x2e>
 8016f4e:	784e      	ldrb	r6, [r1, #1]
 8016f50:	2e5d      	cmp	r6, #93	; 0x5d
 8016f52:	d0fa      	beq.n	8016f4a <__sccl+0x46>
 8016f54:	42b3      	cmp	r3, r6
 8016f56:	dcf8      	bgt.n	8016f4a <__sccl+0x46>
 8016f58:	3102      	adds	r1, #2
 8016f5a:	3301      	adds	r3, #1
 8016f5c:	429e      	cmp	r6, r3
 8016f5e:	54c4      	strb	r4, [r0, r3]
 8016f60:	dcfb      	bgt.n	8016f5a <__sccl+0x56>
 8016f62:	e7e8      	b.n	8016f36 <__sccl+0x32>

08016f64 <_strtoll_l.isra.0>:
 8016f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f68:	b087      	sub	sp, #28
 8016f6a:	4688      	mov	r8, r1
 8016f6c:	9005      	str	r0, [sp, #20]
 8016f6e:	4693      	mov	fp, r2
 8016f70:	461f      	mov	r7, r3
 8016f72:	4689      	mov	r9, r1
 8016f74:	464d      	mov	r5, r9
 8016f76:	9810      	ldr	r0, [sp, #64]	; 0x40
 8016f78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f7c:	f7fe f9a2 	bl	80152c4 <__locale_ctype_ptr_l>
 8016f80:	4420      	add	r0, r4
 8016f82:	7846      	ldrb	r6, [r0, #1]
 8016f84:	f016 0608 	ands.w	r6, r6, #8
 8016f88:	d10b      	bne.n	8016fa2 <_strtoll_l.isra.0+0x3e>
 8016f8a:	2c2d      	cmp	r4, #45	; 0x2d
 8016f8c:	d10b      	bne.n	8016fa6 <_strtoll_l.isra.0+0x42>
 8016f8e:	782c      	ldrb	r4, [r5, #0]
 8016f90:	2601      	movs	r6, #1
 8016f92:	f109 0502 	add.w	r5, r9, #2
 8016f96:	b167      	cbz	r7, 8016fb2 <_strtoll_l.isra.0+0x4e>
 8016f98:	2f10      	cmp	r7, #16
 8016f9a:	d114      	bne.n	8016fc6 <_strtoll_l.isra.0+0x62>
 8016f9c:	2c30      	cmp	r4, #48	; 0x30
 8016f9e:	d00a      	beq.n	8016fb6 <_strtoll_l.isra.0+0x52>
 8016fa0:	e011      	b.n	8016fc6 <_strtoll_l.isra.0+0x62>
 8016fa2:	46a9      	mov	r9, r5
 8016fa4:	e7e6      	b.n	8016f74 <_strtoll_l.isra.0+0x10>
 8016fa6:	2c2b      	cmp	r4, #43	; 0x2b
 8016fa8:	bf04      	itt	eq
 8016faa:	782c      	ldrbeq	r4, [r5, #0]
 8016fac:	f109 0502 	addeq.w	r5, r9, #2
 8016fb0:	e7f1      	b.n	8016f96 <_strtoll_l.isra.0+0x32>
 8016fb2:	2c30      	cmp	r4, #48	; 0x30
 8016fb4:	d144      	bne.n	8017040 <_strtoll_l.isra.0+0xdc>
 8016fb6:	782b      	ldrb	r3, [r5, #0]
 8016fb8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016fbc:	2b58      	cmp	r3, #88	; 0x58
 8016fbe:	d170      	bne.n	80170a2 <_strtoll_l.isra.0+0x13e>
 8016fc0:	786c      	ldrb	r4, [r5, #1]
 8016fc2:	2710      	movs	r7, #16
 8016fc4:	3502      	adds	r5, #2
 8016fc6:	2e00      	cmp	r6, #0
 8016fc8:	d03c      	beq.n	8017044 <_strtoll_l.isra.0+0xe0>
 8016fca:	f04f 0a00 	mov.w	sl, #0
 8016fce:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8016fd2:	463a      	mov	r2, r7
 8016fd4:	17fb      	asrs	r3, r7, #31
 8016fd6:	4650      	mov	r0, sl
 8016fd8:	4649      	mov	r1, r9
 8016fda:	e9cd 2300 	strd	r2, r3, [sp]
 8016fde:	f7ea f933 	bl	8001248 <__aeabi_uldivmod>
 8016fe2:	17fb      	asrs	r3, r7, #31
 8016fe4:	9204      	str	r2, [sp, #16]
 8016fe6:	4650      	mov	r0, sl
 8016fe8:	463a      	mov	r2, r7
 8016fea:	4649      	mov	r1, r9
 8016fec:	f7ea f92c 	bl	8001248 <__aeabi_uldivmod>
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016ff6:	2000      	movs	r0, #0
 8016ff8:	2100      	movs	r1, #0
 8016ffa:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8016ffe:	2a09      	cmp	r2, #9
 8017000:	d825      	bhi.n	801704e <_strtoll_l.isra.0+0xea>
 8017002:	4614      	mov	r4, r2
 8017004:	42a7      	cmp	r7, r4
 8017006:	dd31      	ble.n	801706c <_strtoll_l.isra.0+0x108>
 8017008:	1c5a      	adds	r2, r3, #1
 801700a:	d016      	beq.n	801703a <_strtoll_l.isra.0+0xd6>
 801700c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017010:	428b      	cmp	r3, r1
 8017012:	bf08      	it	eq
 8017014:	4282      	cmpeq	r2, r0
 8017016:	d326      	bcc.n	8017066 <_strtoll_l.isra.0+0x102>
 8017018:	d102      	bne.n	8017020 <_strtoll_l.isra.0+0xbc>
 801701a:	9b04      	ldr	r3, [sp, #16]
 801701c:	42a3      	cmp	r3, r4
 801701e:	db22      	blt.n	8017066 <_strtoll_l.isra.0+0x102>
 8017020:	9b00      	ldr	r3, [sp, #0]
 8017022:	9a01      	ldr	r2, [sp, #4]
 8017024:	434b      	muls	r3, r1
 8017026:	fb00 3302 	mla	r3, r0, r2, r3
 801702a:	9a00      	ldr	r2, [sp, #0]
 801702c:	fba2 0100 	umull	r0, r1, r2, r0
 8017030:	4419      	add	r1, r3
 8017032:	1900      	adds	r0, r0, r4
 8017034:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8017038:	2301      	movs	r3, #1
 801703a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801703e:	e7dc      	b.n	8016ffa <_strtoll_l.isra.0+0x96>
 8017040:	270a      	movs	r7, #10
 8017042:	e7c0      	b.n	8016fc6 <_strtoll_l.isra.0+0x62>
 8017044:	f04f 3aff 	mov.w	sl, #4294967295
 8017048:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801704c:	e7c1      	b.n	8016fd2 <_strtoll_l.isra.0+0x6e>
 801704e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8017052:	2a19      	cmp	r2, #25
 8017054:	d801      	bhi.n	801705a <_strtoll_l.isra.0+0xf6>
 8017056:	3c37      	subs	r4, #55	; 0x37
 8017058:	e7d4      	b.n	8017004 <_strtoll_l.isra.0+0xa0>
 801705a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 801705e:	2a19      	cmp	r2, #25
 8017060:	d804      	bhi.n	801706c <_strtoll_l.isra.0+0x108>
 8017062:	3c57      	subs	r4, #87	; 0x57
 8017064:	e7ce      	b.n	8017004 <_strtoll_l.isra.0+0xa0>
 8017066:	f04f 33ff 	mov.w	r3, #4294967295
 801706a:	e7e6      	b.n	801703a <_strtoll_l.isra.0+0xd6>
 801706c:	1c5a      	adds	r2, r3, #1
 801706e:	d10a      	bne.n	8017086 <_strtoll_l.isra.0+0x122>
 8017070:	9a05      	ldr	r2, [sp, #20]
 8017072:	2322      	movs	r3, #34	; 0x22
 8017074:	6013      	str	r3, [r2, #0]
 8017076:	4650      	mov	r0, sl
 8017078:	4649      	mov	r1, r9
 801707a:	f1bb 0f00 	cmp.w	fp, #0
 801707e:	d10a      	bne.n	8017096 <_strtoll_l.isra.0+0x132>
 8017080:	b007      	add	sp, #28
 8017082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017086:	b116      	cbz	r6, 801708e <_strtoll_l.isra.0+0x12a>
 8017088:	4240      	negs	r0, r0
 801708a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801708e:	f1bb 0f00 	cmp.w	fp, #0
 8017092:	d0f5      	beq.n	8017080 <_strtoll_l.isra.0+0x11c>
 8017094:	b11b      	cbz	r3, 801709e <_strtoll_l.isra.0+0x13a>
 8017096:	3d01      	subs	r5, #1
 8017098:	f8cb 5000 	str.w	r5, [fp]
 801709c:	e7f0      	b.n	8017080 <_strtoll_l.isra.0+0x11c>
 801709e:	4645      	mov	r5, r8
 80170a0:	e7fa      	b.n	8017098 <_strtoll_l.isra.0+0x134>
 80170a2:	2430      	movs	r4, #48	; 0x30
 80170a4:	2f00      	cmp	r7, #0
 80170a6:	d18e      	bne.n	8016fc6 <_strtoll_l.isra.0+0x62>
 80170a8:	2708      	movs	r7, #8
 80170aa:	e78c      	b.n	8016fc6 <_strtoll_l.isra.0+0x62>

080170ac <_strtoll_r>:
 80170ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80170ae:	4c06      	ldr	r4, [pc, #24]	; (80170c8 <_strtoll_r+0x1c>)
 80170b0:	4d06      	ldr	r5, [pc, #24]	; (80170cc <_strtoll_r+0x20>)
 80170b2:	6824      	ldr	r4, [r4, #0]
 80170b4:	6a24      	ldr	r4, [r4, #32]
 80170b6:	2c00      	cmp	r4, #0
 80170b8:	bf08      	it	eq
 80170ba:	462c      	moveq	r4, r5
 80170bc:	9400      	str	r4, [sp, #0]
 80170be:	f7ff ff51 	bl	8016f64 <_strtoll_l.isra.0>
 80170c2:	b003      	add	sp, #12
 80170c4:	bd30      	pop	{r4, r5, pc}
 80170c6:	bf00      	nop
 80170c8:	20000014 	.word	0x20000014
 80170cc:	20000560 	.word	0x20000560

080170d0 <_strtoull_l.isra.0>:
 80170d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170d4:	b085      	sub	sp, #20
 80170d6:	4688      	mov	r8, r1
 80170d8:	9003      	str	r0, [sp, #12]
 80170da:	4691      	mov	r9, r2
 80170dc:	461f      	mov	r7, r3
 80170de:	468b      	mov	fp, r1
 80170e0:	465d      	mov	r5, fp
 80170e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80170e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80170e8:	f7fe f8ec 	bl	80152c4 <__locale_ctype_ptr_l>
 80170ec:	4420      	add	r0, r4
 80170ee:	7846      	ldrb	r6, [r0, #1]
 80170f0:	f016 0608 	ands.w	r6, r6, #8
 80170f4:	d10b      	bne.n	801710e <_strtoull_l.isra.0+0x3e>
 80170f6:	2c2d      	cmp	r4, #45	; 0x2d
 80170f8:	d10b      	bne.n	8017112 <_strtoull_l.isra.0+0x42>
 80170fa:	782c      	ldrb	r4, [r5, #0]
 80170fc:	2601      	movs	r6, #1
 80170fe:	f10b 0502 	add.w	r5, fp, #2
 8017102:	b167      	cbz	r7, 801711e <_strtoull_l.isra.0+0x4e>
 8017104:	2f10      	cmp	r7, #16
 8017106:	d114      	bne.n	8017132 <_strtoull_l.isra.0+0x62>
 8017108:	2c30      	cmp	r4, #48	; 0x30
 801710a:	d00a      	beq.n	8017122 <_strtoull_l.isra.0+0x52>
 801710c:	e011      	b.n	8017132 <_strtoull_l.isra.0+0x62>
 801710e:	46ab      	mov	fp, r5
 8017110:	e7e6      	b.n	80170e0 <_strtoull_l.isra.0+0x10>
 8017112:	2c2b      	cmp	r4, #43	; 0x2b
 8017114:	bf04      	itt	eq
 8017116:	782c      	ldrbeq	r4, [r5, #0]
 8017118:	f10b 0502 	addeq.w	r5, fp, #2
 801711c:	e7f1      	b.n	8017102 <_strtoull_l.isra.0+0x32>
 801711e:	2c30      	cmp	r4, #48	; 0x30
 8017120:	d141      	bne.n	80171a6 <_strtoull_l.isra.0+0xd6>
 8017122:	782b      	ldrb	r3, [r5, #0]
 8017124:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017128:	2b58      	cmp	r3, #88	; 0x58
 801712a:	d16c      	bne.n	8017206 <_strtoull_l.isra.0+0x136>
 801712c:	786c      	ldrb	r4, [r5, #1]
 801712e:	2710      	movs	r7, #16
 8017130:	3502      	adds	r5, #2
 8017132:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8017136:	463a      	mov	r2, r7
 8017138:	465b      	mov	r3, fp
 801713a:	f04f 30ff 	mov.w	r0, #4294967295
 801713e:	f04f 31ff 	mov.w	r1, #4294967295
 8017142:	f7ea f881 	bl	8001248 <__aeabi_uldivmod>
 8017146:	463a      	mov	r2, r7
 8017148:	e9cd 0100 	strd	r0, r1, [sp]
 801714c:	465b      	mov	r3, fp
 801714e:	f04f 30ff 	mov.w	r0, #4294967295
 8017152:	f04f 31ff 	mov.w	r1, #4294967295
 8017156:	f7ea f877 	bl	8001248 <__aeabi_uldivmod>
 801715a:	46ba      	mov	sl, r7
 801715c:	4694      	mov	ip, r2
 801715e:	2300      	movs	r3, #0
 8017160:	2000      	movs	r0, #0
 8017162:	2100      	movs	r1, #0
 8017164:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8017168:	f1be 0f09 	cmp.w	lr, #9
 801716c:	d81d      	bhi.n	80171aa <_strtoull_l.isra.0+0xda>
 801716e:	4674      	mov	r4, lr
 8017170:	42a7      	cmp	r7, r4
 8017172:	dd2b      	ble.n	80171cc <_strtoull_l.isra.0+0xfc>
 8017174:	2b00      	cmp	r3, #0
 8017176:	db26      	blt.n	80171c6 <_strtoull_l.isra.0+0xf6>
 8017178:	e9dd 2300 	ldrd	r2, r3, [sp]
 801717c:	428b      	cmp	r3, r1
 801717e:	bf08      	it	eq
 8017180:	4282      	cmpeq	r2, r0
 8017182:	d320      	bcc.n	80171c6 <_strtoull_l.isra.0+0xf6>
 8017184:	d101      	bne.n	801718a <_strtoull_l.isra.0+0xba>
 8017186:	45a4      	cmp	ip, r4
 8017188:	db1d      	blt.n	80171c6 <_strtoull_l.isra.0+0xf6>
 801718a:	fb0a f301 	mul.w	r3, sl, r1
 801718e:	fb00 330b 	mla	r3, r0, fp, r3
 8017192:	fbaa 0100 	umull	r0, r1, sl, r0
 8017196:	4419      	add	r1, r3
 8017198:	1900      	adds	r0, r0, r4
 801719a:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 801719e:	2301      	movs	r3, #1
 80171a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80171a4:	e7de      	b.n	8017164 <_strtoull_l.isra.0+0x94>
 80171a6:	270a      	movs	r7, #10
 80171a8:	e7c3      	b.n	8017132 <_strtoull_l.isra.0+0x62>
 80171aa:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80171ae:	f1be 0f19 	cmp.w	lr, #25
 80171b2:	d801      	bhi.n	80171b8 <_strtoull_l.isra.0+0xe8>
 80171b4:	3c37      	subs	r4, #55	; 0x37
 80171b6:	e7db      	b.n	8017170 <_strtoull_l.isra.0+0xa0>
 80171b8:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80171bc:	f1be 0f19 	cmp.w	lr, #25
 80171c0:	d804      	bhi.n	80171cc <_strtoull_l.isra.0+0xfc>
 80171c2:	3c57      	subs	r4, #87	; 0x57
 80171c4:	e7d4      	b.n	8017170 <_strtoull_l.isra.0+0xa0>
 80171c6:	f04f 33ff 	mov.w	r3, #4294967295
 80171ca:	e7e9      	b.n	80171a0 <_strtoull_l.isra.0+0xd0>
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	da0c      	bge.n	80171ea <_strtoull_l.isra.0+0x11a>
 80171d0:	9a03      	ldr	r2, [sp, #12]
 80171d2:	2322      	movs	r3, #34	; 0x22
 80171d4:	6013      	str	r3, [r2, #0]
 80171d6:	f04f 30ff 	mov.w	r0, #4294967295
 80171da:	f04f 31ff 	mov.w	r1, #4294967295
 80171de:	f1b9 0f00 	cmp.w	r9, #0
 80171e2:	d10a      	bne.n	80171fa <_strtoull_l.isra.0+0x12a>
 80171e4:	b005      	add	sp, #20
 80171e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171ea:	b116      	cbz	r6, 80171f2 <_strtoull_l.isra.0+0x122>
 80171ec:	4240      	negs	r0, r0
 80171ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80171f2:	f1b9 0f00 	cmp.w	r9, #0
 80171f6:	d0f5      	beq.n	80171e4 <_strtoull_l.isra.0+0x114>
 80171f8:	b11b      	cbz	r3, 8017202 <_strtoull_l.isra.0+0x132>
 80171fa:	3d01      	subs	r5, #1
 80171fc:	f8c9 5000 	str.w	r5, [r9]
 8017200:	e7f0      	b.n	80171e4 <_strtoull_l.isra.0+0x114>
 8017202:	4645      	mov	r5, r8
 8017204:	e7fa      	b.n	80171fc <_strtoull_l.isra.0+0x12c>
 8017206:	2430      	movs	r4, #48	; 0x30
 8017208:	2f00      	cmp	r7, #0
 801720a:	d192      	bne.n	8017132 <_strtoull_l.isra.0+0x62>
 801720c:	2708      	movs	r7, #8
 801720e:	e790      	b.n	8017132 <_strtoull_l.isra.0+0x62>

08017210 <_strtoull_r>:
 8017210:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017212:	4c06      	ldr	r4, [pc, #24]	; (801722c <_strtoull_r+0x1c>)
 8017214:	4d06      	ldr	r5, [pc, #24]	; (8017230 <_strtoull_r+0x20>)
 8017216:	6824      	ldr	r4, [r4, #0]
 8017218:	6a24      	ldr	r4, [r4, #32]
 801721a:	2c00      	cmp	r4, #0
 801721c:	bf08      	it	eq
 801721e:	462c      	moveq	r4, r5
 8017220:	9400      	str	r4, [sp, #0]
 8017222:	f7ff ff55 	bl	80170d0 <_strtoull_l.isra.0>
 8017226:	b003      	add	sp, #12
 8017228:	bd30      	pop	{r4, r5, pc}
 801722a:	bf00      	nop
 801722c:	20000014 	.word	0x20000014
 8017230:	20000560 	.word	0x20000560

08017234 <__swbuf_r>:
 8017234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017236:	460e      	mov	r6, r1
 8017238:	4614      	mov	r4, r2
 801723a:	4605      	mov	r5, r0
 801723c:	b118      	cbz	r0, 8017246 <__swbuf_r+0x12>
 801723e:	6983      	ldr	r3, [r0, #24]
 8017240:	b90b      	cbnz	r3, 8017246 <__swbuf_r+0x12>
 8017242:	f7fd f91d 	bl	8014480 <__sinit>
 8017246:	4b27      	ldr	r3, [pc, #156]	; (80172e4 <__swbuf_r+0xb0>)
 8017248:	429c      	cmp	r4, r3
 801724a:	d12f      	bne.n	80172ac <__swbuf_r+0x78>
 801724c:	686c      	ldr	r4, [r5, #4]
 801724e:	69a3      	ldr	r3, [r4, #24]
 8017250:	60a3      	str	r3, [r4, #8]
 8017252:	89a3      	ldrh	r3, [r4, #12]
 8017254:	0719      	lsls	r1, r3, #28
 8017256:	d533      	bpl.n	80172c0 <__swbuf_r+0x8c>
 8017258:	6923      	ldr	r3, [r4, #16]
 801725a:	2b00      	cmp	r3, #0
 801725c:	d030      	beq.n	80172c0 <__swbuf_r+0x8c>
 801725e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017262:	b2f6      	uxtb	r6, r6
 8017264:	049a      	lsls	r2, r3, #18
 8017266:	4637      	mov	r7, r6
 8017268:	d534      	bpl.n	80172d4 <__swbuf_r+0xa0>
 801726a:	6923      	ldr	r3, [r4, #16]
 801726c:	6820      	ldr	r0, [r4, #0]
 801726e:	1ac0      	subs	r0, r0, r3
 8017270:	6963      	ldr	r3, [r4, #20]
 8017272:	4298      	cmp	r0, r3
 8017274:	db04      	blt.n	8017280 <__swbuf_r+0x4c>
 8017276:	4621      	mov	r1, r4
 8017278:	4628      	mov	r0, r5
 801727a:	f7fd f86d 	bl	8014358 <_fflush_r>
 801727e:	bb28      	cbnz	r0, 80172cc <__swbuf_r+0x98>
 8017280:	68a3      	ldr	r3, [r4, #8]
 8017282:	3b01      	subs	r3, #1
 8017284:	60a3      	str	r3, [r4, #8]
 8017286:	6823      	ldr	r3, [r4, #0]
 8017288:	1c5a      	adds	r2, r3, #1
 801728a:	6022      	str	r2, [r4, #0]
 801728c:	701e      	strb	r6, [r3, #0]
 801728e:	6963      	ldr	r3, [r4, #20]
 8017290:	3001      	adds	r0, #1
 8017292:	4298      	cmp	r0, r3
 8017294:	d004      	beq.n	80172a0 <__swbuf_r+0x6c>
 8017296:	89a3      	ldrh	r3, [r4, #12]
 8017298:	07db      	lsls	r3, r3, #31
 801729a:	d519      	bpl.n	80172d0 <__swbuf_r+0x9c>
 801729c:	2e0a      	cmp	r6, #10
 801729e:	d117      	bne.n	80172d0 <__swbuf_r+0x9c>
 80172a0:	4621      	mov	r1, r4
 80172a2:	4628      	mov	r0, r5
 80172a4:	f7fd f858 	bl	8014358 <_fflush_r>
 80172a8:	b190      	cbz	r0, 80172d0 <__swbuf_r+0x9c>
 80172aa:	e00f      	b.n	80172cc <__swbuf_r+0x98>
 80172ac:	4b0e      	ldr	r3, [pc, #56]	; (80172e8 <__swbuf_r+0xb4>)
 80172ae:	429c      	cmp	r4, r3
 80172b0:	d101      	bne.n	80172b6 <__swbuf_r+0x82>
 80172b2:	68ac      	ldr	r4, [r5, #8]
 80172b4:	e7cb      	b.n	801724e <__swbuf_r+0x1a>
 80172b6:	4b0d      	ldr	r3, [pc, #52]	; (80172ec <__swbuf_r+0xb8>)
 80172b8:	429c      	cmp	r4, r3
 80172ba:	bf08      	it	eq
 80172bc:	68ec      	ldreq	r4, [r5, #12]
 80172be:	e7c6      	b.n	801724e <__swbuf_r+0x1a>
 80172c0:	4621      	mov	r1, r4
 80172c2:	4628      	mov	r0, r5
 80172c4:	f7fc f8d4 	bl	8013470 <__swsetup_r>
 80172c8:	2800      	cmp	r0, #0
 80172ca:	d0c8      	beq.n	801725e <__swbuf_r+0x2a>
 80172cc:	f04f 37ff 	mov.w	r7, #4294967295
 80172d0:	4638      	mov	r0, r7
 80172d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80172d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80172d8:	81a3      	strh	r3, [r4, #12]
 80172da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80172dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80172e0:	6663      	str	r3, [r4, #100]	; 0x64
 80172e2:	e7c2      	b.n	801726a <__swbuf_r+0x36>
 80172e4:	08017c78 	.word	0x08017c78
 80172e8:	08017c98 	.word	0x08017c98
 80172ec:	08017c58 	.word	0x08017c58

080172f0 <_wcrtomb_r>:
 80172f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80172f2:	4605      	mov	r5, r0
 80172f4:	b085      	sub	sp, #20
 80172f6:	461e      	mov	r6, r3
 80172f8:	460f      	mov	r7, r1
 80172fa:	4c0f      	ldr	r4, [pc, #60]	; (8017338 <_wcrtomb_r+0x48>)
 80172fc:	b991      	cbnz	r1, 8017324 <_wcrtomb_r+0x34>
 80172fe:	6822      	ldr	r2, [r4, #0]
 8017300:	490e      	ldr	r1, [pc, #56]	; (801733c <_wcrtomb_r+0x4c>)
 8017302:	6a12      	ldr	r2, [r2, #32]
 8017304:	2a00      	cmp	r2, #0
 8017306:	bf08      	it	eq
 8017308:	460a      	moveq	r2, r1
 801730a:	a901      	add	r1, sp, #4
 801730c:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8017310:	463a      	mov	r2, r7
 8017312:	47a0      	blx	r4
 8017314:	1c43      	adds	r3, r0, #1
 8017316:	bf01      	itttt	eq
 8017318:	2300      	moveq	r3, #0
 801731a:	6033      	streq	r3, [r6, #0]
 801731c:	238a      	moveq	r3, #138	; 0x8a
 801731e:	602b      	streq	r3, [r5, #0]
 8017320:	b005      	add	sp, #20
 8017322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017324:	6824      	ldr	r4, [r4, #0]
 8017326:	4f05      	ldr	r7, [pc, #20]	; (801733c <_wcrtomb_r+0x4c>)
 8017328:	6a24      	ldr	r4, [r4, #32]
 801732a:	2c00      	cmp	r4, #0
 801732c:	bf08      	it	eq
 801732e:	463c      	moveq	r4, r7
 8017330:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8017334:	e7ed      	b.n	8017312 <_wcrtomb_r+0x22>
 8017336:	bf00      	nop
 8017338:	20000014 	.word	0x20000014
 801733c:	20000560 	.word	0x20000560

08017340 <_gettimeofday>:
 8017340:	4b02      	ldr	r3, [pc, #8]	; (801734c <_gettimeofday+0xc>)
 8017342:	2258      	movs	r2, #88	; 0x58
 8017344:	601a      	str	r2, [r3, #0]
 8017346:	f04f 30ff 	mov.w	r0, #4294967295
 801734a:	4770      	bx	lr
 801734c:	20003930 	.word	0x20003930

08017350 <_init>:
 8017350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017352:	bf00      	nop
 8017354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017356:	bc08      	pop	{r3}
 8017358:	469e      	mov	lr, r3
 801735a:	4770      	bx	lr

0801735c <_fini>:
 801735c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801735e:	bf00      	nop
 8017360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017362:	bc08      	pop	{r3}
 8017364:	469e      	mov	lr, r3
 8017366:	4770      	bx	lr
