    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

; UART_BUART
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; MISO
MISO__0__MASK EQU 0x10
MISO__0__PC EQU CYREG_PRT1_PC4
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 4
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x10
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 4
MISO__SLW EQU CYREG_PRT1_SLW

; MOSI
MOSI__0__MASK EQU 0x80
MOSI__0__PC EQU CYREG_PRT1_PC7
MOSI__0__PORT EQU 1
MOSI__0__SHIFT EQU 7
MOSI__AG EQU CYREG_PRT1_AG
MOSI__AMUX EQU CYREG_PRT1_AMUX
MOSI__BIE EQU CYREG_PRT1_BIE
MOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI__BYP EQU CYREG_PRT1_BYP
MOSI__CTL EQU CYREG_PRT1_CTL
MOSI__DM0 EQU CYREG_PRT1_DM0
MOSI__DM1 EQU CYREG_PRT1_DM1
MOSI__DM2 EQU CYREG_PRT1_DM2
MOSI__DR EQU CYREG_PRT1_DR
MOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI__MASK EQU 0x80
MOSI__PORT EQU 1
MOSI__PRT EQU CYREG_PRT1_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI__PS EQU CYREG_PRT1_PS
MOSI__SHIFT EQU 7
MOSI__SLW EQU CYREG_PRT1_SLW

; SCLK
SCLK__0__MASK EQU 0x40
SCLK__0__PC EQU CYREG_PRT1_PC6
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 6
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x40
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 6
SCLK__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__MASK EQU 0x04
Tx_1__0__PC EQU CYREG_PRT1_PC2
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 2
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x04
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 2
Tx_1__SLW EQU CYREG_PRT1_SLW

; nSS
nSS__0__MASK EQU 0x80
nSS__0__PC EQU CYREG_PRT2_PC7
nSS__0__PORT EQU 2
nSS__0__SHIFT EQU 7
nSS__AG EQU CYREG_PRT2_AG
nSS__AMUX EQU CYREG_PRT2_AMUX
nSS__BIE EQU CYREG_PRT2_BIE
nSS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
nSS__BYP EQU CYREG_PRT2_BYP
nSS__CTL EQU CYREG_PRT2_CTL
nSS__DM0 EQU CYREG_PRT2_DM0
nSS__DM1 EQU CYREG_PRT2_DM1
nSS__DM2 EQU CYREG_PRT2_DM2
nSS__DR EQU CYREG_PRT2_DR
nSS__INP_DIS EQU CYREG_PRT2_INP_DIS
nSS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
nSS__LCD_EN EQU CYREG_PRT2_LCD_EN
nSS__MASK EQU 0x80
nSS__PORT EQU 2
nSS__PRT EQU CYREG_PRT2_PRT
nSS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
nSS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
nSS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
nSS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
nSS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
nSS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
nSS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
nSS__PS EQU CYREG_PRT2_PS
nSS__SHIFT EQU 7
nSS__SLW EQU CYREG_PRT2_SLW

; RST
RST__0__MASK EQU 0x20
RST__0__PC EQU CYREG_PRT1_PC5
RST__0__PORT EQU 1
RST__0__SHIFT EQU 5
RST__AG EQU CYREG_PRT1_AG
RST__AMUX EQU CYREG_PRT1_AMUX
RST__BIE EQU CYREG_PRT1_BIE
RST__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RST__BYP EQU CYREG_PRT1_BYP
RST__CTL EQU CYREG_PRT1_CTL
RST__DM0 EQU CYREG_PRT1_DM0
RST__DM1 EQU CYREG_PRT1_DM1
RST__DM2 EQU CYREG_PRT1_DM2
RST__DR EQU CYREG_PRT1_DR
RST__INP_DIS EQU CYREG_PRT1_INP_DIS
RST__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT1_LCD_EN
RST__MASK EQU 0x20
RST__PORT EQU 1
RST__PRT EQU CYREG_PRT1_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RST__PS EQU CYREG_PRT1_PS
RST__SHIFT EQU 5
RST__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 2
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CyBtldr_Custom_Interface EQU 0
CYDEV_BOOTLOADER_CHECKSUM EQU 0
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 10
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_ES1
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_ES1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU 1
CYDEV_CONFIGURATION_MODE EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DEBUGGING_DPS EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
