##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 30
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz    | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz    | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_I2S/q              | Frequency: 46.81 MHz  | Target: 6.14 MHz    | 
Clock: ClockBlock/ff_div_16   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_17   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_18   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_5    | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1(FFB)           | N/A                   | Target: 12.00 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz    | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz    | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz   | 
Clock: CyHFCLK                | Frequency: 55.16 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz    | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz   | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz   | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz   | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz   | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz    | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz   | 
Clock: SPI_SCBCLK             | N/A                   | Target: 16.00 MHz   | 
Clock: SPI_SCBCLK(FFB)        | N/A                   | Target: 16.00 MHz   | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz    | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           141396      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2704        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -5285         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
Codec_BCLK(0)_PAD    47820         Clk_I2S/q:R             
Codec_DACDAT(0)_PAD  44112         Clk_I2S/q:R             
Codec_LRC(0)_PAD     46530         Clk_I2S/q:R             
Codec_MCLK(0)_PAD    33162         Net_3641/q:R            
Codec_MCLK(0)_PAD    33162         Net_3641/q:F            
LED_BLUE(0)_PAD      13660         ClockBlock/ff_div_17:R  
LED_GREEN(0)_PAD     13470         ClockBlock/ff_div_16:R  
LED_RED(0)_PAD       13790         ClockBlock/ff_div_18:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 46.81 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 141396p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185779

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                       21365
-------------------------------------   ----- 
End-of-path arrival time (ps)           44384
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32299  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2883  35182  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38532  141396  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5852  44384  141396  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         2658  23019  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.16 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2704  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2759   6609   2704  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2704  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2759   6609   2704  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 141396p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185779

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                       21365
-------------------------------------   ----- 
End-of-path arrival time (ps)           44384
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32299  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2883  35182  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38532  141396  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5852  44384  141396  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         2658  23019  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2704  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2759   6609   2704  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4105p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4105  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2628   5208   4105  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2704  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2767   6617   6989  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9967   6989  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2308  12274   6989  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13570  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3684   5164  13570  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 13573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  13573  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   3680   5160  13573  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 13573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  13573  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   3680   5160  13573  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 141396p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185779

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                       21365
-------------------------------------   ----- 
End-of-path arrival time (ps)           44384
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32299  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2883  35182  141396  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  38532  141396  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5852  44384  141396  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         2658  23019  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 144117p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186479

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                       18558
-------------------------------------   ----- 
End-of-path arrival time (ps)           42362
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  33085  144117  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2306  35391  144117  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38741  144117  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    3621  42362  144117  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3359  23719  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 145104p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           37165
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15  11041  37165  145104  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 146849p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                       12316
-------------------------------------   ----- 
End-of-path arrival time (ps)           36121
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  32495  146849  RISE       1
Net_4031_0/main_6                    macrocell18     3626  36121  146849  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 146881p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179595

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        7840
-------------------------------------   ----- 
End-of-path arrival time (ps)           32714
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  26124  146234  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   6590  32714  146881  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 146929p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179595

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        7792
-------------------------------------   ----- 
End-of-path arrival time (ps)           32666
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  26124  145104  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   6542  32666  146929  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147664p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           35391
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  33085  144117  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2306  35391  147664  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 148015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                       12163
-------------------------------------   ----- 
End-of-path arrival time (ps)           35182
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32299  141396  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2883  35182  148015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 148219p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        9177
-------------------------------------   ----- 
End-of-path arrival time (ps)           34051
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   7927  34051  148219  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 149178p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        9003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   7753  33877  149178  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 149178p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        9003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   7753  33877  149178  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 149178p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        9003
-------------------------------------   ----- 
End-of-path arrival time (ps)           33877
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   7753  33877  149178  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3444  23805  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 149781p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        8400
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   7150  33274  149781  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 149781p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        8400
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   7150  33274  149781  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 149781p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        8400
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   7150  33274  149781  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3444  23805  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 149897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8568
-------------------------------------   ----- 
End-of-path arrival time (ps)           32372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25055  149897  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   7318  32372  149897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150515p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8650
-------------------------------------   ----- 
End-of-path arrival time (ps)           32455
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   6540  32455  150515  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 150724p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179595

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5852
-------------------------------------   ----- 
End-of-path arrival time (ps)           28871
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  24269  150371  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4602  28871  150724  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150779p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8386
-------------------------------------   ----- 
End-of-path arrival time (ps)           32190
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   6276  32190  150779  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 150887p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7577
-------------------------------------   ----- 
End-of-path arrival time (ps)           31382
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  25915  150887  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   5467  31382  150887  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151116p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8049
-------------------------------------   ----- 
End-of-path arrival time (ps)           31853
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25915  150887  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   5939  31853  151116  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151127p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8038
-------------------------------------   ----- 
End-of-path arrival time (ps)           31842
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25915  150887  RISE       1
Net_4031_0/main_5              macrocell18   5928  31842  151127  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151256p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        8035
-------------------------------------   ----- 
End-of-path arrival time (ps)           31839
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25915  150887  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   5925  31839  151256  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151309p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7855
-------------------------------------   ----- 
End-of-path arrival time (ps)           31660
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
Net_4031_0/main_0              macrocell18   5745  31660  151309  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151325p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6071
-------------------------------------   ----- 
End-of-path arrival time (ps)           30945
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26124  151325  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   4821  30945  151325  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151477p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7773
-------------------------------------   ----- 
End-of-path arrival time (ps)           31578
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  25055  149897  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   6523  31578  151477  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151558p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6907
-------------------------------------   ----- 
End-of-path arrival time (ps)           30711
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   4797  30711  151558  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151558p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6907
-------------------------------------   ----- 
End-of-path arrival time (ps)           30711
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   4797  30711  151558  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 151672p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182609

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6063
-------------------------------------   ----- 
End-of-path arrival time (ps)           30937
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  26124  151325  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   4813  30937  151672  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151678p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        5717
-------------------------------------   ----- 
End-of-path arrival time (ps)           30591
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26124  151678  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   4467  30591  151678  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151817p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        6734
-------------------------------------   ----- 
End-of-path arrival time (ps)           30453
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  24969  151817  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   5484  30453  151817  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151817p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7348
-------------------------------------   ----- 
End-of-path arrival time (ps)           31152
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
Net_4031_0/main_3              macrocell18   5238  31152  151817  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151823p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7468
-------------------------------------   ----- 
End-of-path arrival time (ps)           31273
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   5358  31273  151823  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151939p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        7352
-------------------------------------   ----- 
End-of-path arrival time (ps)           31156
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   5242  31156  151939  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152018p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        8387
-------------------------------------   ----- 
End-of-path arrival time (ps)           32106
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  24969  151817  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   7137  32106  152018  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152018p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        8387
-------------------------------------   ----- 
End-of-path arrival time (ps)           32106
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  24969  151817  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   7137  32106  152018  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152023p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182609

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        5712
-------------------------------------   ----- 
End-of-path arrival time (ps)           30586
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  26124  151678  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   4462  30586  152023  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152124p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6340
-------------------------------------   ----- 
End-of-path arrival time (ps)           30145
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   4230  30145  152124  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152221p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6944
-------------------------------------   ----- 
End-of-path arrival time (ps)           30749
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   4834  30749  152221  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152233p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6932
-------------------------------------   ----- 
End-of-path arrival time (ps)           30737
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
Net_4031_0/main_1              macrocell18   4822  30737  152233  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152243p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6922
-------------------------------------   ----- 
End-of-path arrival time (ps)           30727
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   4812  30727  152243  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152250p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6914
-------------------------------------   ----- 
End-of-path arrival time (ps)           30719
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
Net_4031_0/main_2              macrocell18   4804  30719  152250  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152361p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        5962
-------------------------------------   ----- 
End-of-path arrival time (ps)           30836
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26124  151325  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   4712  30836  152361  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3586  23946  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152362p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6929
-------------------------------------   ----- 
End-of-path arrival time (ps)           30734
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   4819  30734  152362  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6917
-------------------------------------   ----- 
End-of-path arrival time (ps)           30722
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   4807  30722  152374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152384p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6781
-------------------------------------   ----- 
End-of-path arrival time (ps)           30586
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   4671  30586  152384  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           30578
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   4663  30578  152391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6766
-------------------------------------   ----- 
End-of-path arrival time (ps)           30571
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
Net_4031_0/main_4              macrocell18   4656  30571  152399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152500p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6750
-------------------------------------   ----- 
End-of-path arrival time (ps)           31624
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   5500  31624  152500  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152500p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6750
-------------------------------------   ----- 
End-of-path arrival time (ps)           31624
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  26124  146234  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   5500  31624  152500  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152512p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31612
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   5488  31612  152512  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152512p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        6738
-------------------------------------   ----- 
End-of-path arrival time (ps)           31612
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  26124  145104  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   5488  31612  152512  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152517p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6774
-------------------------------------   ----- 
End-of-path arrival time (ps)           30578
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   4664  30578  152517  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152533p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6758
-------------------------------------   ----- 
End-of-path arrival time (ps)           30563
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   4648  30563  152533  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152756p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5708
-------------------------------------   ----- 
End-of-path arrival time (ps)           29513
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   3598  29513  152756  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 152757p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5708
-------------------------------------   ----- 
End-of-path arrival time (ps)           29513
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
I2S_LRCLK/main_1               macrocell10   3598  29513  152757  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          2658  23019  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152757p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5708
-------------------------------------   ----- 
End-of-path arrival time (ps)           29513
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   3598  29513  152757  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152761p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5704
-------------------------------------   ----- 
End-of-path arrival time (ps)           29509
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   3594  29509  152761  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152771p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5694
-------------------------------------   ----- 
End-of-path arrival time (ps)           29498
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   3584  29498  152771  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 152780p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5684
-------------------------------------   ----- 
End-of-path arrival time (ps)           29489
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   3574  29489  152780  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152780p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5684
-------------------------------------   ----- 
End-of-path arrival time (ps)           29489
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   3574  29489  152780  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152921p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5544
-------------------------------------   ----- 
End-of-path arrival time (ps)           29348
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   3434  29348  152921  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 152932p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5533
-------------------------------------   ----- 
End-of-path arrival time (ps)           29337
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   3423  29337  152932  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152932p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5533
-------------------------------------   ----- 
End-of-path arrival time (ps)           29337
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   3423  29337  152932  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152932p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        5391
-------------------------------------   ----- 
End-of-path arrival time (ps)           30265
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26124  151325  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   4141  30265  152932  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3586  23946  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 153073p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     183225

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        6306
-------------------------------------   ----- 
End-of-path arrival time (ps)           30152
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3485  23845  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25325  153073  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    4826  30152  153073  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153075p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        6261
-------------------------------------   ----- 
End-of-path arrival time (ps)           29980
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  24969  151817  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   5011  29980  153075  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153246p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5219
-------------------------------------   ----- 
End-of-path arrival time (ps)           29024
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   3109  29024  153246  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153254p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5210
-------------------------------------   ----- 
End-of-path arrival time (ps)           29015
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   3100  29015  153254  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153254p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5210
-------------------------------------   ----- 
End-of-path arrival time (ps)           29015
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   3100  29015  153254  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153355p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           30769
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25055  149897  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   5714  30769  153355  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153355p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           30769
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25055  149897  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   5714  30769  153355  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153553p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        5597
-------------------------------------   ----- 
End-of-path arrival time (ps)           29543
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3586  23946  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25426  153553  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   4117  29543  153553  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153659p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        7446
-------------------------------------   ----- 
End-of-path arrival time (ps)           30465
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   6196  30465  153659  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153659p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        7446
-------------------------------------   ----- 
End-of-path arrival time (ps)           30465
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   6196  30465  153659  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 153694p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        4629
-------------------------------------   ----- 
End-of-path arrival time (ps)           29503
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26124  151678  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   3379  29503  153694  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3586  23946  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 153701p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        4622
-------------------------------------   ----- 
End-of-path arrival time (ps)           29496
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26124  151678  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   3372  29496  153701  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3586  23946  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 153740p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6438
-------------------------------------   ----- 
End-of-path arrival time (ps)           29457
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24269  153740  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   5188  29457  153740  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3586  23946  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153781p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        5368
-------------------------------------   ----- 
End-of-path arrival time (ps)           29314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  25196  153781  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   4118  29314  153781  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153819p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5431
-------------------------------------   ----- 
End-of-path arrival time (ps)           28450
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   4181  28450  153819  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153860p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        5349
-------------------------------------   ----- 
End-of-path arrival time (ps)           29195
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3485  23845  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25325  153860  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3869  29195  153860  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153861p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        4563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28408
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25095  153861  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   3313  28408  153861  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153918p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6118
-------------------------------------   ----- 
End-of-path arrival time (ps)           29137
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   4868  29137  153918  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153918p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6118
-------------------------------------   ----- 
End-of-path arrival time (ps)           29137
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   4868  29137  153918  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 153918p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6118
-------------------------------------   ----- 
End-of-path arrival time (ps)           29137
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2658  23019  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  24269  150371  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   4868  29137  153918  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3444  23805  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153959p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5205
-------------------------------------   ----- 
End-of-path arrival time (ps)           29010
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  25055  153959  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   3955  29010  153959  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154053p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        6226
-------------------------------------   ----- 
End-of-path arrival time (ps)           30071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25095  153861  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   4976  30071  154053  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154053p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        6226
-------------------------------------   ----- 
End-of-path arrival time (ps)           30071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25095  153861  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   4976  30071  154053  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154312p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5866
-------------------------------------   ----- 
End-of-path arrival time (ps)           28885
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24269  153740  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   4616  28885  154312  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3586  23946  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154330p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        4094
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3485  23845  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  25095  154330  RISE       1
I2S_LRCLK/main_0    macrocell10   2844  27939  154330  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          2658  23019  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154462p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        4662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28507
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3485  23845  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25325  153073  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   3182  28507  154462  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154466p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        4784
-------------------------------------   ----- 
End-of-path arrival time (ps)           28589
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   2674  28589  154466  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3444  23805  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154473p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29651
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   3736  29651  154473  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154473p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29651
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   3736  29651  154473  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154493p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           29631
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   3717  29631  154493  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154493p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           29631
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25915  152221  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   3717  29631  154493  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154493p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5826
-------------------------------------   ----- 
End-of-path arrival time (ps)           29631
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   3716  29631  154493  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154493p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5826
-------------------------------------   ----- 
End-of-path arrival time (ps)           29631
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   3716  29631  154493  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154511p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5808
-------------------------------------   ----- 
End-of-path arrival time (ps)           29613
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   3698  29613  154511  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154511p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5808
-------------------------------------   ----- 
End-of-path arrival time (ps)           29613
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25915  152243  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   3698  29613  154511  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154580p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           28389
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  24969  154580  RISE       1
Net_4031_0/main_7  macrocell18   3420  28389  154580  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3359  23719  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154594p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5483
-------------------------------------   ----- 
End-of-path arrival time (ps)           28502
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2658  23019  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  25599  154594  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2903  28502  154594  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           3485  23845  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 154599p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        4651
-------------------------------------   ----- 
End-of-path arrival time (ps)           28497
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3485  23845  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25325  153073  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    3171  28497  154599  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3485  23845  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 154605p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5472
-------------------------------------   ----- 
End-of-path arrival time (ps)           28491
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2658  23019  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  25599  154605  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2892  28491  154605  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           3485  23845  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154626p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        4625
-------------------------------------   ----- 
End-of-path arrival time (ps)           28470
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3485  23845  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25325  153073  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   3145  28470  154626  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154704p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        5474
-------------------------------------   ----- 
End-of-path arrival time (ps)           28492
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2658  23019  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  25599  154704  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2894  28492  154704  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           3586  23946  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154733p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6373
-------------------------------------   ----- 
End-of-path arrival time (ps)           29392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24269  153740  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   5123  29392  154733  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154733p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        6373
-------------------------------------   ----- 
End-of-path arrival time (ps)           29392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24269  153740  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   5123  29392  154733  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154808p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5511
-------------------------------------   ----- 
End-of-path arrival time (ps)           29316
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   3401  29316  154808  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154816p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5504
-------------------------------------   ----- 
End-of-path arrival time (ps)           29309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   3394  29309  154816  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154816p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5504
-------------------------------------   ----- 
End-of-path arrival time (ps)           29309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   3394  29309  154816  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154819p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29306
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   3391  29306  154819  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154819p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5501
-------------------------------------   ----- 
End-of-path arrival time (ps)           29306
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25915  152391  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   3391  29306  154819  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154824p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5496
-------------------------------------   ----- 
End-of-path arrival time (ps)           29300
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   3386  29300  154824  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154824p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5496
-------------------------------------   ----- 
End-of-path arrival time (ps)           29300
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25915  150779  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   3386  29300  154824  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154829p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5491
-------------------------------------   ----- 
End-of-path arrival time (ps)           29295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   3381  29295  154829  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154829p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5491
-------------------------------------   ----- 
End-of-path arrival time (ps)           29295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25915  152384  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   3381  29295  154829  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155134p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        4117
-------------------------------------   ----- 
End-of-path arrival time (ps)           28063
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3586  23946  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25426  153553  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   2637  28063  155134  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5171
-------------------------------------   ----- 
End-of-path arrival time (ps)           28975
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   3061  28975  155149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5171
-------------------------------------   ----- 
End-of-path arrival time (ps)           28975
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   3061  28975  155149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155162p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5157
-------------------------------------   ----- 
End-of-path arrival time (ps)           28962
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3047  28962  155162  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          4513  24874  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155162p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        5157
-------------------------------------   ----- 
End-of-path arrival time (ps)           28962
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           3444  23805  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25915  150515  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3047  28962  155162  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          4513  24874  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155219p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           27050
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24269  153740  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   2781  27050  155219  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155263p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     182129

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           26866
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  24269  155263  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   2597  26866  155263  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155380p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           27817
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  25196  153781  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2620  27817  155380  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        3733
-------------------------------------   ----- 
End-of-path arrival time (ps)           27578
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3485  23845  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25325  153860  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   2253  27578  155391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155409p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182269

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        3842
-------------------------------------   ----- 
End-of-path arrival time (ps)           26861
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  24269  155263  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2592  26861  155409  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          2658  23019  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155475p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23845
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183096

Launch Clock Arrival Time                       0
+ Clock path delay                      23845
+ Data path delay                        3775
-------------------------------------   ----- 
End-of-path arrival time (ps)           27621
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  25095  153861  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2525  27621  155475  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3485  23845  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155545p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182609

Launch Clock Arrival Time                       0
+ Clock path delay                      23019
+ Data path delay                        4046
-------------------------------------   ----- 
End-of-path arrival time (ps)           27065
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          2658  23019  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  24269  153740  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   2796  27065  155545  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155683p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183055

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        3568
-------------------------------------   ----- 
End-of-path arrival time (ps)           27372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  25055  153959  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2318  27372  155683  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3444  23805  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155701p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23946
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183197

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           27496
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3586  23946  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  25196  149082  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   2299  27496  155701  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          3586  23946  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           28422
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26124  151325  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   2298  28422  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           28422
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26124  151325  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   2298  28422  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155717p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           28407
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26124  151678  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   2284  28407  155717  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155717p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24874
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184124

Launch Clock Arrival Time                       0
+ Clock path delay                      24874
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           28407
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4513  24874  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26124  151678  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   2284  28407  155717  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4513  24874  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155742p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23719
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182969

Launch Clock Arrival Time                       0
+ Clock path delay                      23719
+ Data path delay                        3509
-------------------------------------   ----- 
End-of-path arrival time (ps)           27228
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  24969  151817  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   2259  27228  155742  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3359  23719  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185779

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        5936
-------------------------------------   ----- 
End-of-path arrival time (ps)           29882
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3586  23946  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  25196  149082  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   4686  29882  155897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157681p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23019
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185779

Launch Clock Arrival Time                       0
+ Clock path delay                      23946
+ Data path delay                        4152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28098
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3586  23946  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  25196  157681  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2902  28098  157681  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        2658  23019  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159202p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23805
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186565

Launch Clock Arrival Time                       0
+ Clock path delay                      23805
+ Data path delay                        3559
-------------------------------------   ----- 
End-of-path arrival time (ps)           27363
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3444  23805  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  25055  159202  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2309  27363  159202  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5491   5491  RISE       1
Net_3651/q                                               macrocell5           3350   8841  RISE       1
Net_3641/clock_0                                         macrocell28          2323  11164  RISE       1
Net_3641/q                                               macrocell28          1250  12414  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12414  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6696  19110  RISE       1
Clk_I2S/q                                                macrocell27          1250  20360  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20360  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3444  23805  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

