[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = /usr/local/microchip/Libero_SoC_v2023.1/Libero/lib/modelsimpro/precompiled/vlog/smartfusion2
syncad_vhdl_lib = /usr/local/microchip/Libero_SoC_v2023.1/Libero/lib/actel/syncad_vhdl_lib

postlayout = ../designer/top_sd/simulation/postlayout
IGLOO2 = /usr/local/microchip/Libero_SoC_v2023.1/Libero/lib/modelsimpro/precompiled/vlog/smartfusion2
neorv32 = neorv32
COREAHBLSRAM_LIB = COREAHBLSRAM_LIB
[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
