   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .fpu softvfp
   4              	 .eabi_attribute 20,1
   5              	 .eabi_attribute 21,1
   6              	 .eabi_attribute 23,3
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,6
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .thumb
  14              	 .file "arm_cfft_radix4_f32.c"
  15              	 .text
  16              	.Ltext0:
  17              	 .cfi_sections .debug_frame
  18              	 .global __aeabi_fadd
  19              	 .global __aeabi_fsub
  20              	 .global __aeabi_fmul
  21              	 .section .text.arm_radix4_butterfly_f32,"ax",%progbits
  22              	 .align 2
  23              	 .global arm_radix4_butterfly_f32
  24              	 .thumb
  25              	 .thumb_func
  27              	arm_radix4_butterfly_f32:
  28              	.LFB139:
  29              	 .file 1 "../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c"
   1:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------    
   2:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Copyright (C) 2010-2014 ARM Limited. All rights reserved.    
   3:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *    
   4:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * $Date:        31. July 2014 
   5:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * $Revision: 	V1.4.4  
   6:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *    
   7:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Project: 	    CMSIS DSP Library    
   8:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Title:	    arm_cfft_radix4_f32.c    
   9:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *    
  10:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Description:	Radix-4 Decimation in Frequency CFFT & CIFFT Floating point processing function    
  11:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *    
  12:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *    
  13:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
  14:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *  
  15:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * Redistribution and use in source and binary forms, with or without 
  16:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * modification, are permitted provided that the following conditions
  17:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * are met:
  18:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *   - Redistributions of source code must retain the above copyright
  19:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     notice, this list of conditions and the following disclaimer.
  20:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *   - Redistributions in binary form must reproduce the above copyright
  21:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     notice, this list of conditions and the following disclaimer in
  22:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     the documentation and/or other materials provided with the 
  23:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     distribution.
  24:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *   - Neither the name of ARM LIMITED nor the names of its contributors
  25:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     may be used to endorse or promote products derived from this
  26:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *     software without specific prior written permission.
  27:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** *
  28:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  29:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  30:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  31:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
  32:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  33:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  34:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  35:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  37:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * POSSIBILITY OF SUCH DAMAGE.    
  40:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * -------------------------------------------------------------------- */
  41:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  42:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  43:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  44:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** extern void arm_bitreversal_f32(
  45:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
  46:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftSize,
  47:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t bitRevFactor,
  48:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t * pBitRevTab);
  49:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  50:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /**    
  51:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @ingroup groupTransforms    
  52:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** */
  53:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  54:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------    
  55:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** ** Internal helper function used by the FFTs    
  56:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** ** ------------------------------------------------------------------- */
  57:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  58:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /*    
  59:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief  Core function for the floating-point CFFT butterfly process.   
  60:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc            points to the in-place buffer of floating-point data type.   
  61:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      fftLen           length of the FFT.   
  62:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *pCoef           points to the twiddle coefficient buffer.   
  63:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
  64:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.   
  65:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** */
  66:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  67:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_f32(
  68:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
  69:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
  70:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
  71:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier)
  72:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** {
  30              	 .loc 1 72 0
  31              	 .cfi_startproc
  32              	 
  33              	 
  34 0000 90B5     	 push {r4,r7,lr}
  35              	.LCFI0:
  36              	 .cfi_def_cfa_offset 12
  37              	 .cfi_offset 4,-12
  38              	 .cfi_offset 7,-8
  39              	 .cfi_offset 14,-4
  40 0002 C1B0     	 sub sp,sp,#260
  41              	.LCFI1:
  42              	 .cfi_def_cfa_offset 272
  43 0004 00AF     	 add r7,sp,#0
  44              	.LCFI2:
  45              	 .cfi_def_cfa_register 7
  46 0006 F860     	 str r0,[r7,#12]
  47 0008 7A60     	 str r2,[r7,#4]
  48 000a 1A46     	 mov r2,r3
  49 000c 0B46     	 mov r3,r1
  50 000e 7B81     	 strh r3,[r7,#10]
  51 0010 1346     	 mov r3,r2
  52 0012 3B81     	 strh r3,[r7,#8]
  73:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  74:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t co1, co2, co3, si1, si2, si3;
  75:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t ia1, ia2, ia3;
  76:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t i0, i1, i2, i3;
  77:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t n1, n2, j, k;
  78:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  79:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #ifndef ARM_MATH_CM0_FAMILY_FAMILY
  80:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  81:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M4 and Cortex-M3 */
  82:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  83:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
  84:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
  85:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    Ybminusd;
  86:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
  87:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
  88:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t *ptr1;
  89:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t p0,p1,p2,p3,p4,p5;
  90:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t a0,a1,a2,a3,a4,a5,a6,a7;
  91:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  92:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
  93:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
  53              	 .loc 1 93 0
  54 0014 7B89     	 ldrh r3,[r7,#10]
  55 0016 C7F8F430 	 str r3,[r7,#244]
  94:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
  56              	 .loc 1 94 0
  57 001a D7F8F430 	 ldr r3,[r7,#244]
  58 001e C7F8E430 	 str r3,[r7,#228]
  95:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
  96:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
  97:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2u;
  59              	 .loc 1 97 0
  60 0022 D7F8F430 	 ldr r3,[r7,#244]
  61 0026 9B08     	 lsrs r3,r3,#2
  62 0028 C7F8F430 	 str r3,[r7,#244]
  98:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0u;
  63              	 .loc 1 98 0
  64 002c 0023     	 movs r3,#0
  65 002e C7F8F830 	 str r3,[r7,#248]
  99:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0u;
  66              	 .loc 1 99 0
  67 0032 0023     	 movs r3,#0
  68 0034 C7F8FC30 	 str r3,[r7,#252]
 100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
  69              	 .loc 1 101 0
  70 0038 D7F8F430 	 ldr r3,[r7,#244]
  71 003c C7F8F030 	 str r3,[r7,#240]
  72              	.L2:
 102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
  73              	 .loc 1 108 0 discriminator 1
  74 0040 D7F8F820 	 ldr r2,[r7,#248]
  75 0044 D7F8F430 	 ldr r3,[r7,#244]
  76 0048 1344     	 add r3,r3,r2
  77 004a C7F8E030 	 str r3,[r7,#224]
 109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
  78              	 .loc 1 109 0 discriminator 1
  79 004e D7F8E020 	 ldr r2,[r7,#224]
  80 0052 D7F8F430 	 ldr r3,[r7,#244]
  81 0056 1344     	 add r3,r3,r2
  82 0058 C7F8DC30 	 str r3,[r7,#220]
 110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
  83              	 .loc 1 110 0 discriminator 1
  84 005c D7F8DC20 	 ldr r2,[r7,#220]
  85 0060 D7F8F430 	 ldr r3,[r7,#244]
  86 0064 1344     	 add r3,r3,r2
  87 0066 C7F8D830 	 str r3,[r7,#216]
 111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2u * i0)];
  88              	 .loc 1 112 0 discriminator 1
  89 006a D7F8F830 	 ldr r3,[r7,#248]
  90 006e DB00     	 lsls r3,r3,#3
  91 0070 FA68     	 ldr r2,[r7,#12]
  92 0072 1344     	 add r3,r3,r2
  93 0074 1B68     	 ldr r3,[r3]
  94 0076 C7F8D430 	 str r3,[r7,#212]
 113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2u * i0) + 1u];
  95              	 .loc 1 113 0 discriminator 1
  96 007a D7F8F830 	 ldr r3,[r7,#248]
  97 007e DB00     	 lsls r3,r3,#3
  98 0080 0433     	 adds r3,r3,#4
  99 0082 FA68     	 ldr r2,[r7,#12]
 100 0084 1344     	 add r3,r3,r2
 101 0086 1B68     	 ldr r3,[r3]
 102 0088 C7F8D030 	 str r3,[r7,#208]
 114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2u * i1)];
 103              	 .loc 1 115 0 discriminator 1
 104 008c D7F8E030 	 ldr r3,[r7,#224]
 105 0090 DB00     	 lsls r3,r3,#3
 106 0092 FA68     	 ldr r2,[r7,#12]
 107 0094 1344     	 add r3,r3,r2
 108 0096 1B68     	 ldr r3,[r3]
 109 0098 C7F8CC30 	 str r3,[r7,#204]
 116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2u * i1) + 1u];
 110              	 .loc 1 116 0 discriminator 1
 111 009c D7F8E030 	 ldr r3,[r7,#224]
 112 00a0 DB00     	 lsls r3,r3,#3
 113 00a2 0433     	 adds r3,r3,#4
 114 00a4 FA68     	 ldr r2,[r7,#12]
 115 00a6 1344     	 add r3,r3,r2
 116 00a8 1B68     	 ldr r3,[r3]
 117 00aa C7F8C830 	 str r3,[r7,#200]
 117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2u * i2)];
 118              	 .loc 1 118 0 discriminator 1
 119 00ae D7F8DC30 	 ldr r3,[r7,#220]
 120 00b2 DB00     	 lsls r3,r3,#3
 121 00b4 FA68     	 ldr r2,[r7,#12]
 122 00b6 1344     	 add r3,r3,r2
 123 00b8 1B68     	 ldr r3,[r3]
 124 00ba C7F8C430 	 str r3,[r7,#196]
 119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2u * i2) + 1u];
 125              	 .loc 1 119 0 discriminator 1
 126 00be D7F8DC30 	 ldr r3,[r7,#220]
 127 00c2 DB00     	 lsls r3,r3,#3
 128 00c4 0433     	 adds r3,r3,#4
 129 00c6 FA68     	 ldr r2,[r7,#12]
 130 00c8 1344     	 add r3,r3,r2
 131 00ca 1B68     	 ldr r3,[r3]
 132 00cc C7F8C030 	 str r3,[r7,#192]
 120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2u * i3)];
 133              	 .loc 1 121 0 discriminator 1
 134 00d0 D7F8D830 	 ldr r3,[r7,#216]
 135 00d4 DB00     	 lsls r3,r3,#3
 136 00d6 FA68     	 ldr r2,[r7,#12]
 137 00d8 1344     	 add r3,r3,r2
 138 00da 1B68     	 ldr r3,[r3]
 139 00dc C7F8BC30 	 str r3,[r7,#188]
 122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2u * i3) + 1u];
 140              	 .loc 1 122 0 discriminator 1
 141 00e0 D7F8D830 	 ldr r3,[r7,#216]
 142 00e4 DB00     	 lsls r3,r3,#3
 143 00e6 0433     	 adds r3,r3,#4
 144 00e8 FA68     	 ldr r2,[r7,#12]
 145 00ea 1344     	 add r3,r3,r2
 146 00ec 1B68     	 ldr r3,[r3]
 147 00ee C7F8B830 	 str r3,[r7,#184]
 123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 148              	 .loc 1 125 0 discriminator 1
 149 00f2 D7F8D400 	 ldr r0,[r7,#212]
 150 00f6 D7F8C410 	 ldr r1,[r7,#196]
 151 00fa FFF7FEFF 	 bl __aeabi_fadd
 152 00fe 0346     	 mov r3,r0
 153 0100 C7F8B430 	 str r3,[r7,#180]
 126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 154              	 .loc 1 127 0 discriminator 1
 155 0104 D7F8CC00 	 ldr r0,[r7,#204]
 156 0108 D7F8BC10 	 ldr r1,[r7,#188]
 157 010c FFF7FEFF 	 bl __aeabi_fadd
 158 0110 0346     	 mov r3,r0
 159 0112 C7F8B030 	 str r3,[r7,#176]
 128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 160              	 .loc 1 129 0 discriminator 1
 161 0116 D7F8D000 	 ldr r0,[r7,#208]
 162 011a D7F8C010 	 ldr r1,[r7,#192]
 163 011e FFF7FEFF 	 bl __aeabi_fadd
 164 0122 0346     	 mov r3,r0
 165 0124 C7F8AC30 	 str r3,[r7,#172]
 130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 166              	 .loc 1 131 0 discriminator 1
 167 0128 D7F8C800 	 ldr r0,[r7,#200]
 168 012c D7F8B810 	 ldr r1,[r7,#184]
 169 0130 FFF7FEFF 	 bl __aeabi_fadd
 170 0134 0346     	 mov r3,r0
 171 0136 C7F8A830 	 str r3,[r7,#168]
 132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 172              	 .loc 1 134 0 discriminator 1
 173 013a D7F8FC20 	 ldr r2,[r7,#252]
 174 013e D7F8FC30 	 ldr r3,[r7,#252]
 175 0142 1344     	 add r3,r3,r2
 176 0144 C7F8A430 	 str r3,[r7,#164]
 135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2u];
 177              	 .loc 1 135 0 discriminator 1
 178 0148 D7F8A430 	 ldr r3,[r7,#164]
 179 014c DB00     	 lsls r3,r3,#3
 180 014e 7A68     	 ldr r2,[r7,#4]
 181 0150 1344     	 add r3,r3,r2
 182 0152 1B68     	 ldr r3,[r3]
 183 0154 C7F8A030 	 str r3,[r7,#160]
 136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2u) + 1u];
 184              	 .loc 1 136 0 discriminator 1
 185 0158 D7F8A430 	 ldr r3,[r7,#164]
 186 015c DB00     	 lsls r3,r3,#3
 187 015e 0433     	 adds r3,r3,#4
 188 0160 7A68     	 ldr r2,[r7,#4]
 189 0162 1344     	 add r3,r3,r2
 190 0164 1B68     	 ldr r3,[r3]
 191 0166 C7F89C30 	 str r3,[r7,#156]
 137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 192              	 .loc 1 139 0 discriminator 1
 193 016a D7F8D400 	 ldr r0,[r7,#212]
 194 016e D7F8C410 	 ldr r1,[r7,#196]
 195 0172 FFF7FEFF 	 bl __aeabi_fsub
 196 0176 0346     	 mov r3,r0
 197 0178 C7F89830 	 str r3,[r7,#152]
 140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 198              	 .loc 1 141 0 discriminator 1
 199 017c D7F8CC00 	 ldr r0,[r7,#204]
 200 0180 D7F8BC10 	 ldr r1,[r7,#188]
 201 0184 FFF7FEFF 	 bl __aeabi_fsub
 202 0188 0346     	 mov r3,r0
 203 018a C7F89430 	 str r3,[r7,#148]
 142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 204              	 .loc 1 143 0 discriminator 1
 205 018e D7F8D000 	 ldr r0,[r7,#208]
 206 0192 D7F8C010 	 ldr r1,[r7,#192]
 207 0196 FFF7FEFF 	 bl __aeabi_fsub
 208 019a 0346     	 mov r3,r0
 209 019c C7F89030 	 str r3,[r7,#144]
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 210              	 .loc 1 145 0 discriminator 1
 211 01a0 D7F8C800 	 ldr r0,[r7,#200]
 212 01a4 D7F8B810 	 ldr r1,[r7,#184]
 213 01a8 FFF7FEFF 	 bl __aeabi_fsub
 214 01ac 0346     	 mov r3,r0
 215 01ae C7F88C30 	 str r3,[r7,#140]
 146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 216              	 .loc 1 148 0 discriminator 1
 217 01b2 D7F8F830 	 ldr r3,[r7,#248]
 218 01b6 DB00     	 lsls r3,r3,#3
 219 01b8 FA68     	 ldr r2,[r7,#12]
 220 01ba D418     	 adds r4,r2,r3
 221 01bc D7F8B400 	 ldr r0,[r7,#180]
 222 01c0 D7F8B010 	 ldr r1,[r7,#176]
 223 01c4 FFF7FEFF 	 bl __aeabi_fadd
 224 01c8 0346     	 mov r3,r0
 225 01ca 2360     	 str r3,[r4]
 149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 226              	 .loc 1 150 0 discriminator 1
 227 01cc D7F8F830 	 ldr r3,[r7,#248]
 228 01d0 DB00     	 lsls r3,r3,#3
 229 01d2 0433     	 adds r3,r3,#4
 230 01d4 FA68     	 ldr r2,[r7,#12]
 231 01d6 D418     	 adds r4,r2,r3
 232 01d8 D7F8AC00 	 ldr r0,[r7,#172]
 233 01dc D7F8A810 	 ldr r1,[r7,#168]
 234 01e0 FFF7FEFF 	 bl __aeabi_fadd
 235 01e4 0346     	 mov r3,r0
 236 01e6 2360     	 str r3,[r4]
 151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc + Ybminusd);
 237              	 .loc 1 153 0 discriminator 1
 238 01e8 D7F89800 	 ldr r0,[r7,#152]
 239 01ec D7F88C10 	 ldr r1,[r7,#140]
 240 01f0 FFF7FEFF 	 bl __aeabi_fadd
 241 01f4 0346     	 mov r3,r0
 242 01f6 C7F88830 	 str r3,[r7,#136]
 154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc - Xbminusd);
 243              	 .loc 1 155 0 discriminator 1
 244 01fa D7F89000 	 ldr r0,[r7,#144]
 245 01fe D7F89410 	 ldr r1,[r7,#148]
 246 0202 FFF7FEFF 	 bl __aeabi_fsub
 247 0206 0346     	 mov r3,r0
 248 0208 C7F88430 	 str r3,[r7,#132]
 156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
 157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 249              	 .loc 1 157 0 discriminator 1
 250 020c D7F8B400 	 ldr r0,[r7,#180]
 251 0210 D7F8B010 	 ldr r1,[r7,#176]
 252 0214 FFF7FEFF 	 bl __aeabi_fsub
 253 0218 0346     	 mov r3,r0
 254 021a C7F88030 	 str r3,[r7,#128]
 158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 255              	 .loc 1 159 0 discriminator 1
 256 021e D7F8AC00 	 ldr r0,[r7,#172]
 257 0222 D7F8A810 	 ldr r1,[r7,#168]
 258 0226 FFF7FEFF 	 bl __aeabi_fsub
 259 022a 0346     	 mov r3,r0
 260 022c FB67     	 str r3,[r7,#124]
 160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc - Ybminusd);
 261              	 .loc 1 161 0 discriminator 1
 262 022e D7F89800 	 ldr r0,[r7,#152]
 263 0232 D7F88C10 	 ldr r1,[r7,#140]
 264 0236 FFF7FEFF 	 bl __aeabi_fsub
 265 023a 0346     	 mov r3,r0
 266 023c BB67     	 str r3,[r7,#120]
 162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Xbminusd + Yaminusc);
 267              	 .loc 1 163 0 discriminator 1
 268 023e D7F89400 	 ldr r0,[r7,#148]
 269 0242 D7F89010 	 ldr r1,[r7,#144]
 270 0246 FFF7FEFF 	 bl __aeabi_fadd
 271 024a 0346     	 mov r3,r0
 272 024c 7B67     	 str r3,[r7,#116]
 164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2u];
 273              	 .loc 1 165 0 discriminator 1
 274 024e D7F8FC30 	 ldr r3,[r7,#252]
 275 0252 DB00     	 lsls r3,r3,#3
 276 0254 7A68     	 ldr r2,[r7,#4]
 277 0256 1344     	 add r3,r3,r2
 278 0258 1B68     	 ldr r3,[r3]
 279 025a 3B67     	 str r3,[r7,#112]
 166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2u) + 1u];
 280              	 .loc 1 166 0 discriminator 1
 281 025c D7F8FC30 	 ldr r3,[r7,#252]
 282 0260 DB00     	 lsls r3,r3,#3
 283 0262 0433     	 adds r3,r3,#4
 284 0264 7A68     	 ldr r2,[r7,#4]
 285 0266 1344     	 add r3,r3,r2
 286 0268 1B68     	 ldr r3,[r3]
 287 026a FB66     	 str r3,[r7,#108]
 167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 288              	 .loc 1 169 0 discriminator 1
 289 026c D7F8A420 	 ldr r2,[r7,#164]
 290 0270 D7F8FC30 	 ldr r3,[r7,#252]
 291 0274 1344     	 add r3,r3,r2
 292 0276 BB66     	 str r3,[r7,#104]
 170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2u];
 293              	 .loc 1 170 0 discriminator 1
 294 0278 BB6E     	 ldr r3,[r7,#104]
 295 027a DB00     	 lsls r3,r3,#3
 296 027c 7A68     	 ldr r2,[r7,#4]
 297 027e 1344     	 add r3,r3,r2
 298 0280 1B68     	 ldr r3,[r3]
 299 0282 7B66     	 str r3,[r7,#100]
 171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2u) + 1u];
 300              	 .loc 1 171 0 discriminator 1
 301 0284 BB6E     	 ldr r3,[r7,#104]
 302 0286 DB00     	 lsls r3,r3,#3
 303 0288 0433     	 adds r3,r3,#4
 304 028a 7A68     	 ldr r2,[r7,#4]
 305 028c 1344     	 add r3,r3,r2
 306 028e 1B68     	 ldr r3,[r3]
 307 0290 3B66     	 str r3,[r7,#96]
 172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 308              	 .loc 1 173 0 discriminator 1
 309 0292 D7F88800 	 ldr r0,[r7,#136]
 310 0296 396F     	 ldr r1,[r7,#112]
 311 0298 FFF7FEFF 	 bl __aeabi_fmul
 312 029c 0346     	 mov r3,r0
 313 029e FB65     	 str r3,[r7,#92]
 174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 314              	 .loc 1 174 0 discriminator 1
 315 02a0 D7F88400 	 ldr r0,[r7,#132]
 316 02a4 396F     	 ldr r1,[r7,#112]
 317 02a6 FFF7FEFF 	 bl __aeabi_fmul
 318 02aa 0346     	 mov r3,r0
 319 02ac BB65     	 str r3,[r7,#88]
 175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 320              	 .loc 1 175 0 discriminator 1
 321 02ae D7F88000 	 ldr r0,[r7,#128]
 322 02b2 D7F8A010 	 ldr r1,[r7,#160]
 323 02b6 FFF7FEFF 	 bl __aeabi_fmul
 324 02ba 0346     	 mov r3,r0
 325 02bc 7B65     	 str r3,[r7,#84]
 176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 326              	 .loc 1 176 0 discriminator 1
 327 02be F86F     	 ldr r0,[r7,#124]
 328 02c0 D7F8A010 	 ldr r1,[r7,#160]
 329 02c4 FFF7FEFF 	 bl __aeabi_fmul
 330 02c8 0346     	 mov r3,r0
 331 02ca 3B65     	 str r3,[r7,#80]
 177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 332              	 .loc 1 177 0 discriminator 1
 333 02cc B86F     	 ldr r0,[r7,#120]
 334 02ce 796E     	 ldr r1,[r7,#100]
 335 02d0 FFF7FEFF 	 bl __aeabi_fmul
 336 02d4 0346     	 mov r3,r0
 337 02d6 FB64     	 str r3,[r7,#76]
 178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
 338              	 .loc 1 178 0 discriminator 1
 339 02d8 786F     	 ldr r0,[r7,#116]
 340 02da 796E     	 ldr r1,[r7,#100]
 341 02dc FFF7FEFF 	 bl __aeabi_fmul
 342 02e0 0346     	 mov r3,r0
 343 02e2 BB64     	 str r3,[r7,#72]
 179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          
 180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 344              	 .loc 1 182 0 discriminator 1
 345 02e4 D7F88400 	 ldr r0,[r7,#132]
 346 02e8 F96E     	 ldr r1,[r7,#108]
 347 02ea FFF7FEFF 	 bl __aeabi_fmul
 348 02ee 0346     	 mov r3,r0
 349 02f0 7B64     	 str r3,[r7,#68]
 183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 350              	 .loc 1 185 0 discriminator 1
 351 02f2 D7F88800 	 ldr r0,[r7,#136]
 352 02f6 F96E     	 ldr r1,[r7,#108]
 353 02f8 FFF7FEFF 	 bl __aeabi_fmul
 354 02fc 0346     	 mov r3,r0
 355 02fe 3B64     	 str r3,[r7,#64]
 186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 356              	 .loc 1 188 0 discriminator 1
 357 0300 F86F     	 ldr r0,[r7,#124]
 358 0302 D7F89C10 	 ldr r1,[r7,#156]
 359 0306 FFF7FEFF 	 bl __aeabi_fmul
 360 030a 0346     	 mov r3,r0
 361 030c FB63     	 str r3,[r7,#60]
 189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 362              	 .loc 1 191 0 discriminator 1
 363 030e D7F88000 	 ldr r0,[r7,#128]
 364 0312 D7F89C10 	 ldr r1,[r7,#156]
 365 0316 FFF7FEFF 	 bl __aeabi_fmul
 366 031a 0346     	 mov r3,r0
 367 031c BB63     	 str r3,[r7,#56]
 192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 368              	 .loc 1 194 0 discriminator 1
 369 031e 786F     	 ldr r0,[r7,#116]
 370 0320 396E     	 ldr r1,[r7,#96]
 371 0322 FFF7FEFF 	 bl __aeabi_fmul
 372 0326 0346     	 mov r3,r0
 373 0328 7B63     	 str r3,[r7,#52]
 195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 374              	 .loc 1 197 0 discriminator 1
 375 032a B86F     	 ldr r0,[r7,#120]
 376 032c 396E     	 ldr r1,[r7,#96]
 377 032e FFF7FEFF 	 bl __aeabi_fmul
 378 0332 0346     	 mov r3,r0
 379 0334 3B63     	 str r3,[r7,#48]
 198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       
 199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out += p0;
 380              	 .loc 1 199 0 discriminator 1
 381 0336 F86D     	 ldr r0,[r7,#92]
 382 0338 796C     	 ldr r1,[r7,#68]
 383 033a FFF7FEFF 	 bl __aeabi_fadd
 384 033e 0346     	 mov r3,r0
 385 0340 FB65     	 str r3,[r7,#92]
 200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out -= p1;
 386              	 .loc 1 200 0 discriminator 1
 387 0342 B86D     	 ldr r0,[r7,#88]
 388 0344 396C     	 ldr r1,[r7,#64]
 389 0346 FFF7FEFF 	 bl __aeabi_fsub
 390 034a 0346     	 mov r3,r0
 391 034c BB65     	 str r3,[r7,#88]
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out += p2;
 392              	 .loc 1 201 0 discriminator 1
 393 034e 786D     	 ldr r0,[r7,#84]
 394 0350 F96B     	 ldr r1,[r7,#60]
 395 0352 FFF7FEFF 	 bl __aeabi_fadd
 396 0356 0346     	 mov r3,r0
 397 0358 7B65     	 str r3,[r7,#84]
 202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out -= p3;
 398              	 .loc 1 202 0 discriminator 1
 399 035a 386D     	 ldr r0,[r7,#80]
 400 035c B96B     	 ldr r1,[r7,#56]
 401 035e FFF7FEFF 	 bl __aeabi_fsub
 402 0362 0346     	 mov r3,r0
 403 0364 3B65     	 str r3,[r7,#80]
 203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out += p4;
 404              	 .loc 1 203 0 discriminator 1
 405 0366 F86C     	 ldr r0,[r7,#76]
 406 0368 796B     	 ldr r1,[r7,#52]
 407 036a FFF7FEFF 	 bl __aeabi_fadd
 408 036e 0346     	 mov r3,r0
 409 0370 FB64     	 str r3,[r7,#76]
 204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out -= p5;
 410              	 .loc 1 204 0 discriminator 1
 411 0372 B86C     	 ldr r0,[r7,#72]
 412 0374 396B     	 ldr r1,[r7,#48]
 413 0376 FFF7FEFF 	 bl __aeabi_fsub
 414 037a 0346     	 mov r3,r0
 415 037c BB64     	 str r3,[r7,#72]
 205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 206:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 207:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i1] = Xc12_out;
 416              	 .loc 1 207 0 discriminator 1
 417 037e D7F8E030 	 ldr r3,[r7,#224]
 418 0382 DB00     	 lsls r3,r3,#3
 419 0384 FA68     	 ldr r2,[r7,#12]
 420 0386 1344     	 add r3,r3,r2
 421 0388 7A6D     	 ldr r2,[r7,#84]
 422 038a 1A60     	 str r2,[r3]
 208:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 209:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 210:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i1) + 1u] = Yc12_out;
 423              	 .loc 1 210 0 discriminator 1
 424 038c D7F8E030 	 ldr r3,[r7,#224]
 425 0390 DB00     	 lsls r3,r3,#3
 426 0392 0433     	 adds r3,r3,#4
 427 0394 FA68     	 ldr r2,[r7,#12]
 428 0396 1344     	 add r3,r3,r2
 429 0398 3A6D     	 ldr r2,[r7,#80]
 430 039a 1A60     	 str r2,[r3]
 211:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 212:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 213:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i2] = Xb12_out;
 431              	 .loc 1 213 0 discriminator 1
 432 039c D7F8DC30 	 ldr r3,[r7,#220]
 433 03a0 DB00     	 lsls r3,r3,#3
 434 03a2 FA68     	 ldr r2,[r7,#12]
 435 03a4 1344     	 add r3,r3,r2
 436 03a6 FA6D     	 ldr r2,[r7,#92]
 437 03a8 1A60     	 str r2,[r3]
 214:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 215:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 216:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i2) + 1u] = Yb12_out;
 438              	 .loc 1 216 0 discriminator 1
 439 03aa D7F8DC30 	 ldr r3,[r7,#220]
 440 03ae DB00     	 lsls r3,r3,#3
 441 03b0 0433     	 adds r3,r3,#4
 442 03b2 FA68     	 ldr r2,[r7,#12]
 443 03b4 1344     	 add r3,r3,r2
 444 03b6 BA6D     	 ldr r2,[r7,#88]
 445 03b8 1A60     	 str r2,[r3]
 217:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 218:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 219:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i3] = Xd12_out;
 446              	 .loc 1 219 0 discriminator 1
 447 03ba D7F8D830 	 ldr r3,[r7,#216]
 448 03be DB00     	 lsls r3,r3,#3
 449 03c0 FA68     	 ldr r2,[r7,#12]
 450 03c2 1344     	 add r3,r3,r2
 451 03c4 FA6C     	 ldr r2,[r7,#76]
 452 03c6 1A60     	 str r2,[r3]
 220:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 221:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 222:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i3) + 1u] = Yd12_out;
 453              	 .loc 1 222 0 discriminator 1
 454 03c8 D7F8D830 	 ldr r3,[r7,#216]
 455 03cc DB00     	 lsls r3,r3,#3
 456 03ce 0433     	 adds r3,r3,#4
 457 03d0 FA68     	 ldr r2,[r7,#12]
 458 03d2 1344     	 add r3,r3,r2
 459 03d4 BA6C     	 ldr r2,[r7,#72]
 460 03d6 1A60     	 str r2,[r3]
 223:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 224:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 += twidCoefModifier;
 461              	 .loc 1 225 0 discriminator 1
 462 03d8 3B89     	 ldrh r3,[r7,#8]
 463 03da D7F8FC20 	 ldr r2,[r7,#252]
 464 03de 1344     	 add r3,r3,r2
 465 03e0 C7F8FC30 	 str r3,[r7,#252]
 226:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 227:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 228:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i0++;
 466              	 .loc 1 228 0 discriminator 1
 467 03e4 D7F8F830 	 ldr r3,[r7,#248]
 468 03e8 0133     	 adds r3,r3,#1
 469 03ea C7F8F830 	 str r3,[r7,#248]
 229:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 230:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 231:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    while(--j);
 470              	 .loc 1 231 0 discriminator 1
 471 03ee D7F8F030 	 ldr r3,[r7,#240]
 472 03f2 013B     	 subs r3,r3,#1
 473 03f4 C7F8F030 	 str r3,[r7,#240]
 474 03f8 D7F8F030 	 ldr r3,[r7,#240]
 475 03fc 002B     	 cmp r3,#0
 476 03fe 7FF41FAE 	 bne .L2
 232:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 233:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2u;
 477              	 .loc 1 233 0
 478 0402 3B89     	 ldrh r3,[r7,#8]
 479 0404 9B00     	 lsls r3,r3,#2
 480 0406 3B81     	 strh r3,[r7,#8]
 234:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 481              	 .loc 1 236 0
 482 0408 7B89     	 ldrh r3,[r7,#10]
 483 040a 9B08     	 lsrs r3,r3,#2
 484 040c 9BB2     	 uxth r3,r3
 485 040e C7F8EC30 	 str r3,[r7,#236]
 486 0412 06E2     	 b .L3
 487              	.L6:
 237:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 239:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 488              	 .loc 1 239 0
 489 0414 D7F8F430 	 ldr r3,[r7,#244]
 490 0418 C7F8E430 	 str r3,[r7,#228]
 240:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2u;
 491              	 .loc 1 240 0
 492 041c D7F8F430 	 ldr r3,[r7,#244]
 493 0420 9B08     	 lsrs r3,r3,#2
 494 0422 C7F8F430 	 str r3,[r7,#244]
 241:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0u;
 495              	 .loc 1 241 0
 496 0426 0023     	 movs r3,#0
 497 0428 C7F8FC30 	 str r3,[r7,#252]
 242:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 243:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 244:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 498              	 .loc 1 244 0
 499 042c 0023     	 movs r3,#0
 500 042e C7F8F030 	 str r3,[r7,#240]
 501              	.L5:
 245:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 246:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 247:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 248:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 502              	 .loc 1 248 0
 503 0432 D7F8FC20 	 ldr r2,[r7,#252]
 504 0436 D7F8FC30 	 ldr r3,[r7,#252]
 505 043a 1344     	 add r3,r3,r2
 506 043c C7F8A430 	 str r3,[r7,#164]
 249:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 507              	 .loc 1 249 0
 508 0440 D7F8A420 	 ldr r2,[r7,#164]
 509 0444 D7F8FC30 	 ldr r3,[r7,#252]
 510 0448 1344     	 add r3,r3,r2
 511 044a BB66     	 str r3,[r7,#104]
 250:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2u];
 512              	 .loc 1 250 0
 513 044c D7F8FC30 	 ldr r3,[r7,#252]
 514 0450 DB00     	 lsls r3,r3,#3
 515 0452 7A68     	 ldr r2,[r7,#4]
 516 0454 1344     	 add r3,r3,r2
 517 0456 1B68     	 ldr r3,[r3]
 518 0458 3B67     	 str r3,[r7,#112]
 251:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2u) + 1u];
 519              	 .loc 1 251 0
 520 045a D7F8FC30 	 ldr r3,[r7,#252]
 521 045e DB00     	 lsls r3,r3,#3
 522 0460 0433     	 adds r3,r3,#4
 523 0462 7A68     	 ldr r2,[r7,#4]
 524 0464 1344     	 add r3,r3,r2
 525 0466 1B68     	 ldr r3,[r3]
 526 0468 FB66     	 str r3,[r7,#108]
 252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2u];
 527              	 .loc 1 252 0
 528 046a D7F8A430 	 ldr r3,[r7,#164]
 529 046e DB00     	 lsls r3,r3,#3
 530 0470 7A68     	 ldr r2,[r7,#4]
 531 0472 1344     	 add r3,r3,r2
 532 0474 1B68     	 ldr r3,[r3]
 533 0476 C7F8A030 	 str r3,[r7,#160]
 253:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2u) + 1u];
 534              	 .loc 1 253 0
 535 047a D7F8A430 	 ldr r3,[r7,#164]
 536 047e DB00     	 lsls r3,r3,#3
 537 0480 0433     	 adds r3,r3,#4
 538 0482 7A68     	 ldr r2,[r7,#4]
 539 0484 1344     	 add r3,r3,r2
 540 0486 1B68     	 ldr r3,[r3]
 541 0488 C7F89C30 	 str r3,[r7,#156]
 254:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2u];
 542              	 .loc 1 254 0
 543 048c BB6E     	 ldr r3,[r7,#104]
 544 048e DB00     	 lsls r3,r3,#3
 545 0490 7A68     	 ldr r2,[r7,#4]
 546 0492 1344     	 add r3,r3,r2
 547 0494 1B68     	 ldr r3,[r3]
 548 0496 7B66     	 str r3,[r7,#100]
 255:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2u) + 1u];
 549              	 .loc 1 255 0
 550 0498 BB6E     	 ldr r3,[r7,#104]
 551 049a DB00     	 lsls r3,r3,#3
 552 049c 0433     	 adds r3,r3,#4
 553 049e 7A68     	 ldr r2,[r7,#4]
 554 04a0 1344     	 add r3,r3,r2
 555 04a2 1B68     	 ldr r3,[r3]
 556 04a4 3B66     	 str r3,[r7,#96]
 256:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 257:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 258:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 += twidCoefModifier;
 557              	 .loc 1 258 0
 558 04a6 3B89     	 ldrh r3,[r7,#8]
 559 04a8 D7F8FC20 	 ldr r2,[r7,#252]
 560 04ac 1344     	 add r3,r3,r2
 561 04ae C7F8FC30 	 str r3,[r7,#252]
 259:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       
 260:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 562              	 .loc 1 260 0
 563 04b2 D7F8F030 	 ldr r3,[r7,#240]
 564 04b6 C7F8F830 	 str r3,[r7,#248]
 565              	.L4:
 261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 262:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 263:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 264:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 265:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 566              	 .loc 1 265 0 discriminator 1
 567 04ba D7F8F820 	 ldr r2,[r7,#248]
 568 04be D7F8F430 	 ldr r3,[r7,#244]
 569 04c2 1344     	 add r3,r3,r2
 570 04c4 C7F8E030 	 str r3,[r7,#224]
 266:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 571              	 .loc 1 266 0 discriminator 1
 572 04c8 D7F8E020 	 ldr r2,[r7,#224]
 573 04cc D7F8F430 	 ldr r3,[r7,#244]
 574 04d0 1344     	 add r3,r3,r2
 575 04d2 C7F8DC30 	 str r3,[r7,#220]
 267:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 576              	 .loc 1 267 0 discriminator 1
 577 04d6 D7F8DC20 	 ldr r2,[r7,#220]
 578 04da D7F8F430 	 ldr r3,[r7,#244]
 579 04de 1344     	 add r3,r3,r2
 580 04e0 C7F8D830 	 str r3,[r7,#216]
 268:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 269:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2u * i0)];
 581              	 .loc 1 269 0 discriminator 1
 582 04e4 D7F8F830 	 ldr r3,[r7,#248]
 583 04e8 DB00     	 lsls r3,r3,#3
 584 04ea FA68     	 ldr r2,[r7,#12]
 585 04ec 1344     	 add r3,r3,r2
 586 04ee 1B68     	 ldr r3,[r3]
 587 04f0 C7F8D430 	 str r3,[r7,#212]
 270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2u * i0) + 1u];
 588              	 .loc 1 270 0 discriminator 1
 589 04f4 D7F8F830 	 ldr r3,[r7,#248]
 590 04f8 DB00     	 lsls r3,r3,#3
 591 04fa 0433     	 adds r3,r3,#4
 592 04fc FA68     	 ldr r2,[r7,#12]
 593 04fe 1344     	 add r3,r3,r2
 594 0500 1B68     	 ldr r3,[r3]
 595 0502 C7F8D030 	 str r3,[r7,#208]
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 272:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2u * i1)];
 596              	 .loc 1 272 0 discriminator 1
 597 0506 D7F8E030 	 ldr r3,[r7,#224]
 598 050a DB00     	 lsls r3,r3,#3
 599 050c FA68     	 ldr r2,[r7,#12]
 600 050e 1344     	 add r3,r3,r2
 601 0510 1B68     	 ldr r3,[r3]
 602 0512 C7F8CC30 	 str r3,[r7,#204]
 273:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2u * i1) + 1u];
 603              	 .loc 1 273 0 discriminator 1
 604 0516 D7F8E030 	 ldr r3,[r7,#224]
 605 051a DB00     	 lsls r3,r3,#3
 606 051c 0433     	 adds r3,r3,#4
 607 051e FA68     	 ldr r2,[r7,#12]
 608 0520 1344     	 add r3,r3,r2
 609 0522 1B68     	 ldr r3,[r3]
 610 0524 C7F8C830 	 str r3,[r7,#200]
 274:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 275:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2u * i2)];
 611              	 .loc 1 275 0 discriminator 1
 612 0528 D7F8DC30 	 ldr r3,[r7,#220]
 613 052c DB00     	 lsls r3,r3,#3
 614 052e FA68     	 ldr r2,[r7,#12]
 615 0530 1344     	 add r3,r3,r2
 616 0532 1B68     	 ldr r3,[r3]
 617 0534 C7F8C430 	 str r3,[r7,#196]
 276:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2u * i2) + 1u];
 618              	 .loc 1 276 0 discriminator 1
 619 0538 D7F8DC30 	 ldr r3,[r7,#220]
 620 053c DB00     	 lsls r3,r3,#3
 621 053e 0433     	 adds r3,r3,#4
 622 0540 FA68     	 ldr r2,[r7,#12]
 623 0542 1344     	 add r3,r3,r2
 624 0544 1B68     	 ldr r3,[r3]
 625 0546 C7F8C030 	 str r3,[r7,#192]
 277:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 278:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2u * i3)];
 626              	 .loc 1 278 0 discriminator 1
 627 054a D7F8D830 	 ldr r3,[r7,#216]
 628 054e DB00     	 lsls r3,r3,#3
 629 0550 FA68     	 ldr r2,[r7,#12]
 630 0552 1344     	 add r3,r3,r2
 631 0554 1B68     	 ldr r3,[r3]
 632 0556 C7F8BC30 	 str r3,[r7,#188]
 279:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2u * i3) + 1u];
 633              	 .loc 1 279 0 discriminator 1
 634 055a D7F8D830 	 ldr r3,[r7,#216]
 635 055e DB00     	 lsls r3,r3,#3
 636 0560 0433     	 adds r3,r3,#4
 637 0562 FA68     	 ldr r2,[r7,#12]
 638 0564 1344     	 add r3,r3,r2
 639 0566 1B68     	 ldr r3,[r3]
 640 0568 C7F8B830 	 str r3,[r7,#184]
 280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 281:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 282:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 641              	 .loc 1 282 0 discriminator 1
 642 056c D7F8D400 	 ldr r0,[r7,#212]
 643 0570 D7F8C410 	 ldr r1,[r7,#196]
 644 0574 FFF7FEFF 	 bl __aeabi_fsub
 645 0578 0346     	 mov r3,r0
 646 057a C7F89830 	 str r3,[r7,#152]
 283:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 284:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 647              	 .loc 1 284 0 discriminator 1
 648 057e D7F8CC00 	 ldr r0,[r7,#204]
 649 0582 D7F8BC10 	 ldr r1,[r7,#188]
 650 0586 FFF7FEFF 	 bl __aeabi_fsub
 651 058a 0346     	 mov r3,r0
 652 058c C7F89430 	 str r3,[r7,#148]
 285:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 286:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 653              	 .loc 1 286 0 discriminator 1
 654 0590 D7F8D000 	 ldr r0,[r7,#208]
 655 0594 D7F8C010 	 ldr r1,[r7,#192]
 656 0598 FFF7FEFF 	 bl __aeabi_fsub
 657 059c 0346     	 mov r3,r0
 658 059e C7F89030 	 str r3,[r7,#144]
 287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 288:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 659              	 .loc 1 288 0 discriminator 1
 660 05a2 D7F8C800 	 ldr r0,[r7,#200]
 661 05a6 D7F8B810 	 ldr r1,[r7,#184]
 662 05aa FFF7FEFF 	 bl __aeabi_fsub
 663 05ae 0346     	 mov r3,r0
 664 05b0 C7F88C30 	 str r3,[r7,#140]
 289:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 290:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 291:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 665              	 .loc 1 291 0 discriminator 1
 666 05b4 D7F8D400 	 ldr r0,[r7,#212]
 667 05b8 D7F8C410 	 ldr r1,[r7,#196]
 668 05bc FFF7FEFF 	 bl __aeabi_fadd
 669 05c0 0346     	 mov r3,r0
 670 05c2 C7F8B430 	 str r3,[r7,#180]
 292:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 293:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 671              	 .loc 1 293 0 discriminator 1
 672 05c6 D7F8CC00 	 ldr r0,[r7,#204]
 673 05ca D7F8BC10 	 ldr r1,[r7,#188]
 674 05ce FFF7FEFF 	 bl __aeabi_fadd
 675 05d2 0346     	 mov r3,r0
 676 05d4 C7F8B030 	 str r3,[r7,#176]
 294:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 295:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 677              	 .loc 1 295 0 discriminator 1
 678 05d8 D7F8D000 	 ldr r0,[r7,#208]
 679 05dc D7F8C010 	 ldr r1,[r7,#192]
 680 05e0 FFF7FEFF 	 bl __aeabi_fadd
 681 05e4 0346     	 mov r3,r0
 682 05e6 C7F8AC30 	 str r3,[r7,#172]
 296:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 297:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 683              	 .loc 1 297 0 discriminator 1
 684 05ea D7F8C800 	 ldr r0,[r7,#200]
 685 05ee D7F8B810 	 ldr r1,[r7,#184]
 686 05f2 FFF7FEFF 	 bl __aeabi_fadd
 687 05f6 0346     	 mov r3,r0
 688 05f8 C7F8A830 	 str r3,[r7,#168]
 298:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 299:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 300:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc + Ybminusd);
 689              	 .loc 1 300 0 discriminator 1
 690 05fc D7F89800 	 ldr r0,[r7,#152]
 691 0600 D7F88C10 	 ldr r1,[r7,#140]
 692 0604 FFF7FEFF 	 bl __aeabi_fadd
 693 0608 0346     	 mov r3,r0
 694 060a C7F88830 	 str r3,[r7,#136]
 301:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 302:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc - Xbminusd);
 695              	 .loc 1 302 0 discriminator 1
 696 060e D7F89000 	 ldr r0,[r7,#144]
 697 0612 D7F89410 	 ldr r1,[r7,#148]
 698 0616 FFF7FEFF 	 bl __aeabi_fsub
 699 061a 0346     	 mov r3,r0
 700 061c C7F88430 	 str r3,[r7,#132]
 303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 304:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 701              	 .loc 1 304 0 discriminator 1
 702 0620 D7F8B400 	 ldr r0,[r7,#180]
 703 0624 D7F8B010 	 ldr r1,[r7,#176]
 704 0628 FFF7FEFF 	 bl __aeabi_fsub
 705 062c 0346     	 mov r3,r0
 706 062e C7F88030 	 str r3,[r7,#128]
 305:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 306:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 707              	 .loc 1 306 0 discriminator 1
 708 0632 D7F8AC00 	 ldr r0,[r7,#172]
 709 0636 D7F8A810 	 ldr r1,[r7,#168]
 710 063a FFF7FEFF 	 bl __aeabi_fsub
 711 063e 0346     	 mov r3,r0
 712 0640 FB67     	 str r3,[r7,#124]
 307:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 308:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc - Ybminusd);
 713              	 .loc 1 308 0 discriminator 1
 714 0642 D7F89800 	 ldr r0,[r7,#152]
 715 0646 D7F88C10 	 ldr r1,[r7,#140]
 716 064a FFF7FEFF 	 bl __aeabi_fsub
 717 064e 0346     	 mov r3,r0
 718 0650 BB67     	 str r3,[r7,#120]
 309:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 310:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Xbminusd + Yaminusc);
 719              	 .loc 1 310 0 discriminator 1
 720 0652 D7F89400 	 ldr r0,[r7,#148]
 721 0656 D7F89010 	 ldr r1,[r7,#144]
 722 065a FFF7FEFF 	 bl __aeabi_fadd
 723 065e 0346     	 mov r3,r0
 724 0660 7B67     	 str r3,[r7,#116]
 311:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 312:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 725              	 .loc 1 312 0 discriminator 1
 726 0662 D7F8F830 	 ldr r3,[r7,#248]
 727 0666 DB00     	 lsls r3,r3,#3
 728 0668 FA68     	 ldr r2,[r7,#12]
 729 066a D418     	 adds r4,r2,r3
 730 066c D7F8B400 	 ldr r0,[r7,#180]
 731 0670 D7F8B010 	 ldr r1,[r7,#176]
 732 0674 FFF7FEFF 	 bl __aeabi_fadd
 733 0678 0346     	 mov r3,r0
 734 067a 2360     	 str r3,[r4]
 313:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 735              	 .loc 1 313 0 discriminator 1
 736 067c D7F8F830 	 ldr r3,[r7,#248]
 737 0680 DB00     	 lsls r3,r3,#3
 738 0682 0433     	 adds r3,r3,#4
 739 0684 FA68     	 ldr r2,[r7,#12]
 740 0686 D418     	 adds r4,r2,r3
 741 0688 D7F8AC00 	 ldr r0,[r7,#172]
 742 068c D7F8A810 	 ldr r1,[r7,#168]
 743 0690 FFF7FEFF 	 bl __aeabi_fadd
 744 0694 0346     	 mov r3,r0
 745 0696 2360     	 str r3,[r4]
 314:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 315:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 746              	 .loc 1 315 0 discriminator 1
 747 0698 D7F88800 	 ldr r0,[r7,#136]
 748 069c 396F     	 ldr r1,[r7,#112]
 749 069e FFF7FEFF 	 bl __aeabi_fmul
 750 06a2 0346     	 mov r3,r0
 751 06a4 FB65     	 str r3,[r7,#92]
 316:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 752              	 .loc 1 316 0 discriminator 1
 753 06a6 D7F88400 	 ldr r0,[r7,#132]
 754 06aa 396F     	 ldr r1,[r7,#112]
 755 06ac FFF7FEFF 	 bl __aeabi_fmul
 756 06b0 0346     	 mov r3,r0
 757 06b2 BB65     	 str r3,[r7,#88]
 317:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 758              	 .loc 1 317 0 discriminator 1
 759 06b4 D7F88000 	 ldr r0,[r7,#128]
 760 06b8 D7F8A010 	 ldr r1,[r7,#160]
 761 06bc FFF7FEFF 	 bl __aeabi_fmul
 762 06c0 0346     	 mov r3,r0
 763 06c2 7B65     	 str r3,[r7,#84]
 318:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 764              	 .loc 1 318 0 discriminator 1
 765 06c4 F86F     	 ldr r0,[r7,#124]
 766 06c6 D7F8A010 	 ldr r1,[r7,#160]
 767 06ca FFF7FEFF 	 bl __aeabi_fmul
 768 06ce 0346     	 mov r3,r0
 769 06d0 3B65     	 str r3,[r7,#80]
 319:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 770              	 .loc 1 319 0 discriminator 1
 771 06d2 B86F     	 ldr r0,[r7,#120]
 772 06d4 796E     	 ldr r1,[r7,#100]
 773 06d6 FFF7FEFF 	 bl __aeabi_fmul
 774 06da 0346     	 mov r3,r0
 775 06dc FB64     	 str r3,[r7,#76]
 320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 776              	 .loc 1 320 0 discriminator 1
 777 06de 786F     	 ldr r0,[r7,#116]
 778 06e0 796E     	 ldr r1,[r7,#100]
 779 06e2 FFF7FEFF 	 bl __aeabi_fmul
 780 06e6 0346     	 mov r3,r0
 781 06e8 BB64     	 str r3,[r7,#72]
 321:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          
 322:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 323:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 324:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 782              	 .loc 1 324 0 discriminator 1
 783 06ea D7F88400 	 ldr r0,[r7,#132]
 784 06ee F96E     	 ldr r1,[r7,#108]
 785 06f0 FFF7FEFF 	 bl __aeabi_fmul
 786 06f4 0346     	 mov r3,r0
 787 06f6 7B64     	 str r3,[r7,#68]
 325:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 326:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 327:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 788              	 .loc 1 327 0 discriminator 1
 789 06f8 D7F88800 	 ldr r0,[r7,#136]
 790 06fc F96E     	 ldr r1,[r7,#108]
 791 06fe FFF7FEFF 	 bl __aeabi_fmul
 792 0702 0346     	 mov r3,r0
 793 0704 3B64     	 str r3,[r7,#64]
 328:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 329:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 330:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 794              	 .loc 1 330 0 discriminator 1
 795 0706 F86F     	 ldr r0,[r7,#124]
 796 0708 D7F89C10 	 ldr r1,[r7,#156]
 797 070c FFF7FEFF 	 bl __aeabi_fmul
 798 0710 0346     	 mov r3,r0
 799 0712 FB63     	 str r3,[r7,#60]
 331:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 332:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 333:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 800              	 .loc 1 333 0 discriminator 1
 801 0714 D7F88000 	 ldr r0,[r7,#128]
 802 0718 D7F89C10 	 ldr r1,[r7,#156]
 803 071c FFF7FEFF 	 bl __aeabi_fmul
 804 0720 0346     	 mov r3,r0
 805 0722 BB63     	 str r3,[r7,#56]
 334:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 335:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 336:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 806              	 .loc 1 336 0 discriminator 1
 807 0724 786F     	 ldr r0,[r7,#116]
 808 0726 396E     	 ldr r1,[r7,#96]
 809 0728 FFF7FEFF 	 bl __aeabi_fmul
 810 072c 0346     	 mov r3,r0
 811 072e 7B63     	 str r3,[r7,#52]
 337:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 338:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 339:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 812              	 .loc 1 339 0 discriminator 1
 813 0730 B86F     	 ldr r0,[r7,#120]
 814 0732 396E     	 ldr r1,[r7,#96]
 815 0734 FFF7FEFF 	 bl __aeabi_fmul
 816 0738 0346     	 mov r3,r0
 817 073a 3B63     	 str r3,[r7,#48]
 340:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             
 341:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out += p0;
 818              	 .loc 1 341 0 discriminator 1
 819 073c F86D     	 ldr r0,[r7,#92]
 820 073e 796C     	 ldr r1,[r7,#68]
 821 0740 FFF7FEFF 	 bl __aeabi_fadd
 822 0744 0346     	 mov r3,r0
 823 0746 FB65     	 str r3,[r7,#92]
 342:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out -= p1;
 824              	 .loc 1 342 0 discriminator 1
 825 0748 B86D     	 ldr r0,[r7,#88]
 826 074a 396C     	 ldr r1,[r7,#64]
 827 074c FFF7FEFF 	 bl __aeabi_fsub
 828 0750 0346     	 mov r3,r0
 829 0752 BB65     	 str r3,[r7,#88]
 343:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out += p2;
 830              	 .loc 1 343 0 discriminator 1
 831 0754 786D     	 ldr r0,[r7,#84]
 832 0756 F96B     	 ldr r1,[r7,#60]
 833 0758 FFF7FEFF 	 bl __aeabi_fadd
 834 075c 0346     	 mov r3,r0
 835 075e 7B65     	 str r3,[r7,#84]
 344:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out -= p3;
 836              	 .loc 1 344 0 discriminator 1
 837 0760 386D     	 ldr r0,[r7,#80]
 838 0762 B96B     	 ldr r1,[r7,#56]
 839 0764 FFF7FEFF 	 bl __aeabi_fsub
 840 0768 0346     	 mov r3,r0
 841 076a 3B65     	 str r3,[r7,#80]
 345:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out += p4;
 842              	 .loc 1 345 0 discriminator 1
 843 076c F86C     	 ldr r0,[r7,#76]
 844 076e 796B     	 ldr r1,[r7,#52]
 845 0770 FFF7FEFF 	 bl __aeabi_fadd
 846 0774 0346     	 mov r3,r0
 847 0776 FB64     	 str r3,[r7,#76]
 346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out -= p5;
 848              	 .loc 1 346 0 discriminator 1
 849 0778 B86C     	 ldr r0,[r7,#72]
 850 077a 396B     	 ldr r1,[r7,#48]
 851 077c FFF7FEFF 	 bl __aeabi_fsub
 852 0780 0346     	 mov r3,r0
 853 0782 BB64     	 str r3,[r7,#72]
 347:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 348:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 349:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i1] = Xc12_out;
 854              	 .loc 1 349 0 discriminator 1
 855 0784 D7F8E030 	 ldr r3,[r7,#224]
 856 0788 DB00     	 lsls r3,r3,#3
 857 078a FA68     	 ldr r2,[r7,#12]
 858 078c 1344     	 add r3,r3,r2
 859 078e 7A6D     	 ldr r2,[r7,#84]
 860 0790 1A60     	 str r2,[r3]
 350:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 351:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 352:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i1) + 1u] = Yc12_out;
 861              	 .loc 1 352 0 discriminator 1
 862 0792 D7F8E030 	 ldr r3,[r7,#224]
 863 0796 DB00     	 lsls r3,r3,#3
 864 0798 0433     	 adds r3,r3,#4
 865 079a FA68     	 ldr r2,[r7,#12]
 866 079c 1344     	 add r3,r3,r2
 867 079e 3A6D     	 ldr r2,[r7,#80]
 868 07a0 1A60     	 str r2,[r3]
 353:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 354:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 355:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i2] = Xb12_out;
 869              	 .loc 1 355 0 discriminator 1
 870 07a2 D7F8DC30 	 ldr r3,[r7,#220]
 871 07a6 DB00     	 lsls r3,r3,#3
 872 07a8 FA68     	 ldr r2,[r7,#12]
 873 07aa 1344     	 add r3,r3,r2
 874 07ac FA6D     	 ldr r2,[r7,#92]
 875 07ae 1A60     	 str r2,[r3]
 356:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 357:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 358:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i2) + 1u] = Yb12_out;
 876              	 .loc 1 358 0 discriminator 1
 877 07b0 D7F8DC30 	 ldr r3,[r7,#220]
 878 07b4 DB00     	 lsls r3,r3,#3
 879 07b6 0433     	 adds r3,r3,#4
 880 07b8 FA68     	 ldr r2,[r7,#12]
 881 07ba 1344     	 add r3,r3,r2
 882 07bc BA6D     	 ldr r2,[r7,#88]
 883 07be 1A60     	 str r2,[r3]
 359:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 360:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 361:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i3] = Xd12_out;
 884              	 .loc 1 361 0 discriminator 1
 885 07c0 D7F8D830 	 ldr r3,[r7,#216]
 886 07c4 DB00     	 lsls r3,r3,#3
 887 07c6 FA68     	 ldr r2,[r7,#12]
 888 07c8 1344     	 add r3,r3,r2
 889 07ca FA6C     	 ldr r2,[r7,#76]
 890 07cc 1A60     	 str r2,[r3]
 362:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 363:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 364:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i3) + 1u] = Yd12_out;
 891              	 .loc 1 364 0 discriminator 1
 892 07ce D7F8D830 	 ldr r3,[r7,#216]
 893 07d2 DB00     	 lsls r3,r3,#3
 894 07d4 0433     	 adds r3,r3,#4
 895 07d6 FA68     	 ldr r2,[r7,#12]
 896 07d8 1344     	 add r3,r3,r2
 897 07da BA6C     	 ldr r2,[r7,#72]
 898 07dc 1A60     	 str r2,[r3]
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 366:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 899              	 .loc 1 366 0 discriminator 1
 900 07de D7F8F820 	 ldr r2,[r7,#248]
 901 07e2 D7F8E430 	 ldr r3,[r7,#228]
 902 07e6 1344     	 add r3,r3,r2
 903 07e8 C7F8F830 	 str r3,[r7,#248]
 367:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          } while(i0 < fftLen);
 904              	 .loc 1 367 0 discriminator 1
 905 07ec 7A89     	 ldrh r2,[r7,#10]
 906 07ee D7F8F830 	 ldr r3,[r7,#248]
 907 07f2 9A42     	 cmp r2,r3
 908 07f4 3FF661AE 	 bhi .L4
 368:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 909              	 .loc 1 368 0
 910 07f8 D7F8F030 	 ldr r3,[r7,#240]
 911 07fc 0133     	 adds r3,r3,#1
 912 07fe C7F8F030 	 str r3,[r7,#240]
 369:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       } while(j <= (n2 - 1u));
 913              	 .loc 1 369 0
 914 0802 D7F8F430 	 ldr r3,[r7,#244]
 915 0806 5A1E     	 subs r2,r3,#1
 916 0808 D7F8F030 	 ldr r3,[r7,#240]
 917 080c 9A42     	 cmp r2,r3
 918 080e BFF410AE 	 bcs .L5
 370:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2u;
 919              	 .loc 1 370 0 discriminator 2
 920 0812 3B89     	 ldrh r3,[r7,#8]
 921 0814 9B00     	 lsls r3,r3,#2
 922 0816 3B81     	 strh r3,[r7,#8]
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 923              	 .loc 1 236 0 discriminator 2
 924 0818 D7F8EC30 	 ldr r3,[r7,#236]
 925 081c 9B08     	 lsrs r3,r3,#2
 926 081e C7F8EC30 	 str r3,[r7,#236]
 927              	.L3:
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 928              	 .loc 1 236 0 is_stmt 0 discriminator 1
 929 0822 D7F8EC30 	 ldr r3,[r7,#236]
 930 0826 042B     	 cmp r3,#4
 931 0828 3FF6F4AD 	 bhi .L6
 371:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 373:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 932              	 .loc 1 373 0 is_stmt 1
 933 082c 7B89     	 ldrh r3,[r7,#10]
 934 082e 9B08     	 lsrs r3,r3,#2
 935 0830 9BB2     	 uxth r3,r3
 936 0832 C7F8F030 	 str r3,[r7,#240]
 374:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 937              	 .loc 1 374 0
 938 0836 FB68     	 ldr r3,[r7,#12]
 939 0838 C7F8E830 	 str r3,[r7,#232]
 940              	.L7:
 375:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 376:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 377:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 378:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 379:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 941              	 .loc 1 379 0 discriminator 1
 942 083c D7F8E830 	 ldr r3,[r7,#232]
 943 0840 1B68     	 ldr r3,[r3]
 944 0842 C7F8D430 	 str r3,[r7,#212]
 380:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 945              	 .loc 1 380 0 discriminator 1
 946 0846 D7F8E830 	 ldr r3,[r7,#232]
 947 084a 5B68     	 ldr r3,[r3,#4]
 948 084c C7F8D030 	 str r3,[r7,#208]
 381:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 949              	 .loc 1 381 0 discriminator 1
 950 0850 D7F8E830 	 ldr r3,[r7,#232]
 951 0854 9B68     	 ldr r3,[r3,#8]
 952 0856 C7F8CC30 	 str r3,[r7,#204]
 382:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 953              	 .loc 1 382 0 discriminator 1
 954 085a D7F8E830 	 ldr r3,[r7,#232]
 955 085e DB68     	 ldr r3,[r3,#12]
 956 0860 C7F8C830 	 str r3,[r7,#200]
 383:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 957              	 .loc 1 383 0 discriminator 1
 958 0864 D7F8E830 	 ldr r3,[r7,#232]
 959 0868 1B69     	 ldr r3,[r3,#16]
 960 086a C7F8C430 	 str r3,[r7,#196]
 384:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
 961              	 .loc 1 384 0 discriminator 1
 962 086e D7F8E830 	 ldr r3,[r7,#232]
 963 0872 5B69     	 ldr r3,[r3,#20]
 964 0874 C7F8C030 	 str r3,[r7,#192]
 385:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 965              	 .loc 1 385 0 discriminator 1
 966 0878 D7F8E830 	 ldr r3,[r7,#232]
 967 087c 9B69     	 ldr r3,[r3,#24]
 968 087e C7F8BC30 	 str r3,[r7,#188]
 386:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 969              	 .loc 1 386 0 discriminator 1
 970 0882 D7F8E830 	 ldr r3,[r7,#232]
 971 0886 DB69     	 ldr r3,[r3,#28]
 972 0888 C7F8B830 	 str r3,[r7,#184]
 387:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 389:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 973              	 .loc 1 389 0 discriminator 1
 974 088c D7F8D400 	 ldr r0,[r7,#212]
 975 0890 D7F8C410 	 ldr r1,[r7,#196]
 976 0894 FFF7FEFF 	 bl __aeabi_fadd
 977 0898 0346     	 mov r3,r0
 978 089a C7F8B430 	 str r3,[r7,#180]
 390:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 391:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 392:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 979              	 .loc 1 392 0 discriminator 1
 980 089e D7F8D400 	 ldr r0,[r7,#212]
 981 08a2 D7F8C410 	 ldr r1,[r7,#196]
 982 08a6 FFF7FEFF 	 bl __aeabi_fsub
 983 08aa 0346     	 mov r3,r0
 984 08ac C7F89830 	 str r3,[r7,#152]
 393:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 394:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 395:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 985              	 .loc 1 395 0 discriminator 1
 986 08b0 D7F8D000 	 ldr r0,[r7,#208]
 987 08b4 D7F8C010 	 ldr r1,[r7,#192]
 988 08b8 FFF7FEFF 	 bl __aeabi_fadd
 989 08bc 0346     	 mov r3,r0
 990 08be C7F8AC30 	 str r3,[r7,#172]
 396:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 397:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 398:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 991              	 .loc 1 398 0 discriminator 1
 992 08c2 D7F8D000 	 ldr r0,[r7,#208]
 993 08c6 D7F8C010 	 ldr r1,[r7,#192]
 994 08ca FFF7FEFF 	 bl __aeabi_fsub
 995 08ce 0346     	 mov r3,r0
 996 08d0 C7F89030 	 str r3,[r7,#144]
 399:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 400:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 401:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 997              	 .loc 1 401 0 discriminator 1
 998 08d4 D7F8CC00 	 ldr r0,[r7,#204]
 999 08d8 D7F8BC10 	 ldr r1,[r7,#188]
 1000 08dc FFF7FEFF 	 bl __aeabi_fadd
 1001 08e0 0346     	 mov r3,r0
 1002 08e2 C7F8B030 	 str r3,[r7,#176]
 402:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 403:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 404:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 1003              	 .loc 1 404 0 discriminator 1
 1004 08e6 D7F8C800 	 ldr r0,[r7,#200]
 1005 08ea D7F8B810 	 ldr r1,[r7,#184]
 1006 08ee FFF7FEFF 	 bl __aeabi_fadd
 1007 08f2 0346     	 mov r3,r0
 1008 08f4 C7F8A830 	 str r3,[r7,#168]
 405:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 406:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
 407:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 1009              	 .loc 1 407 0 discriminator 1
 1010 08f8 D7F8CC00 	 ldr r0,[r7,#204]
 1011 08fc D7F8BC10 	 ldr r1,[r7,#188]
 1012 0900 FFF7FEFF 	 bl __aeabi_fsub
 1013 0904 0346     	 mov r3,r0
 1014 0906 C7F89430 	 str r3,[r7,#148]
 408:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 409:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 410:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 1015              	 .loc 1 410 0 discriminator 1
 1016 090a D7F8C800 	 ldr r0,[r7,#200]
 1017 090e D7F8B810 	 ldr r1,[r7,#184]
 1018 0912 FFF7FEFF 	 bl __aeabi_fsub
 1019 0916 0346     	 mov r3,r0
 1020 0918 C7F88C30 	 str r3,[r7,#140]
 411:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 412:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 413:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 1021              	 .loc 1 413 0 discriminator 1
 1022 091c D7F8B400 	 ldr r0,[r7,#180]
 1023 0920 D7F8B010 	 ldr r1,[r7,#176]
 1024 0924 FFF7FEFF 	 bl __aeabi_fadd
 1025 0928 0346     	 mov r3,r0
 1026 092a FB62     	 str r3,[r7,#44]
 414:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 415:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 1027              	 .loc 1 415 0 discriminator 1
 1028 092c D7F8AC00 	 ldr r0,[r7,#172]
 1029 0930 D7F8A810 	 ldr r1,[r7,#168]
 1030 0934 FFF7FEFF 	 bl __aeabi_fadd
 1031 0938 0346     	 mov r3,r0
 1032 093a BB62     	 str r3,[r7,#40]
 416:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) */
 417:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 1033              	 .loc 1 417 0 discriminator 1
 1034 093c D7F8B400 	 ldr r0,[r7,#180]
 1035 0940 D7F8B010 	 ldr r1,[r7,#176]
 1036 0944 FFF7FEFF 	 bl __aeabi_fsub
 1037 0948 0346     	 mov r3,r0
 1038 094a 7B62     	 str r3,[r7,#36]
 418:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) */
 419:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 1039              	 .loc 1 419 0 discriminator 1
 1040 094c D7F8AC00 	 ldr r0,[r7,#172]
 1041 0950 D7F8A810 	 ldr r1,[r7,#168]
 1042 0954 FFF7FEFF 	 bl __aeabi_fsub
 1043 0958 0346     	 mov r3,r0
 1044 095a 3B62     	 str r3,[r7,#32]
 420:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd) */
 421:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc + Ybminusd);
 1045              	 .loc 1 421 0 discriminator 1
 1046 095c D7F89800 	 ldr r0,[r7,#152]
 1047 0960 D7F88C10 	 ldr r1,[r7,#140]
 1048 0964 FFF7FEFF 	 bl __aeabi_fadd
 1049 0968 0346     	 mov r3,r0
 1050 096a FB61     	 str r3,[r7,#28]
 422:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd) */
 423:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc - Xbminusd);
 1051              	 .loc 1 423 0 discriminator 1
 1052 096c D7F89000 	 ldr r0,[r7,#144]
 1053 0970 D7F89410 	 ldr r1,[r7,#148]
 1054 0974 FFF7FEFF 	 bl __aeabi_fsub
 1055 0978 0346     	 mov r3,r0
 1056 097a BB61     	 str r3,[r7,#24]
 424:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)) */
 425:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc - Ybminusd);
 1057              	 .loc 1 425 0 discriminator 1
 1058 097c D7F89800 	 ldr r0,[r7,#152]
 1059 0980 D7F88C10 	 ldr r1,[r7,#140]
 1060 0984 FFF7FEFF 	 bl __aeabi_fsub
 1061 0988 0346     	 mov r3,r0
 1062 098a 7B61     	 str r3,[r7,#20]
 426:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd) */
 427:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Xbminusd + Yaminusc);
 1063              	 .loc 1 427 0 discriminator 1
 1064 098c D7F89400 	 ldr r0,[r7,#148]
 1065 0990 D7F89010 	 ldr r1,[r7,#144]
 1066 0994 FFF7FEFF 	 bl __aeabi_fadd
 1067 0998 0346     	 mov r3,r0
 1068 099a 3B61     	 str r3,[r7,#16]
 428:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    
 429:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = a0;
 1069              	 .loc 1 429 0 discriminator 1
 1070 099c D7F8E830 	 ldr r3,[r7,#232]
 1071 09a0 FA6A     	 ldr r2,[r7,#44]
 1072 09a2 1A60     	 str r2,[r3]
 430:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = a1;
 1073              	 .loc 1 430 0 discriminator 1
 1074 09a4 D7F8E830 	 ldr r3,[r7,#232]
 1075 09a8 0433     	 adds r3,r3,#4
 1076 09aa BA6A     	 ldr r2,[r7,#40]
 1077 09ac 1A60     	 str r2,[r3]
 431:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = a2;
 1078              	 .loc 1 431 0 discriminator 1
 1079 09ae D7F8E830 	 ldr r3,[r7,#232]
 1080 09b2 0833     	 adds r3,r3,#8
 1081 09b4 7A6A     	 ldr r2,[r7,#36]
 1082 09b6 1A60     	 str r2,[r3]
 432:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = a3;
 1083              	 .loc 1 432 0 discriminator 1
 1084 09b8 D7F8E830 	 ldr r3,[r7,#232]
 1085 09bc 0C33     	 adds r3,r3,#12
 1086 09be 3A6A     	 ldr r2,[r7,#32]
 1087 09c0 1A60     	 str r2,[r3]
 433:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = a4;
 1088              	 .loc 1 433 0 discriminator 1
 1089 09c2 D7F8E830 	 ldr r3,[r7,#232]
 1090 09c6 1033     	 adds r3,r3,#16
 1091 09c8 FA69     	 ldr r2,[r7,#28]
 1092 09ca 1A60     	 str r2,[r3]
 434:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = a5;
 1093              	 .loc 1 434 0 discriminator 1
 1094 09cc D7F8E830 	 ldr r3,[r7,#232]
 1095 09d0 1433     	 adds r3,r3,#20
 1096 09d2 BA69     	 ldr r2,[r7,#24]
 1097 09d4 1A60     	 str r2,[r3]
 435:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = a6;
 1098              	 .loc 1 435 0 discriminator 1
 1099 09d6 D7F8E830 	 ldr r3,[r7,#232]
 1100 09da 1833     	 adds r3,r3,#24
 1101 09dc 7A69     	 ldr r2,[r7,#20]
 1102 09de 1A60     	 str r2,[r3]
 436:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = a7;
 1103              	 .loc 1 436 0 discriminator 1
 1104 09e0 D7F8E830 	 ldr r3,[r7,#232]
 1105 09e4 1C33     	 adds r3,r3,#28
 1106 09e6 3A69     	 ldr r2,[r7,#16]
 1107 09e8 1A60     	 str r2,[r3]
 437:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 438:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment pointer by 8 */
 439:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 += 8u;
 1108              	 .loc 1 439 0 discriminator 1
 1109 09ea D7F8E830 	 ldr r3,[r7,#232]
 1110 09ee 2033     	 adds r3,r3,#32
 1111 09f0 C7F8E830 	 str r3,[r7,#232]
 440:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    } while(--j);
 1112              	 .loc 1 440 0 discriminator 1
 1113 09f4 D7F8F030 	 ldr r3,[r7,#240]
 1114 09f8 013B     	 subs r3,r3,#1
 1115 09fa C7F8F030 	 str r3,[r7,#240]
 1116 09fe D7F8F030 	 ldr r3,[r7,#240]
 1117 0a02 002B     	 cmp r3,#0
 1118 0a04 7FF41AAF 	 bne .L7
 441:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 442:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #else
 443:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 444:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t t1, t2, r1, r2, s1, s2;
 445:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 446:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M0 */
 447:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 448:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the fft calculation */
 449:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 450:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 451:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 1u; k >>= 2u)
 452:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 453:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the fft calculation */
 454:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 455:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2u;
 456:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0u;
 457:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 458:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  FFT Calculation */
 459:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 460:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 461:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 462:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 463:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 464:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 465:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2u];
 466:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2u) + 1u];
 467:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2u];
 468:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2u) + 1u];
 469:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2u];
 470:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2u) + 1u];
 471:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 472:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 473:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 474:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 475:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 476:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 477:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 478:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 479:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 480:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 481:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 482:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 483:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 484:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 485:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
 486:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 487:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 488:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2u * i0)] - pSrc[(2u * i2)];
 489:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 490:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 491:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
 492:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 493:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 494:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
 495:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 496:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 497:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2u * i1] + pSrc[2u * i3];
 498:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 499:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
 500:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i0] = r1 + t1;
 501:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 502:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 503:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
 504:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 505:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 506:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
 507:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 508:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
 509:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0) + 1u] = s1 + t2;
 510:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 511:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 512:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
 513:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 514:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 515:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
 516:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 517:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 518:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2u * i1] - pSrc[2u * i3];
 519:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 520:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 521:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i1] = (r1 * co2) + (s1 * si2);
 522:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 523:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 524:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i1) + 1u] = (s1 * co2) - (r1 * si2);
 525:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 526:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 527:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 + t1;
 528:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 529:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 530:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 - t1;
 531:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 532:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 533:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 - t2;
 534:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 535:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 536:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 + t2;
 537:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 538:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 539:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i2] = (r1 * co1) + (s1 * si1);
 540:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 541:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 542:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i2) + 1u] = (s1 * co1) - (r1 * si1);
 543:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 544:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 545:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i3] = (r2 * co3) + (s2 * si3);
 546:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 547:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 548:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i3) + 1u] = (s2 * co3) - (r2 * si3);
 549:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          
 550:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 551:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          } while( i0 < fftLen);
 552:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 553:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       } while(j <= (n2 - 1u));
 554:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2u;
 555:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 556:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 557:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
 558:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 559:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** }
 1119              	 .loc 1 559 0
 1120 0a08 07F58277 	 add r7,r7,#260
 1121              	.LCFI3:
 1122              	 .cfi_def_cfa_offset 12
 1123 0a0c BD46     	 mov sp,r7
 1124              	.LCFI4:
 1125              	 .cfi_def_cfa_register 13
 1126              	 
 1127 0a0e 90BD     	 pop {r4,r7,pc}
 1128              	 .cfi_endproc
 1129              	.LFE139:
 1131              	 .section .text.arm_radix4_butterfly_inverse_f32,"ax",%progbits
 1132              	 .align 2
 1133              	 .global arm_radix4_butterfly_inverse_f32
 1134              	 .thumb
 1135              	 .thumb_func
 1137              	arm_radix4_butterfly_inverse_f32:
 1138              	.LFB140:
 560:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 561:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /*    
 562:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief  Core function for the floating-point CIFFT butterfly process.   
 563:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc            points to the in-place buffer of floating-point data type.   
 564:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      fftLen           length of the FFT.   
 565:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *pCoef           points to twiddle coefficient buffer.   
 566:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
 567:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      onebyfftLen      value of 1/fftLen.   
 568:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.   
 569:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** */
 570:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 571:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_inverse_f32(
 572:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
 573:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
 574:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
 575:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier,
 576:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t onebyfftLen)
 577:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** {
 1139              	 .loc 1 577 0
 1140              	 .cfi_startproc
 1141              	 
 1142              	 
 1143 0000 90B5     	 push {r4,r7,lr}
 1144              	.LCFI5:
 1145              	 .cfi_def_cfa_offset 12
 1146              	 .cfi_offset 4,-12
 1147              	 .cfi_offset 7,-8
 1148              	 .cfi_offset 14,-4
 1149 0002 C3B0     	 sub sp,sp,#268
 1150              	.LCFI6:
 1151              	 .cfi_def_cfa_offset 280
 1152 0004 00AF     	 add r7,sp,#0
 1153              	.LCFI7:
 1154              	 .cfi_def_cfa_register 7
 1155 0006 F860     	 str r0,[r7,#12]
 1156 0008 0846     	 mov r0,r1
 1157 000a 391D     	 adds r1,r7,#4
 1158 000c 0A60     	 str r2,[r1]
 1159 000e 1A46     	 mov r2,r3
 1160 0010 0346     	 mov r3,r0
 1161 0012 7B81     	 strh r3,[r7,#10]
 1162 0014 07F10803 	 add r3,r7,#8
 1163 0018 1A80     	 strh r2,[r3]
 578:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t co1, co2, co3, si1, si2, si3;
 579:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t ia1, ia2, ia3;
 580:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t i0, i1, i2, i3;
 581:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t n1, n2, j, k;
 582:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 583:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #ifndef ARM_MATH_CM0_FAMILY_FAMILY
 584:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 585:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
 586:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
 587:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    Ybminusd;
 588:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
 589:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
 590:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t *ptr1;
 591:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t p0,p1,p2,p3,p4,p5,p6,p7;
 592:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t a0,a1,a2,a3,a4,a5,a6,a7;
 593:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 594:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 595:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 596:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 1164              	 .loc 1 596 0
 1165 001a 7B89     	 ldrh r3,[r7,#10]
 1166 001c C7F8FC30 	 str r3,[r7,#252]
 597:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 1167              	 .loc 1 597 0
 1168 0020 D7F8FC30 	 ldr r3,[r7,#252]
 1169 0024 C7F8EC30 	 str r3,[r7,#236]
 598:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 599:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
 600:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2u;
 1170              	 .loc 1 600 0
 1171 0028 D7F8FC30 	 ldr r3,[r7,#252]
 1172 002c 9B08     	 lsrs r3,r3,#2
 1173 002e C7F8FC30 	 str r3,[r7,#252]
 601:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0u;
 1174              	 .loc 1 601 0
 1175 0032 0023     	 movs r3,#0
 1176 0034 C7F80031 	 str r3,[r7,#256]
 602:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0u;
 1177              	 .loc 1 602 0
 1178 0038 0023     	 movs r3,#0
 1179 003a C7F80431 	 str r3,[r7,#260]
 603:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 604:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
 1180              	 .loc 1 604 0
 1181 003e D7F8FC30 	 ldr r3,[r7,#252]
 1182 0042 C7F8F830 	 str r3,[r7,#248]
 1183              	.L9:
 605:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 606:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 607:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 608:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 609:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 610:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 611:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
 1184              	 .loc 1 611 0 discriminator 1
 1185 0046 D7F80021 	 ldr r2,[r7,#256]
 1186 004a D7F8FC30 	 ldr r3,[r7,#252]
 1187 004e 1344     	 add r3,r3,r2
 1188 0050 C7F8E830 	 str r3,[r7,#232]
 612:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
 1189              	 .loc 1 612 0 discriminator 1
 1190 0054 D7F8E820 	 ldr r2,[r7,#232]
 1191 0058 D7F8FC30 	 ldr r3,[r7,#252]
 1192 005c 1344     	 add r3,r3,r2
 1193 005e C7F8E430 	 str r3,[r7,#228]
 613:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 1194              	 .loc 1 613 0 discriminator 1
 1195 0062 D7F8E420 	 ldr r2,[r7,#228]
 1196 0066 D7F8FC30 	 ldr r3,[r7,#252]
 1197 006a 1344     	 add r3,r3,r2
 1198 006c C7F8E030 	 str r3,[r7,#224]
 614:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 615:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 616:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2u * i0)];
 1199              	 .loc 1 616 0 discriminator 1
 1200 0070 D7F80031 	 ldr r3,[r7,#256]
 1201 0074 DB00     	 lsls r3,r3,#3
 1202 0076 FA68     	 ldr r2,[r7,#12]
 1203 0078 1344     	 add r3,r3,r2
 1204 007a 1B68     	 ldr r3,[r3]
 1205 007c C7F8DC30 	 str r3,[r7,#220]
 617:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2u * i0) + 1u];
 1206              	 .loc 1 617 0 discriminator 1
 1207 0080 D7F80031 	 ldr r3,[r7,#256]
 1208 0084 DB00     	 lsls r3,r3,#3
 1209 0086 0433     	 adds r3,r3,#4
 1210 0088 FA68     	 ldr r2,[r7,#12]
 1211 008a 1344     	 add r3,r3,r2
 1212 008c 1B68     	 ldr r3,[r3]
 1213 008e C7F8D830 	 str r3,[r7,#216]
 618:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 619:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2u * i2)];
 1214              	 .loc 1 619 0 discriminator 1
 1215 0092 D7F8E430 	 ldr r3,[r7,#228]
 1216 0096 DB00     	 lsls r3,r3,#3
 1217 0098 FA68     	 ldr r2,[r7,#12]
 1218 009a 1344     	 add r3,r3,r2
 1219 009c 1B68     	 ldr r3,[r3]
 1220 009e C7F8D430 	 str r3,[r7,#212]
 620:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2u * i2) + 1u];
 1221              	 .loc 1 620 0 discriminator 1
 1222 00a2 D7F8E430 	 ldr r3,[r7,#228]
 1223 00a6 DB00     	 lsls r3,r3,#3
 1224 00a8 0433     	 adds r3,r3,#4
 1225 00aa FA68     	 ldr r2,[r7,#12]
 1226 00ac 1344     	 add r3,r3,r2
 1227 00ae 1B68     	 ldr r3,[r3]
 1228 00b0 C7F8D030 	 str r3,[r7,#208]
 621:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 622:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2u * i1)];
 1229              	 .loc 1 622 0 discriminator 1
 1230 00b4 D7F8E830 	 ldr r3,[r7,#232]
 1231 00b8 DB00     	 lsls r3,r3,#3
 1232 00ba FA68     	 ldr r2,[r7,#12]
 1233 00bc 1344     	 add r3,r3,r2
 1234 00be 1B68     	 ldr r3,[r3]
 1235 00c0 C7F8CC30 	 str r3,[r7,#204]
 623:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2u * i1) + 1u];
 1236              	 .loc 1 623 0 discriminator 1
 1237 00c4 D7F8E830 	 ldr r3,[r7,#232]
 1238 00c8 DB00     	 lsls r3,r3,#3
 1239 00ca 0433     	 adds r3,r3,#4
 1240 00cc FA68     	 ldr r2,[r7,#12]
 1241 00ce 1344     	 add r3,r3,r2
 1242 00d0 1B68     	 ldr r3,[r3]
 1243 00d2 C7F8C830 	 str r3,[r7,#200]
 624:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 625:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2u * i3)];
 1244              	 .loc 1 625 0 discriminator 1
 1245 00d6 D7F8E030 	 ldr r3,[r7,#224]
 1246 00da DB00     	 lsls r3,r3,#3
 1247 00dc FA68     	 ldr r2,[r7,#12]
 1248 00de 1344     	 add r3,r3,r2
 1249 00e0 1B68     	 ldr r3,[r3]
 1250 00e2 C7F8C430 	 str r3,[r7,#196]
 626:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2u * i3) + 1u];
 1251              	 .loc 1 626 0 discriminator 1
 1252 00e6 D7F8E030 	 ldr r3,[r7,#224]
 1253 00ea DB00     	 lsls r3,r3,#3
 1254 00ec 0433     	 adds r3,r3,#4
 1255 00ee FA68     	 ldr r2,[r7,#12]
 1256 00f0 1344     	 add r3,r3,r2
 1257 00f2 1B68     	 ldr r3,[r3]
 1258 00f4 C7F8C030 	 str r3,[r7,#192]
 627:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 628:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 629:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 1259              	 .loc 1 629 0 discriminator 1
 1260 00f8 D7F8DC00 	 ldr r0,[r7,#220]
 1261 00fc D7F8D410 	 ldr r1,[r7,#212]
 1262 0100 FFF7FEFF 	 bl __aeabi_fadd
 1263 0104 0346     	 mov r3,r0
 1264 0106 C7F8BC30 	 str r3,[r7,#188]
 630:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 631:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 1265              	 .loc 1 631 0 discriminator 1
 1266 010a D7F8CC00 	 ldr r0,[r7,#204]
 1267 010e D7F8C410 	 ldr r1,[r7,#196]
 1268 0112 FFF7FEFF 	 bl __aeabi_fadd
 1269 0116 0346     	 mov r3,r0
 1270 0118 C7F8B830 	 str r3,[r7,#184]
 632:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 633:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 1271              	 .loc 1 633 0 discriminator 1
 1272 011c D7F8D800 	 ldr r0,[r7,#216]
 1273 0120 D7F8D010 	 ldr r1,[r7,#208]
 1274 0124 FFF7FEFF 	 bl __aeabi_fadd
 1275 0128 0346     	 mov r3,r0
 1276 012a C7F8B430 	 str r3,[r7,#180]
 634:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 635:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 1277              	 .loc 1 635 0 discriminator 1
 1278 012e D7F8C800 	 ldr r0,[r7,#200]
 1279 0132 D7F8C010 	 ldr r1,[r7,#192]
 1280 0136 FFF7FEFF 	 bl __aeabi_fadd
 1281 013a 0346     	 mov r3,r0
 1282 013c C7F8B030 	 str r3,[r7,#176]
 636:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 637:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 638:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 1283              	 .loc 1 638 0 discriminator 1
 1284 0140 D7F80421 	 ldr r2,[r7,#260]
 1285 0144 D7F80431 	 ldr r3,[r7,#260]
 1286 0148 1344     	 add r3,r3,r2
 1287 014a C7F8AC30 	 str r3,[r7,#172]
 639:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2u];
 1288              	 .loc 1 639 0 discriminator 1
 1289 014e D7F8AC30 	 ldr r3,[r7,#172]
 1290 0152 DB00     	 lsls r3,r3,#3
 1291 0154 3A1D     	 adds r2,r7,#4
 1292 0156 1268     	 ldr r2,[r2]
 1293 0158 1344     	 add r3,r3,r2
 1294 015a 1B68     	 ldr r3,[r3]
 1295 015c C7F8A830 	 str r3,[r7,#168]
 640:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2u) + 1u];
 1296              	 .loc 1 640 0 discriminator 1
 1297 0160 D7F8AC30 	 ldr r3,[r7,#172]
 1298 0164 DB00     	 lsls r3,r3,#3
 1299 0166 0433     	 adds r3,r3,#4
 1300 0168 3A1D     	 adds r2,r7,#4
 1301 016a 1268     	 ldr r2,[r2]
 1302 016c 1344     	 add r3,r3,r2
 1303 016e 1B68     	 ldr r3,[r3]
 1304 0170 C7F8A430 	 str r3,[r7,#164]
 641:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 642:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 643:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 1305              	 .loc 1 643 0 discriminator 1
 1306 0174 D7F8DC00 	 ldr r0,[r7,#220]
 1307 0178 D7F8D410 	 ldr r1,[r7,#212]
 1308 017c FFF7FEFF 	 bl __aeabi_fsub
 1309 0180 0346     	 mov r3,r0
 1310 0182 C7F8A030 	 str r3,[r7,#160]
 644:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 645:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 1311              	 .loc 1 645 0 discriminator 1
 1312 0186 D7F8CC00 	 ldr r0,[r7,#204]
 1313 018a D7F8C410 	 ldr r1,[r7,#196]
 1314 018e FFF7FEFF 	 bl __aeabi_fsub
 1315 0192 0346     	 mov r3,r0
 1316 0194 C7F89C30 	 str r3,[r7,#156]
 646:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 647:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 1317              	 .loc 1 647 0 discriminator 1
 1318 0198 D7F8D800 	 ldr r0,[r7,#216]
 1319 019c D7F8D010 	 ldr r1,[r7,#208]
 1320 01a0 FFF7FEFF 	 bl __aeabi_fsub
 1321 01a4 0346     	 mov r3,r0
 1322 01a6 C7F89830 	 str r3,[r7,#152]
 648:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 649:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 1323              	 .loc 1 649 0 discriminator 1
 1324 01aa D7F8C800 	 ldr r0,[r7,#200]
 1325 01ae D7F8C010 	 ldr r1,[r7,#192]
 1326 01b2 FFF7FEFF 	 bl __aeabi_fsub
 1327 01b6 0346     	 mov r3,r0
 1328 01b8 C7F89430 	 str r3,[r7,#148]
 650:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 651:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 652:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 1329              	 .loc 1 652 0 discriminator 1
 1330 01bc D7F80031 	 ldr r3,[r7,#256]
 1331 01c0 DB00     	 lsls r3,r3,#3
 1332 01c2 FA68     	 ldr r2,[r7,#12]
 1333 01c4 D418     	 adds r4,r2,r3
 1334 01c6 D7F8BC00 	 ldr r0,[r7,#188]
 1335 01ca D7F8B810 	 ldr r1,[r7,#184]
 1336 01ce FFF7FEFF 	 bl __aeabi_fadd
 1337 01d2 0346     	 mov r3,r0
 1338 01d4 2360     	 str r3,[r4]
 653:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 654:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 655:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 1339              	 .loc 1 655 0 discriminator 1
 1340 01d6 D7F80031 	 ldr r3,[r7,#256]
 1341 01da DB00     	 lsls r3,r3,#3
 1342 01dc 0433     	 adds r3,r3,#4
 1343 01de FA68     	 ldr r2,[r7,#12]
 1344 01e0 D418     	 adds r4,r2,r3
 1345 01e2 D7F8B400 	 ldr r0,[r7,#180]
 1346 01e6 D7F8B010 	 ldr r1,[r7,#176]
 1347 01ea FFF7FEFF 	 bl __aeabi_fadd
 1348 01ee 0346     	 mov r3,r0
 1349 01f0 2360     	 str r3,[r4]
 656:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 657:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 658:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc - Ybminusd);
 1350              	 .loc 1 658 0 discriminator 1
 1351 01f2 D7F8A000 	 ldr r0,[r7,#160]
 1352 01f6 D7F89410 	 ldr r1,[r7,#148]
 1353 01fa FFF7FEFF 	 bl __aeabi_fsub
 1354 01fe 0346     	 mov r3,r0
 1355 0200 C7F89030 	 str r3,[r7,#144]
 659:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 660:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc + Xbminusd);
 1356              	 .loc 1 660 0 discriminator 1
 1357 0204 D7F89800 	 ldr r0,[r7,#152]
 1358 0208 D7F89C10 	 ldr r1,[r7,#156]
 1359 020c FFF7FEFF 	 bl __aeabi_fadd
 1360 0210 0346     	 mov r3,r0
 1361 0212 C7F88C30 	 str r3,[r7,#140]
 661:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
 662:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 1362              	 .loc 1 662 0 discriminator 1
 1363 0216 D7F8BC00 	 ldr r0,[r7,#188]
 1364 021a D7F8B810 	 ldr r1,[r7,#184]
 1365 021e FFF7FEFF 	 bl __aeabi_fsub
 1366 0222 0346     	 mov r3,r0
 1367 0224 C7F88830 	 str r3,[r7,#136]
 663:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 664:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 1368              	 .loc 1 664 0 discriminator 1
 1369 0228 D7F8B400 	 ldr r0,[r7,#180]
 1370 022c D7F8B010 	 ldr r1,[r7,#176]
 1371 0230 FFF7FEFF 	 bl __aeabi_fsub
 1372 0234 0346     	 mov r3,r0
 1373 0236 C7F88430 	 str r3,[r7,#132]
 665:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 666:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc + Ybminusd);
 1374              	 .loc 1 666 0 discriminator 1
 1375 023a D7F8A000 	 ldr r0,[r7,#160]
 1376 023e D7F89410 	 ldr r1,[r7,#148]
 1377 0242 FFF7FEFF 	 bl __aeabi_fadd
 1378 0246 0346     	 mov r3,r0
 1379 0248 C7F88030 	 str r3,[r7,#128]
 667:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb - xd) */
 668:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Yaminusc - Xbminusd);
 1380              	 .loc 1 668 0 discriminator 1
 1381 024c D7F89800 	 ldr r0,[r7,#152]
 1382 0250 D7F89C10 	 ldr r1,[r7,#156]
 1383 0254 FFF7FEFF 	 bl __aeabi_fsub
 1384 0258 0346     	 mov r3,r0
 1385 025a FB67     	 str r3,[r7,#124]
 669:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 670:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2u];
 1386              	 .loc 1 670 0 discriminator 1
 1387 025c D7F80431 	 ldr r3,[r7,#260]
 1388 0260 DB00     	 lsls r3,r3,#3
 1389 0262 3A1D     	 adds r2,r7,#4
 1390 0264 1268     	 ldr r2,[r2]
 1391 0266 1344     	 add r3,r3,r2
 1392 0268 1B68     	 ldr r3,[r3]
 1393 026a BB67     	 str r3,[r7,#120]
 671:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2u) + 1u];
 1394              	 .loc 1 671 0 discriminator 1
 1395 026c D7F80431 	 ldr r3,[r7,#260]
 1396 0270 DB00     	 lsls r3,r3,#3
 1397 0272 0433     	 adds r3,r3,#4
 1398 0274 3A1D     	 adds r2,r7,#4
 1399 0276 1268     	 ldr r2,[r2]
 1400 0278 1344     	 add r3,r3,r2
 1401 027a 1B68     	 ldr r3,[r3]
 1402 027c 7B67     	 str r3,[r7,#116]
 672:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 673:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 674:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 1403              	 .loc 1 674 0 discriminator 1
 1404 027e D7F8AC20 	 ldr r2,[r7,#172]
 1405 0282 D7F80431 	 ldr r3,[r7,#260]
 1406 0286 1344     	 add r3,r3,r2
 1407 0288 3B67     	 str r3,[r7,#112]
 675:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2u];
 1408              	 .loc 1 675 0 discriminator 1
 1409 028a 3B6F     	 ldr r3,[r7,#112]
 1410 028c DB00     	 lsls r3,r3,#3
 1411 028e 3A1D     	 adds r2,r7,#4
 1412 0290 1268     	 ldr r2,[r2]
 1413 0292 1344     	 add r3,r3,r2
 1414 0294 1B68     	 ldr r3,[r3]
 1415 0296 FB66     	 str r3,[r7,#108]
 676:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2u) + 1u];
 1416              	 .loc 1 676 0 discriminator 1
 1417 0298 3B6F     	 ldr r3,[r7,#112]
 1418 029a DB00     	 lsls r3,r3,#3
 1419 029c 0433     	 adds r3,r3,#4
 1420 029e 3A1D     	 adds r2,r7,#4
 1421 02a0 1268     	 ldr r2,[r2]
 1422 02a2 1344     	 add r3,r3,r2
 1423 02a4 1B68     	 ldr r3,[r3]
 1424 02a6 BB66     	 str r3,[r7,#104]
 677:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 678:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 1425              	 .loc 1 678 0 discriminator 1
 1426 02a8 D7F89000 	 ldr r0,[r7,#144]
 1427 02ac B96F     	 ldr r1,[r7,#120]
 1428 02ae FFF7FEFF 	 bl __aeabi_fmul
 1429 02b2 0346     	 mov r3,r0
 1430 02b4 7B66     	 str r3,[r7,#100]
 679:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 1431              	 .loc 1 679 0 discriminator 1
 1432 02b6 D7F88C00 	 ldr r0,[r7,#140]
 1433 02ba B96F     	 ldr r1,[r7,#120]
 1434 02bc FFF7FEFF 	 bl __aeabi_fmul
 1435 02c0 0346     	 mov r3,r0
 1436 02c2 3B66     	 str r3,[r7,#96]
 680:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 1437              	 .loc 1 680 0 discriminator 1
 1438 02c4 D7F88800 	 ldr r0,[r7,#136]
 1439 02c8 D7F8A810 	 ldr r1,[r7,#168]
 1440 02cc FFF7FEFF 	 bl __aeabi_fmul
 1441 02d0 0346     	 mov r3,r0
 1442 02d2 FB65     	 str r3,[r7,#92]
 681:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 1443              	 .loc 1 681 0 discriminator 1
 1444 02d4 D7F88400 	 ldr r0,[r7,#132]
 1445 02d8 D7F8A810 	 ldr r1,[r7,#168]
 1446 02dc FFF7FEFF 	 bl __aeabi_fmul
 1447 02e0 0346     	 mov r3,r0
 1448 02e2 BB65     	 str r3,[r7,#88]
 682:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 1449              	 .loc 1 682 0 discriminator 1
 1450 02e4 D7F88000 	 ldr r0,[r7,#128]
 1451 02e8 F96E     	 ldr r1,[r7,#108]
 1452 02ea FFF7FEFF 	 bl __aeabi_fmul
 1453 02ee 0346     	 mov r3,r0
 1454 02f0 7B65     	 str r3,[r7,#84]
 683:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
 1455              	 .loc 1 683 0 discriminator 1
 1456 02f2 F86F     	 ldr r0,[r7,#124]
 1457 02f4 F96E     	 ldr r1,[r7,#108]
 1458 02f6 FFF7FEFF 	 bl __aeabi_fmul
 1459 02fa 0346     	 mov r3,r0
 1460 02fc 3B65     	 str r3,[r7,#80]
 684:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    
 685:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 686:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 687:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 1461              	 .loc 1 687 0 discriminator 1
 1462 02fe D7F88C00 	 ldr r0,[r7,#140]
 1463 0302 796F     	 ldr r1,[r7,#116]
 1464 0304 FFF7FEFF 	 bl __aeabi_fmul
 1465 0308 0346     	 mov r3,r0
 1466 030a FB64     	 str r3,[r7,#76]
 688:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 689:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 690:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 1467              	 .loc 1 690 0 discriminator 1
 1468 030c D7F89000 	 ldr r0,[r7,#144]
 1469 0310 796F     	 ldr r1,[r7,#116]
 1470 0312 FFF7FEFF 	 bl __aeabi_fmul
 1471 0316 0346     	 mov r3,r0
 1472 0318 BB64     	 str r3,[r7,#72]
 691:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 692:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 693:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 1473              	 .loc 1 693 0 discriminator 1
 1474 031a D7F88400 	 ldr r0,[r7,#132]
 1475 031e D7F8A410 	 ldr r1,[r7,#164]
 1476 0322 FFF7FEFF 	 bl __aeabi_fmul
 1477 0326 0346     	 mov r3,r0
 1478 0328 7B64     	 str r3,[r7,#68]
 694:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 695:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 696:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 1479              	 .loc 1 696 0 discriminator 1
 1480 032a D7F88800 	 ldr r0,[r7,#136]
 1481 032e D7F8A410 	 ldr r1,[r7,#164]
 1482 0332 FFF7FEFF 	 bl __aeabi_fmul
 1483 0336 0346     	 mov r3,r0
 1484 0338 3B64     	 str r3,[r7,#64]
 697:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 698:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 699:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 1485              	 .loc 1 699 0 discriminator 1
 1486 033a F86F     	 ldr r0,[r7,#124]
 1487 033c B96E     	 ldr r1,[r7,#104]
 1488 033e FFF7FEFF 	 bl __aeabi_fmul
 1489 0342 0346     	 mov r3,r0
 1490 0344 FB63     	 str r3,[r7,#60]
 700:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 701:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 702:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 1491              	 .loc 1 702 0 discriminator 1
 1492 0346 D7F88000 	 ldr r0,[r7,#128]
 1493 034a B96E     	 ldr r1,[r7,#104]
 1494 034c FFF7FEFF 	 bl __aeabi_fmul
 1495 0350 0346     	 mov r3,r0
 1496 0352 BB63     	 str r3,[r7,#56]
 703:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       
 704:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out -= p0;
 1497              	 .loc 1 704 0 discriminator 1
 1498 0354 786E     	 ldr r0,[r7,#100]
 1499 0356 F96C     	 ldr r1,[r7,#76]
 1500 0358 FFF7FEFF 	 bl __aeabi_fsub
 1501 035c 0346     	 mov r3,r0
 1502 035e 7B66     	 str r3,[r7,#100]
 705:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out += p1;
 1503              	 .loc 1 705 0 discriminator 1
 1504 0360 386E     	 ldr r0,[r7,#96]
 1505 0362 B96C     	 ldr r1,[r7,#72]
 1506 0364 FFF7FEFF 	 bl __aeabi_fadd
 1507 0368 0346     	 mov r3,r0
 1508 036a 3B66     	 str r3,[r7,#96]
 706:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out -= p2;
 1509              	 .loc 1 706 0 discriminator 1
 1510 036c F86D     	 ldr r0,[r7,#92]
 1511 036e 796C     	 ldr r1,[r7,#68]
 1512 0370 FFF7FEFF 	 bl __aeabi_fsub
 1513 0374 0346     	 mov r3,r0
 1514 0376 FB65     	 str r3,[r7,#92]
 707:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out += p3;
 1515              	 .loc 1 707 0 discriminator 1
 1516 0378 B86D     	 ldr r0,[r7,#88]
 1517 037a 396C     	 ldr r1,[r7,#64]
 1518 037c FFF7FEFF 	 bl __aeabi_fadd
 1519 0380 0346     	 mov r3,r0
 1520 0382 BB65     	 str r3,[r7,#88]
 708:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out -= p4;
 1521              	 .loc 1 708 0 discriminator 1
 1522 0384 786D     	 ldr r0,[r7,#84]
 1523 0386 F96B     	 ldr r1,[r7,#60]
 1524 0388 FFF7FEFF 	 bl __aeabi_fsub
 1525 038c 0346     	 mov r3,r0
 1526 038e 7B65     	 str r3,[r7,#84]
 709:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out += p5;
 1527              	 .loc 1 709 0 discriminator 1
 1528 0390 386D     	 ldr r0,[r7,#80]
 1529 0392 B96B     	 ldr r1,[r7,#56]
 1530 0394 FFF7FEFF 	 bl __aeabi_fadd
 1531 0398 0346     	 mov r3,r0
 1532 039a 3B65     	 str r3,[r7,#80]
 710:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 711:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 712:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i1] = Xc12_out;
 1533              	 .loc 1 712 0 discriminator 1
 1534 039c D7F8E830 	 ldr r3,[r7,#232]
 1535 03a0 DB00     	 lsls r3,r3,#3
 1536 03a2 FA68     	 ldr r2,[r7,#12]
 1537 03a4 1344     	 add r3,r3,r2
 1538 03a6 FA6D     	 ldr r2,[r7,#92]
 1539 03a8 1A60     	 str r2,[r3]
 713:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 714:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 715:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i1) + 1u] = Yc12_out;
 1540              	 .loc 1 715 0 discriminator 1
 1541 03aa D7F8E830 	 ldr r3,[r7,#232]
 1542 03ae DB00     	 lsls r3,r3,#3
 1543 03b0 0433     	 adds r3,r3,#4
 1544 03b2 FA68     	 ldr r2,[r7,#12]
 1545 03b4 1344     	 add r3,r3,r2
 1546 03b6 BA6D     	 ldr r2,[r7,#88]
 1547 03b8 1A60     	 str r2,[r3]
 716:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 717:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 718:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i2] = Xb12_out;
 1548              	 .loc 1 718 0 discriminator 1
 1549 03ba D7F8E430 	 ldr r3,[r7,#228]
 1550 03be DB00     	 lsls r3,r3,#3
 1551 03c0 FA68     	 ldr r2,[r7,#12]
 1552 03c2 1344     	 add r3,r3,r2
 1553 03c4 7A6E     	 ldr r2,[r7,#100]
 1554 03c6 1A60     	 str r2,[r3]
 719:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 720:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 721:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i2) + 1u] = Yb12_out;
 1555              	 .loc 1 721 0 discriminator 1
 1556 03c8 D7F8E430 	 ldr r3,[r7,#228]
 1557 03cc DB00     	 lsls r3,r3,#3
 1558 03ce 0433     	 adds r3,r3,#4
 1559 03d0 FA68     	 ldr r2,[r7,#12]
 1560 03d2 1344     	 add r3,r3,r2
 1561 03d4 3A6E     	 ldr r2,[r7,#96]
 1562 03d6 1A60     	 str r2,[r3]
 722:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 723:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 724:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i3] = Xd12_out;
 1563              	 .loc 1 724 0 discriminator 1
 1564 03d8 D7F8E030 	 ldr r3,[r7,#224]
 1565 03dc DB00     	 lsls r3,r3,#3
 1566 03de FA68     	 ldr r2,[r7,#12]
 1567 03e0 1344     	 add r3,r3,r2
 1568 03e2 7A6D     	 ldr r2,[r7,#84]
 1569 03e4 1A60     	 str r2,[r3]
 725:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 726:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 727:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i3) + 1u] = Yd12_out;
 1570              	 .loc 1 727 0 discriminator 1
 1571 03e6 D7F8E030 	 ldr r3,[r7,#224]
 1572 03ea DB00     	 lsls r3,r3,#3
 1573 03ec 0433     	 adds r3,r3,#4
 1574 03ee FA68     	 ldr r2,[r7,#12]
 1575 03f0 1344     	 add r3,r3,r2
 1576 03f2 3A6D     	 ldr r2,[r7,#80]
 1577 03f4 1A60     	 str r2,[r3]
 728:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 729:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 730:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = ia1 + twidCoefModifier;
 1578              	 .loc 1 730 0 discriminator 1
 1579 03f6 07F10803 	 add r3,r7,#8
 1580 03fa 1B88     	 ldrh r3,[r3]
 1581 03fc D7F80421 	 ldr r2,[r7,#260]
 1582 0400 1344     	 add r3,r3,r2
 1583 0402 C7F80431 	 str r3,[r7,#260]
 731:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 732:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 733:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i0 = i0 + 1u;
 1584              	 .loc 1 733 0 discriminator 1
 1585 0406 D7F80031 	 ldr r3,[r7,#256]
 1586 040a 0133     	 adds r3,r3,#1
 1587 040c C7F80031 	 str r3,[r7,#256]
 734:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 735:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    } while(--j);
 1588              	 .loc 1 735 0 discriminator 1
 1589 0410 D7F8F830 	 ldr r3,[r7,#248]
 1590 0414 013B     	 subs r3,r3,#1
 1591 0416 C7F8F830 	 str r3,[r7,#248]
 1592 041a D7F8F830 	 ldr r3,[r7,#248]
 1593 041e 002B     	 cmp r3,#0
 1594 0420 7FF411AE 	 bne .L9
 736:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 737:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2u;
 1595              	 .loc 1 737 0
 1596 0424 07F10803 	 add r3,r7,#8
 1597 0428 07F10802 	 add r2,r7,#8
 1598 042c 1288     	 ldrh r2,[r2]
 1599 042e 9200     	 lsls r2,r2,#2
 1600 0430 1A80     	 strh r2,[r3]
 738:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 739:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
 740:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 1601              	 .loc 1 740 0
 1602 0432 7B89     	 ldrh r3,[r7,#10]
 1603 0434 9B08     	 lsrs r3,r3,#2
 1604 0436 9BB2     	 uxth r3,r3
 1605 0438 C7F8F430 	 str r3,[r7,#244]
 1606 043c 18E2     	 b .L10
 1607              	.L13:
 741:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 742:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 743:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 1608              	 .loc 1 743 0
 1609 043e D7F8FC30 	 ldr r3,[r7,#252]
 1610 0442 C7F8EC30 	 str r3,[r7,#236]
 744:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2u;
 1611              	 .loc 1 744 0
 1612 0446 D7F8FC30 	 ldr r3,[r7,#252]
 1613 044a 9B08     	 lsrs r3,r3,#2
 1614 044c C7F8FC30 	 str r3,[r7,#252]
 745:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0u;
 1615              	 .loc 1 745 0
 1616 0450 0023     	 movs r3,#0
 1617 0452 C7F80431 	 str r3,[r7,#260]
 746:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 747:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 748:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 1618              	 .loc 1 748 0
 1619 0456 0023     	 movs r3,#0
 1620 0458 C7F8F830 	 str r3,[r7,#248]
 1621              	.L12:
 749:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 750:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 751:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 752:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 1622              	 .loc 1 752 0
 1623 045c D7F80421 	 ldr r2,[r7,#260]
 1624 0460 D7F80431 	 ldr r3,[r7,#260]
 1625 0464 1344     	 add r3,r3,r2
 1626 0466 C7F8AC30 	 str r3,[r7,#172]
 753:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 1627              	 .loc 1 753 0
 1628 046a D7F8AC20 	 ldr r2,[r7,#172]
 1629 046e D7F80431 	 ldr r3,[r7,#260]
 1630 0472 1344     	 add r3,r3,r2
 1631 0474 3B67     	 str r3,[r7,#112]
 754:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2u];
 1632              	 .loc 1 754 0
 1633 0476 D7F80431 	 ldr r3,[r7,#260]
 1634 047a DB00     	 lsls r3,r3,#3
 1635 047c 3A1D     	 adds r2,r7,#4
 1636 047e 1268     	 ldr r2,[r2]
 1637 0480 1344     	 add r3,r3,r2
 1638 0482 1B68     	 ldr r3,[r3]
 1639 0484 BB67     	 str r3,[r7,#120]
 755:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2u) + 1u];
 1640              	 .loc 1 755 0
 1641 0486 D7F80431 	 ldr r3,[r7,#260]
 1642 048a DB00     	 lsls r3,r3,#3
 1643 048c 0433     	 adds r3,r3,#4
 1644 048e 3A1D     	 adds r2,r7,#4
 1645 0490 1268     	 ldr r2,[r2]
 1646 0492 1344     	 add r3,r3,r2
 1647 0494 1B68     	 ldr r3,[r3]
 1648 0496 7B67     	 str r3,[r7,#116]
 756:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2u];
 1649              	 .loc 1 756 0
 1650 0498 D7F8AC30 	 ldr r3,[r7,#172]
 1651 049c DB00     	 lsls r3,r3,#3
 1652 049e 3A1D     	 adds r2,r7,#4
 1653 04a0 1268     	 ldr r2,[r2]
 1654 04a2 1344     	 add r3,r3,r2
 1655 04a4 1B68     	 ldr r3,[r3]
 1656 04a6 C7F8A830 	 str r3,[r7,#168]
 757:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2u) + 1u];
 1657              	 .loc 1 757 0
 1658 04aa D7F8AC30 	 ldr r3,[r7,#172]
 1659 04ae DB00     	 lsls r3,r3,#3
 1660 04b0 0433     	 adds r3,r3,#4
 1661 04b2 3A1D     	 adds r2,r7,#4
 1662 04b4 1268     	 ldr r2,[r2]
 1663 04b6 1344     	 add r3,r3,r2
 1664 04b8 1B68     	 ldr r3,[r3]
 1665 04ba C7F8A430 	 str r3,[r7,#164]
 758:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2u];
 1666              	 .loc 1 758 0
 1667 04be 3B6F     	 ldr r3,[r7,#112]
 1668 04c0 DB00     	 lsls r3,r3,#3
 1669 04c2 3A1D     	 adds r2,r7,#4
 1670 04c4 1268     	 ldr r2,[r2]
 1671 04c6 1344     	 add r3,r3,r2
 1672 04c8 1B68     	 ldr r3,[r3]
 1673 04ca FB66     	 str r3,[r7,#108]
 759:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2u) + 1u];
 1674              	 .loc 1 759 0
 1675 04cc 3B6F     	 ldr r3,[r7,#112]
 1676 04ce DB00     	 lsls r3,r3,#3
 1677 04d0 0433     	 adds r3,r3,#4
 1678 04d2 3A1D     	 adds r2,r7,#4
 1679 04d4 1268     	 ldr r2,[r2]
 1680 04d6 1344     	 add r3,r3,r2
 1681 04d8 1B68     	 ldr r3,[r3]
 1682 04da BB66     	 str r3,[r7,#104]
 760:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 761:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 762:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 1683              	 .loc 1 762 0
 1684 04dc 07F10803 	 add r3,r7,#8
 1685 04e0 1B88     	 ldrh r3,[r3]
 1686 04e2 D7F80421 	 ldr r2,[r7,#260]
 1687 04e6 1344     	 add r3,r3,r2
 1688 04e8 C7F80431 	 str r3,[r7,#260]
 763:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 764:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 1689              	 .loc 1 764 0
 1690 04ec D7F8F830 	 ldr r3,[r7,#248]
 1691 04f0 C7F80031 	 str r3,[r7,#256]
 1692              	.L11:
 765:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 766:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 767:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 768:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 769:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 1693              	 .loc 1 769 0 discriminator 1
 1694 04f4 D7F80021 	 ldr r2,[r7,#256]
 1695 04f8 D7F8FC30 	 ldr r3,[r7,#252]
 1696 04fc 1344     	 add r3,r3,r2
 1697 04fe C7F8E830 	 str r3,[r7,#232]
 770:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 1698              	 .loc 1 770 0 discriminator 1
 1699 0502 D7F8E820 	 ldr r2,[r7,#232]
 1700 0506 D7F8FC30 	 ldr r3,[r7,#252]
 1701 050a 1344     	 add r3,r3,r2
 1702 050c C7F8E430 	 str r3,[r7,#228]
 771:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 1703              	 .loc 1 771 0 discriminator 1
 1704 0510 D7F8E420 	 ldr r2,[r7,#228]
 1705 0514 D7F8FC30 	 ldr r3,[r7,#252]
 1706 0518 1344     	 add r3,r3,r2
 1707 051a C7F8E030 	 str r3,[r7,#224]
 772:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 773:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2u * i0)];
 1708              	 .loc 1 773 0 discriminator 1
 1709 051e D7F80031 	 ldr r3,[r7,#256]
 1710 0522 DB00     	 lsls r3,r3,#3
 1711 0524 FA68     	 ldr r2,[r7,#12]
 1712 0526 1344     	 add r3,r3,r2
 1713 0528 1B68     	 ldr r3,[r3]
 1714 052a C7F8DC30 	 str r3,[r7,#220]
 774:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2u * i0) + 1u];
 1715              	 .loc 1 774 0 discriminator 1
 1716 052e D7F80031 	 ldr r3,[r7,#256]
 1717 0532 DB00     	 lsls r3,r3,#3
 1718 0534 0433     	 adds r3,r3,#4
 1719 0536 FA68     	 ldr r2,[r7,#12]
 1720 0538 1344     	 add r3,r3,r2
 1721 053a 1B68     	 ldr r3,[r3]
 1722 053c C7F8D830 	 str r3,[r7,#216]
 775:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 776:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2u * i1)];
 1723              	 .loc 1 776 0 discriminator 1
 1724 0540 D7F8E830 	 ldr r3,[r7,#232]
 1725 0544 DB00     	 lsls r3,r3,#3
 1726 0546 FA68     	 ldr r2,[r7,#12]
 1727 0548 1344     	 add r3,r3,r2
 1728 054a 1B68     	 ldr r3,[r3]
 1729 054c C7F8CC30 	 str r3,[r7,#204]
 777:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2u * i1) + 1u];
 1730              	 .loc 1 777 0 discriminator 1
 1731 0550 D7F8E830 	 ldr r3,[r7,#232]
 1732 0554 DB00     	 lsls r3,r3,#3
 1733 0556 0433     	 adds r3,r3,#4
 1734 0558 FA68     	 ldr r2,[r7,#12]
 1735 055a 1344     	 add r3,r3,r2
 1736 055c 1B68     	 ldr r3,[r3]
 1737 055e C7F8C830 	 str r3,[r7,#200]
 778:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 779:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2u * i2)];
 1738              	 .loc 1 779 0 discriminator 1
 1739 0562 D7F8E430 	 ldr r3,[r7,#228]
 1740 0566 DB00     	 lsls r3,r3,#3
 1741 0568 FA68     	 ldr r2,[r7,#12]
 1742 056a 1344     	 add r3,r3,r2
 1743 056c 1B68     	 ldr r3,[r3]
 1744 056e C7F8D430 	 str r3,[r7,#212]
 780:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2u * i2) + 1u];
 1745              	 .loc 1 780 0 discriminator 1
 1746 0572 D7F8E430 	 ldr r3,[r7,#228]
 1747 0576 DB00     	 lsls r3,r3,#3
 1748 0578 0433     	 adds r3,r3,#4
 1749 057a FA68     	 ldr r2,[r7,#12]
 1750 057c 1344     	 add r3,r3,r2
 1751 057e 1B68     	 ldr r3,[r3]
 1752 0580 C7F8D030 	 str r3,[r7,#208]
 781:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 782:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2u * i3)];
 1753              	 .loc 1 782 0 discriminator 1
 1754 0584 D7F8E030 	 ldr r3,[r7,#224]
 1755 0588 DB00     	 lsls r3,r3,#3
 1756 058a FA68     	 ldr r2,[r7,#12]
 1757 058c 1344     	 add r3,r3,r2
 1758 058e 1B68     	 ldr r3,[r3]
 1759 0590 C7F8C430 	 str r3,[r7,#196]
 783:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2u * i3) + 1u];
 1760              	 .loc 1 783 0 discriminator 1
 1761 0594 D7F8E030 	 ldr r3,[r7,#224]
 1762 0598 DB00     	 lsls r3,r3,#3
 1763 059a 0433     	 adds r3,r3,#4
 1764 059c FA68     	 ldr r2,[r7,#12]
 1765 059e 1344     	 add r3,r3,r2
 1766 05a0 1B68     	 ldr r3,[r3]
 1767 05a2 C7F8C030 	 str r3,[r7,#192]
 784:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 785:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 786:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 1768              	 .loc 1 786 0 discriminator 1
 1769 05a6 D7F8DC00 	 ldr r0,[r7,#220]
 1770 05aa D7F8D410 	 ldr r1,[r7,#212]
 1771 05ae FFF7FEFF 	 bl __aeabi_fsub
 1772 05b2 0346     	 mov r3,r0
 1773 05b4 C7F8A030 	 str r3,[r7,#160]
 787:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 788:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 1774              	 .loc 1 788 0 discriminator 1
 1775 05b8 D7F8CC00 	 ldr r0,[r7,#204]
 1776 05bc D7F8C410 	 ldr r1,[r7,#196]
 1777 05c0 FFF7FEFF 	 bl __aeabi_fsub
 1778 05c4 0346     	 mov r3,r0
 1779 05c6 C7F89C30 	 str r3,[r7,#156]
 789:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 790:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 1780              	 .loc 1 790 0 discriminator 1
 1781 05ca D7F8D800 	 ldr r0,[r7,#216]
 1782 05ce D7F8D010 	 ldr r1,[r7,#208]
 1783 05d2 FFF7FEFF 	 bl __aeabi_fsub
 1784 05d6 0346     	 mov r3,r0
 1785 05d8 C7F89830 	 str r3,[r7,#152]
 791:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 792:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 1786              	 .loc 1 792 0 discriminator 1
 1787 05dc D7F8C800 	 ldr r0,[r7,#200]
 1788 05e0 D7F8C010 	 ldr r1,[r7,#192]
 1789 05e4 FFF7FEFF 	 bl __aeabi_fsub
 1790 05e8 0346     	 mov r3,r0
 1791 05ea C7F89430 	 str r3,[r7,#148]
 793:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 794:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 795:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 1792              	 .loc 1 795 0 discriminator 1
 1793 05ee D7F8DC00 	 ldr r0,[r7,#220]
 1794 05f2 D7F8D410 	 ldr r1,[r7,#212]
 1795 05f6 FFF7FEFF 	 bl __aeabi_fadd
 1796 05fa 0346     	 mov r3,r0
 1797 05fc C7F8BC30 	 str r3,[r7,#188]
 796:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 797:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 1798              	 .loc 1 797 0 discriminator 1
 1799 0600 D7F8CC00 	 ldr r0,[r7,#204]
 1800 0604 D7F8C410 	 ldr r1,[r7,#196]
 1801 0608 FFF7FEFF 	 bl __aeabi_fadd
 1802 060c 0346     	 mov r3,r0
 1803 060e C7F8B830 	 str r3,[r7,#184]
 798:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 799:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 1804              	 .loc 1 799 0 discriminator 1
 1805 0612 D7F8D800 	 ldr r0,[r7,#216]
 1806 0616 D7F8D010 	 ldr r1,[r7,#208]
 1807 061a FFF7FEFF 	 bl __aeabi_fadd
 1808 061e 0346     	 mov r3,r0
 1809 0620 C7F8B430 	 str r3,[r7,#180]
 800:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 801:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 1810              	 .loc 1 801 0 discriminator 1
 1811 0624 D7F8C800 	 ldr r0,[r7,#200]
 1812 0628 D7F8C010 	 ldr r1,[r7,#192]
 1813 062c FFF7FEFF 	 bl __aeabi_fadd
 1814 0630 0346     	 mov r3,r0
 1815 0632 C7F8B030 	 str r3,[r7,#176]
 802:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 803:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 804:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc - Ybminusd);
 1816              	 .loc 1 804 0 discriminator 1
 1817 0636 D7F8A000 	 ldr r0,[r7,#160]
 1818 063a D7F89410 	 ldr r1,[r7,#148]
 1819 063e FFF7FEFF 	 bl __aeabi_fsub
 1820 0642 0346     	 mov r3,r0
 1821 0644 C7F89030 	 str r3,[r7,#144]
 805:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 806:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc + Xbminusd);
 1822              	 .loc 1 806 0 discriminator 1
 1823 0648 D7F89800 	 ldr r0,[r7,#152]
 1824 064c D7F89C10 	 ldr r1,[r7,#156]
 1825 0650 FFF7FEFF 	 bl __aeabi_fadd
 1826 0654 0346     	 mov r3,r0
 1827 0656 C7F88C30 	 str r3,[r7,#140]
 807:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 808:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 1828              	 .loc 1 808 0 discriminator 1
 1829 065a D7F8BC00 	 ldr r0,[r7,#188]
 1830 065e D7F8B810 	 ldr r1,[r7,#184]
 1831 0662 FFF7FEFF 	 bl __aeabi_fsub
 1832 0666 0346     	 mov r3,r0
 1833 0668 C7F88830 	 str r3,[r7,#136]
 809:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 810:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 1834              	 .loc 1 810 0 discriminator 1
 1835 066c D7F8B400 	 ldr r0,[r7,#180]
 1836 0670 D7F8B010 	 ldr r1,[r7,#176]
 1837 0674 FFF7FEFF 	 bl __aeabi_fsub
 1838 0678 0346     	 mov r3,r0
 1839 067a C7F88430 	 str r3,[r7,#132]
 811:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 812:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc + Ybminusd);
 1840              	 .loc 1 812 0 discriminator 1
 1841 067e D7F8A000 	 ldr r0,[r7,#160]
 1842 0682 D7F89410 	 ldr r1,[r7,#148]
 1843 0686 FFF7FEFF 	 bl __aeabi_fadd
 1844 068a 0346     	 mov r3,r0
 1845 068c C7F88030 	 str r3,[r7,#128]
 813:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 814:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Yaminusc - Xbminusd);
 1846              	 .loc 1 814 0 discriminator 1
 1847 0690 D7F89800 	 ldr r0,[r7,#152]
 1848 0694 D7F89C10 	 ldr r1,[r7,#156]
 1849 0698 FFF7FEFF 	 bl __aeabi_fsub
 1850 069c 0346     	 mov r3,r0
 1851 069e FB67     	 str r3,[r7,#124]
 815:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 816:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 1852              	 .loc 1 816 0 discriminator 1
 1853 06a0 D7F80031 	 ldr r3,[r7,#256]
 1854 06a4 DB00     	 lsls r3,r3,#3
 1855 06a6 FA68     	 ldr r2,[r7,#12]
 1856 06a8 D418     	 adds r4,r2,r3
 1857 06aa D7F8BC00 	 ldr r0,[r7,#188]
 1858 06ae D7F8B810 	 ldr r1,[r7,#184]
 1859 06b2 FFF7FEFF 	 bl __aeabi_fadd
 1860 06b6 0346     	 mov r3,r0
 1861 06b8 2360     	 str r3,[r4]
 817:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 1862              	 .loc 1 817 0 discriminator 1
 1863 06ba D7F80031 	 ldr r3,[r7,#256]
 1864 06be DB00     	 lsls r3,r3,#3
 1865 06c0 0433     	 adds r3,r3,#4
 1866 06c2 FA68     	 ldr r2,[r7,#12]
 1867 06c4 D418     	 adds r4,r2,r3
 1868 06c6 D7F8B400 	 ldr r0,[r7,#180]
 1869 06ca D7F8B010 	 ldr r1,[r7,#176]
 1870 06ce FFF7FEFF 	 bl __aeabi_fadd
 1871 06d2 0346     	 mov r3,r0
 1872 06d4 2360     	 str r3,[r4]
 818:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 819:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 1873              	 .loc 1 819 0 discriminator 1
 1874 06d6 D7F89000 	 ldr r0,[r7,#144]
 1875 06da B96F     	 ldr r1,[r7,#120]
 1876 06dc FFF7FEFF 	 bl __aeabi_fmul
 1877 06e0 0346     	 mov r3,r0
 1878 06e2 7B66     	 str r3,[r7,#100]
 820:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 1879              	 .loc 1 820 0 discriminator 1
 1880 06e4 D7F88C00 	 ldr r0,[r7,#140]
 1881 06e8 B96F     	 ldr r1,[r7,#120]
 1882 06ea FFF7FEFF 	 bl __aeabi_fmul
 1883 06ee 0346     	 mov r3,r0
 1884 06f0 3B66     	 str r3,[r7,#96]
 821:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 1885              	 .loc 1 821 0 discriminator 1
 1886 06f2 D7F88800 	 ldr r0,[r7,#136]
 1887 06f6 D7F8A810 	 ldr r1,[r7,#168]
 1888 06fa FFF7FEFF 	 bl __aeabi_fmul
 1889 06fe 0346     	 mov r3,r0
 1890 0700 FB65     	 str r3,[r7,#92]
 822:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 1891              	 .loc 1 822 0 discriminator 1
 1892 0702 D7F88400 	 ldr r0,[r7,#132]
 1893 0706 D7F8A810 	 ldr r1,[r7,#168]
 1894 070a FFF7FEFF 	 bl __aeabi_fmul
 1895 070e 0346     	 mov r3,r0
 1896 0710 BB65     	 str r3,[r7,#88]
 823:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 1897              	 .loc 1 823 0 discriminator 1
 1898 0712 D7F88000 	 ldr r0,[r7,#128]
 1899 0716 F96E     	 ldr r1,[r7,#108]
 1900 0718 FFF7FEFF 	 bl __aeabi_fmul
 1901 071c 0346     	 mov r3,r0
 1902 071e 7B65     	 str r3,[r7,#84]
 824:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 1903              	 .loc 1 824 0 discriminator 1
 1904 0720 F86F     	 ldr r0,[r7,#124]
 1905 0722 F96E     	 ldr r1,[r7,#108]
 1906 0724 FFF7FEFF 	 bl __aeabi_fmul
 1907 0728 0346     	 mov r3,r0
 1908 072a 3B65     	 str r3,[r7,#80]
 825:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 826:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 827:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 828:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 1909              	 .loc 1 828 0 discriminator 1
 1910 072c D7F88C00 	 ldr r0,[r7,#140]
 1911 0730 796F     	 ldr r1,[r7,#116]
 1912 0732 FFF7FEFF 	 bl __aeabi_fmul
 1913 0736 0346     	 mov r3,r0
 1914 0738 FB64     	 str r3,[r7,#76]
 829:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 830:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 831:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 1915              	 .loc 1 831 0 discriminator 1
 1916 073a D7F89000 	 ldr r0,[r7,#144]
 1917 073e 796F     	 ldr r1,[r7,#116]
 1918 0740 FFF7FEFF 	 bl __aeabi_fmul
 1919 0744 0346     	 mov r3,r0
 1920 0746 BB64     	 str r3,[r7,#72]
 832:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 833:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 834:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 1921              	 .loc 1 834 0 discriminator 1
 1922 0748 D7F88400 	 ldr r0,[r7,#132]
 1923 074c D7F8A410 	 ldr r1,[r7,#164]
 1924 0750 FFF7FEFF 	 bl __aeabi_fmul
 1925 0754 0346     	 mov r3,r0
 1926 0756 7B64     	 str r3,[r7,#68]
 835:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 836:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 837:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 1927              	 .loc 1 837 0 discriminator 1
 1928 0758 D7F88800 	 ldr r0,[r7,#136]
 1929 075c D7F8A410 	 ldr r1,[r7,#164]
 1930 0760 FFF7FEFF 	 bl __aeabi_fmul
 1931 0764 0346     	 mov r3,r0
 1932 0766 3B64     	 str r3,[r7,#64]
 838:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 839:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 840:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 1933              	 .loc 1 840 0 discriminator 1
 1934 0768 F86F     	 ldr r0,[r7,#124]
 1935 076a B96E     	 ldr r1,[r7,#104]
 1936 076c FFF7FEFF 	 bl __aeabi_fmul
 1937 0770 0346     	 mov r3,r0
 1938 0772 FB63     	 str r3,[r7,#60]
 841:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 842:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 843:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 1939              	 .loc 1 843 0 discriminator 1
 1940 0774 D7F88000 	 ldr r0,[r7,#128]
 1941 0778 B96E     	 ldr r1,[r7,#104]
 1942 077a FFF7FEFF 	 bl __aeabi_fmul
 1943 077e 0346     	 mov r3,r0
 1944 0780 BB63     	 str r3,[r7,#56]
 844:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             
 845:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out -= p0;
 1945              	 .loc 1 845 0 discriminator 1
 1946 0782 786E     	 ldr r0,[r7,#100]
 1947 0784 F96C     	 ldr r1,[r7,#76]
 1948 0786 FFF7FEFF 	 bl __aeabi_fsub
 1949 078a 0346     	 mov r3,r0
 1950 078c 7B66     	 str r3,[r7,#100]
 846:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out += p1;
 1951              	 .loc 1 846 0 discriminator 1
 1952 078e 386E     	 ldr r0,[r7,#96]
 1953 0790 B96C     	 ldr r1,[r7,#72]
 1954 0792 FFF7FEFF 	 bl __aeabi_fadd
 1955 0796 0346     	 mov r3,r0
 1956 0798 3B66     	 str r3,[r7,#96]
 847:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out -= p2;
 1957              	 .loc 1 847 0 discriminator 1
 1958 079a F86D     	 ldr r0,[r7,#92]
 1959 079c 796C     	 ldr r1,[r7,#68]
 1960 079e FFF7FEFF 	 bl __aeabi_fsub
 1961 07a2 0346     	 mov r3,r0
 1962 07a4 FB65     	 str r3,[r7,#92]
 848:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out += p3;
 1963              	 .loc 1 848 0 discriminator 1
 1964 07a6 B86D     	 ldr r0,[r7,#88]
 1965 07a8 396C     	 ldr r1,[r7,#64]
 1966 07aa FFF7FEFF 	 bl __aeabi_fadd
 1967 07ae 0346     	 mov r3,r0
 1968 07b0 BB65     	 str r3,[r7,#88]
 849:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out -= p4;
 1969              	 .loc 1 849 0 discriminator 1
 1970 07b2 786D     	 ldr r0,[r7,#84]
 1971 07b4 F96B     	 ldr r1,[r7,#60]
 1972 07b6 FFF7FEFF 	 bl __aeabi_fsub
 1973 07ba 0346     	 mov r3,r0
 1974 07bc 7B65     	 str r3,[r7,#84]
 850:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out += p5;
 1975              	 .loc 1 850 0 discriminator 1
 1976 07be 386D     	 ldr r0,[r7,#80]
 1977 07c0 B96B     	 ldr r1,[r7,#56]
 1978 07c2 FFF7FEFF 	 bl __aeabi_fadd
 1979 07c6 0346     	 mov r3,r0
 1980 07c8 3B65     	 str r3,[r7,#80]
 851:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 852:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 853:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i1] = Xc12_out;
 1981              	 .loc 1 853 0 discriminator 1
 1982 07ca D7F8E830 	 ldr r3,[r7,#232]
 1983 07ce DB00     	 lsls r3,r3,#3
 1984 07d0 FA68     	 ldr r2,[r7,#12]
 1985 07d2 1344     	 add r3,r3,r2
 1986 07d4 FA6D     	 ldr r2,[r7,#92]
 1987 07d6 1A60     	 str r2,[r3]
 854:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 855:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 856:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i1) + 1u] = Yc12_out;
 1988              	 .loc 1 856 0 discriminator 1
 1989 07d8 D7F8E830 	 ldr r3,[r7,#232]
 1990 07dc DB00     	 lsls r3,r3,#3
 1991 07de 0433     	 adds r3,r3,#4
 1992 07e0 FA68     	 ldr r2,[r7,#12]
 1993 07e2 1344     	 add r3,r3,r2
 1994 07e4 BA6D     	 ldr r2,[r7,#88]
 1995 07e6 1A60     	 str r2,[r3]
 857:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 858:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 859:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i2] = Xb12_out;
 1996              	 .loc 1 859 0 discriminator 1
 1997 07e8 D7F8E430 	 ldr r3,[r7,#228]
 1998 07ec DB00     	 lsls r3,r3,#3
 1999 07ee FA68     	 ldr r2,[r7,#12]
 2000 07f0 1344     	 add r3,r3,r2
 2001 07f2 7A6E     	 ldr r2,[r7,#100]
 2002 07f4 1A60     	 str r2,[r3]
 860:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 861:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 862:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i2) + 1u] = Yb12_out;
 2003              	 .loc 1 862 0 discriminator 1
 2004 07f6 D7F8E430 	 ldr r3,[r7,#228]
 2005 07fa DB00     	 lsls r3,r3,#3
 2006 07fc 0433     	 adds r3,r3,#4
 2007 07fe FA68     	 ldr r2,[r7,#12]
 2008 0800 1344     	 add r3,r3,r2
 2009 0802 3A6E     	 ldr r2,[r7,#96]
 2010 0804 1A60     	 str r2,[r3]
 863:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 864:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 865:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i3] = Xd12_out;
 2011              	 .loc 1 865 0 discriminator 1
 2012 0806 D7F8E030 	 ldr r3,[r7,#224]
 2013 080a DB00     	 lsls r3,r3,#3
 2014 080c FA68     	 ldr r2,[r7,#12]
 2015 080e 1344     	 add r3,r3,r2
 2016 0810 7A6D     	 ldr r2,[r7,#84]
 2017 0812 1A60     	 str r2,[r3]
 866:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 867:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 868:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i3) + 1u] = Yd12_out;
 2018              	 .loc 1 868 0 discriminator 1
 2019 0814 D7F8E030 	 ldr r3,[r7,#224]
 2020 0818 DB00     	 lsls r3,r3,#3
 2021 081a 0433     	 adds r3,r3,#4
 2022 081c FA68     	 ldr r2,[r7,#12]
 2023 081e 1344     	 add r3,r3,r2
 2024 0820 3A6D     	 ldr r2,[r7,#80]
 2025 0822 1A60     	 str r2,[r3]
 869:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 870:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 2026              	 .loc 1 870 0 discriminator 1
 2027 0824 D7F80021 	 ldr r2,[r7,#256]
 2028 0828 D7F8EC30 	 ldr r3,[r7,#236]
 2029 082c 1344     	 add r3,r3,r2
 2030 082e C7F80031 	 str r3,[r7,#256]
 871:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          } while(i0 < fftLen);
 2031              	 .loc 1 871 0 discriminator 1
 2032 0832 7A89     	 ldrh r2,[r7,#10]
 2033 0834 D7F80031 	 ldr r3,[r7,#256]
 2034 0838 9A42     	 cmp r2,r3
 2035 083a 3FF65BAE 	 bhi .L11
 872:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 2036              	 .loc 1 872 0
 2037 083e D7F8F830 	 ldr r3,[r7,#248]
 2038 0842 0133     	 adds r3,r3,#1
 2039 0844 C7F8F830 	 str r3,[r7,#248]
 873:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       } while(j <= (n2 - 1u));
 2040              	 .loc 1 873 0
 2041 0848 D7F8FC30 	 ldr r3,[r7,#252]
 2042 084c 5A1E     	 subs r2,r3,#1
 2043 084e D7F8F830 	 ldr r3,[r7,#248]
 2044 0852 9A42     	 cmp r2,r3
 2045 0854 BFF402AE 	 bcs .L12
 874:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2u;
 2046              	 .loc 1 874 0 discriminator 2
 2047 0858 07F10803 	 add r3,r7,#8
 2048 085c 07F10802 	 add r2,r7,#8
 2049 0860 1288     	 ldrh r2,[r2]
 2050 0862 9200     	 lsls r2,r2,#2
 2051 0864 1A80     	 strh r2,[r3]
 740:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 2052              	 .loc 1 740 0 discriminator 2
 2053 0866 D7F8F430 	 ldr r3,[r7,#244]
 2054 086a 9B08     	 lsrs r3,r3,#2
 2055 086c C7F8F430 	 str r3,[r7,#244]
 2056              	.L10:
 740:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 2057              	 .loc 1 740 0 is_stmt 0 discriminator 1
 2058 0870 D7F8F430 	 ldr r3,[r7,#244]
 2059 0874 042B     	 cmp r3,#4
 2060 0876 3FF6E2AD 	 bhi .L13
 875:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 876:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
 877:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 878:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 2061              	 .loc 1 878 0 is_stmt 1
 2062 087a 7B89     	 ldrh r3,[r7,#10]
 2063 087c 9B08     	 lsrs r3,r3,#2
 2064 087e 9BB2     	 uxth r3,r3
 2065 0880 C7F8F830 	 str r3,[r7,#248]
 879:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 2066              	 .loc 1 879 0
 2067 0884 FB68     	 ldr r3,[r7,#12]
 2068 0886 C7F8F030 	 str r3,[r7,#240]
 2069              	.L14:
 880:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 881:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 882:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 883:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 884:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 2070              	 .loc 1 884 0 discriminator 1
 2071 088a D7F8F030 	 ldr r3,[r7,#240]
 2072 088e 1B68     	 ldr r3,[r3]
 2073 0890 C7F8DC30 	 str r3,[r7,#220]
 885:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 2074              	 .loc 1 885 0 discriminator 1
 2075 0894 D7F8F030 	 ldr r3,[r7,#240]
 2076 0898 5B68     	 ldr r3,[r3,#4]
 2077 089a C7F8D830 	 str r3,[r7,#216]
 886:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 2078              	 .loc 1 886 0 discriminator 1
 2079 089e D7F8F030 	 ldr r3,[r7,#240]
 2080 08a2 9B68     	 ldr r3,[r3,#8]
 2081 08a4 C7F8CC30 	 str r3,[r7,#204]
 887:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 2082              	 .loc 1 887 0 discriminator 1
 2083 08a8 D7F8F030 	 ldr r3,[r7,#240]
 2084 08ac DB68     	 ldr r3,[r3,#12]
 2085 08ae C7F8C830 	 str r3,[r7,#200]
 888:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 2086              	 .loc 1 888 0 discriminator 1
 2087 08b2 D7F8F030 	 ldr r3,[r7,#240]
 2088 08b6 1B69     	 ldr r3,[r3,#16]
 2089 08b8 C7F8D430 	 str r3,[r7,#212]
 889:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
 2090              	 .loc 1 889 0 discriminator 1
 2091 08bc D7F8F030 	 ldr r3,[r7,#240]
 2092 08c0 5B69     	 ldr r3,[r3,#20]
 2093 08c2 C7F8D030 	 str r3,[r7,#208]
 890:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 2094              	 .loc 1 890 0 discriminator 1
 2095 08c6 D7F8F030 	 ldr r3,[r7,#240]
 2096 08ca 9B69     	 ldr r3,[r3,#24]
 2097 08cc C7F8C430 	 str r3,[r7,#196]
 891:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 2098              	 .loc 1 891 0 discriminator 1
 2099 08d0 D7F8F030 	 ldr r3,[r7,#240]
 2100 08d4 DB69     	 ldr r3,[r3,#28]
 2101 08d6 C7F8C030 	 str r3,[r7,#192]
 892:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 893:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 894:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 895:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 2102              	 .loc 1 895 0 discriminator 1
 2103 08da D7F8DC00 	 ldr r0,[r7,#220]
 2104 08de D7F8D410 	 ldr r1,[r7,#212]
 2105 08e2 FFF7FEFF 	 bl __aeabi_fadd
 2106 08e6 0346     	 mov r3,r0
 2107 08e8 C7F8BC30 	 str r3,[r7,#188]
 896:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 897:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 898:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 2108              	 .loc 1 898 0 discriminator 1
 2109 08ec D7F8DC00 	 ldr r0,[r7,#220]
 2110 08f0 D7F8D410 	 ldr r1,[r7,#212]
 2111 08f4 FFF7FEFF 	 bl __aeabi_fsub
 2112 08f8 0346     	 mov r3,r0
 2113 08fa C7F8A030 	 str r3,[r7,#160]
 899:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 900:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 901:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 2114              	 .loc 1 901 0 discriminator 1
 2115 08fe D7F8D800 	 ldr r0,[r7,#216]
 2116 0902 D7F8D010 	 ldr r1,[r7,#208]
 2117 0906 FFF7FEFF 	 bl __aeabi_fadd
 2118 090a 0346     	 mov r3,r0
 2119 090c C7F8B430 	 str r3,[r7,#180]
 902:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 903:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 904:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 2120              	 .loc 1 904 0 discriminator 1
 2121 0910 D7F8D800 	 ldr r0,[r7,#216]
 2122 0914 D7F8D010 	 ldr r1,[r7,#208]
 2123 0918 FFF7FEFF 	 bl __aeabi_fsub
 2124 091c 0346     	 mov r3,r0
 2125 091e C7F89830 	 str r3,[r7,#152]
 905:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 906:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 907:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 2126              	 .loc 1 907 0 discriminator 1
 2127 0922 D7F8CC00 	 ldr r0,[r7,#204]
 2128 0926 D7F8C410 	 ldr r1,[r7,#196]
 2129 092a FFF7FEFF 	 bl __aeabi_fadd
 2130 092e 0346     	 mov r3,r0
 2131 0930 C7F8B830 	 str r3,[r7,#184]
 908:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 909:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 910:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 2132              	 .loc 1 910 0 discriminator 1
 2133 0934 D7F8C800 	 ldr r0,[r7,#200]
 2134 0938 D7F8C010 	 ldr r1,[r7,#192]
 2135 093c FFF7FEFF 	 bl __aeabi_fadd
 2136 0940 0346     	 mov r3,r0
 2137 0942 C7F8B030 	 str r3,[r7,#176]
 911:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 912:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
 913:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 2138              	 .loc 1 913 0 discriminator 1
 2139 0946 D7F8CC00 	 ldr r0,[r7,#204]
 2140 094a D7F8C410 	 ldr r1,[r7,#196]
 2141 094e FFF7FEFF 	 bl __aeabi_fsub
 2142 0952 0346     	 mov r3,r0
 2143 0954 C7F89C30 	 str r3,[r7,#156]
 914:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 915:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 916:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 2144              	 .loc 1 916 0 discriminator 1
 2145 0958 D7F8C800 	 ldr r0,[r7,#200]
 2146 095c D7F8C010 	 ldr r1,[r7,#192]
 2147 0960 FFF7FEFF 	 bl __aeabi_fsub
 2148 0964 0346     	 mov r3,r0
 2149 0966 C7F89430 	 str r3,[r7,#148]
 917:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       
 918:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 919:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 2150              	 .loc 1 919 0 discriminator 1
 2151 096a D7F8BC00 	 ldr r0,[r7,#188]
 2152 096e D7F8B810 	 ldr r1,[r7,#184]
 2153 0972 FFF7FEFF 	 bl __aeabi_fadd
 2154 0976 0346     	 mov r3,r0
 2155 0978 7B63     	 str r3,[r7,#52]
 920:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
 921:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 2156              	 .loc 1 921 0 discriminator 1
 2157 097a D7F8B400 	 ldr r0,[r7,#180]
 2158 097e D7F8B010 	 ldr r1,[r7,#176]
 2159 0982 FFF7FEFF 	 bl __aeabi_fadd
 2160 0986 0346     	 mov r3,r0
 2161 0988 3B63     	 str r3,[r7,#48]
 922:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 923:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 2162              	 .loc 1 923 0 discriminator 1
 2163 098a D7F8BC00 	 ldr r0,[r7,#188]
 2164 098e D7F8B810 	 ldr r1,[r7,#184]
 2165 0992 FFF7FEFF 	 bl __aeabi_fsub
 2166 0996 0346     	 mov r3,r0
 2167 0998 FB62     	 str r3,[r7,#44]
 924:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 925:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 2168              	 .loc 1 925 0 discriminator 1
 2169 099a D7F8B400 	 ldr r0,[r7,#180]
 2170 099e D7F8B010 	 ldr r1,[r7,#176]
 2171 09a2 FFF7FEFF 	 bl __aeabi_fsub
 2172 09a6 0346     	 mov r3,r0
 2173 09a8 BB62     	 str r3,[r7,#40]
 926:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 927:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc - Ybminusd);
 2174              	 .loc 1 927 0 discriminator 1
 2175 09aa D7F8A000 	 ldr r0,[r7,#160]
 2176 09ae D7F89410 	 ldr r1,[r7,#148]
 2177 09b2 FFF7FEFF 	 bl __aeabi_fsub
 2178 09b6 0346     	 mov r3,r0
 2179 09b8 7B62     	 str r3,[r7,#36]
 928:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 929:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc + Xbminusd);
 2180              	 .loc 1 929 0 discriminator 1
 2181 09ba D7F89800 	 ldr r0,[r7,#152]
 2182 09be D7F89C10 	 ldr r1,[r7,#156]
 2183 09c2 FFF7FEFF 	 bl __aeabi_fadd
 2184 09c6 0346     	 mov r3,r0
 2185 09c8 3B62     	 str r3,[r7,#32]
 930:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
 931:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc + Ybminusd);
 2186              	 .loc 1 931 0 discriminator 1
 2187 09ca D7F8A000 	 ldr r0,[r7,#160]
 2188 09ce D7F89410 	 ldr r1,[r7,#148]
 2189 09d2 FFF7FEFF 	 bl __aeabi_fadd
 2190 09d6 0346     	 mov r3,r0
 2191 09d8 FB61     	 str r3,[r7,#28]
 932:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
 933:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Yaminusc - Xbminusd);
 2192              	 .loc 1 933 0 discriminator 1
 2193 09da D7F89800 	 ldr r0,[r7,#152]
 2194 09de D7F89C10 	 ldr r1,[r7,#156]
 2195 09e2 FFF7FEFF 	 bl __aeabi_fsub
 2196 09e6 0346     	 mov r3,r0
 2197 09e8 BB61     	 str r3,[r7,#24]
 934:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    
 935:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = a0 * onebyfftLen;
 2198              	 .loc 1 935 0 discriminator 1
 2199 09ea 786B     	 ldr r0,[r7,#52]
 2200 09ec D7F81811 	 ldr r1,[r7,#280]
 2201 09f0 FFF7FEFF 	 bl __aeabi_fmul
 2202 09f4 0346     	 mov r3,r0
 2203 09f6 FB64     	 str r3,[r7,#76]
 936:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = a1 * onebyfftLen;
 2204              	 .loc 1 936 0 discriminator 1
 2205 09f8 386B     	 ldr r0,[r7,#48]
 2206 09fa D7F81811 	 ldr r1,[r7,#280]
 2207 09fe FFF7FEFF 	 bl __aeabi_fmul
 2208 0a02 0346     	 mov r3,r0
 2209 0a04 BB64     	 str r3,[r7,#72]
 937:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = a2 * onebyfftLen;
 2210              	 .loc 1 937 0 discriminator 1
 2211 0a06 F86A     	 ldr r0,[r7,#44]
 2212 0a08 D7F81811 	 ldr r1,[r7,#280]
 2213 0a0c FFF7FEFF 	 bl __aeabi_fmul
 2214 0a10 0346     	 mov r3,r0
 2215 0a12 7B64     	 str r3,[r7,#68]
 938:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = a3 * onebyfftLen;
 2216              	 .loc 1 938 0 discriminator 1
 2217 0a14 B86A     	 ldr r0,[r7,#40]
 2218 0a16 D7F81811 	 ldr r1,[r7,#280]
 2219 0a1a FFF7FEFF 	 bl __aeabi_fmul
 2220 0a1e 0346     	 mov r3,r0
 2221 0a20 3B64     	 str r3,[r7,#64]
 939:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = a4 * onebyfftLen;
 2222              	 .loc 1 939 0 discriminator 1
 2223 0a22 786A     	 ldr r0,[r7,#36]
 2224 0a24 D7F81811 	 ldr r1,[r7,#280]
 2225 0a28 FFF7FEFF 	 bl __aeabi_fmul
 2226 0a2c 0346     	 mov r3,r0
 2227 0a2e FB63     	 str r3,[r7,#60]
 940:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = a5 * onebyfftLen;
 2228              	 .loc 1 940 0 discriminator 1
 2229 0a30 386A     	 ldr r0,[r7,#32]
 2230 0a32 D7F81811 	 ldr r1,[r7,#280]
 2231 0a36 FFF7FEFF 	 bl __aeabi_fmul
 2232 0a3a 0346     	 mov r3,r0
 2233 0a3c BB63     	 str r3,[r7,#56]
 941:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p6 = a6 * onebyfftLen;
 2234              	 .loc 1 941 0 discriminator 1
 2235 0a3e F869     	 ldr r0,[r7,#28]
 2236 0a40 D7F81811 	 ldr r1,[r7,#280]
 2237 0a44 FFF7FEFF 	 bl __aeabi_fmul
 2238 0a48 0346     	 mov r3,r0
 2239 0a4a 7B61     	 str r3,[r7,#20]
 942:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       p7 = a7 * onebyfftLen;
 2240              	 .loc 1 942 0 discriminator 1
 2241 0a4c B869     	 ldr r0,[r7,#24]
 2242 0a4e D7F81811 	 ldr r1,[r7,#280]
 2243 0a52 FFF7FEFF 	 bl __aeabi_fmul
 2244 0a56 0346     	 mov r3,r0
 2245 0a58 3B61     	 str r3,[r7,#16]
 943:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    
 944:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 945:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = p0;
 2246              	 .loc 1 945 0 discriminator 1
 2247 0a5a D7F8F030 	 ldr r3,[r7,#240]
 2248 0a5e FA6C     	 ldr r2,[r7,#76]
 2249 0a60 1A60     	 str r2,[r3]
 946:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
 947:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = p1;
 2250              	 .loc 1 947 0 discriminator 1
 2251 0a62 D7F8F030 	 ldr r3,[r7,#240]
 2252 0a66 0433     	 adds r3,r3,#4
 2253 0a68 BA6C     	 ldr r2,[r7,#72]
 2254 0a6a 1A60     	 str r2,[r3]
 948:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 949:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = p2;
 2255              	 .loc 1 949 0 discriminator 1
 2256 0a6c D7F8F030 	 ldr r3,[r7,#240]
 2257 0a70 0833     	 adds r3,r3,#8
 2258 0a72 7A6C     	 ldr r2,[r7,#68]
 2259 0a74 1A60     	 str r2,[r3]
 950:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 951:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = p3;
 2260              	 .loc 1 951 0 discriminator 1
 2261 0a76 D7F8F030 	 ldr r3,[r7,#240]
 2262 0a7a 0C33     	 adds r3,r3,#12
 2263 0a7c 3A6C     	 ldr r2,[r7,#64]
 2264 0a7e 1A60     	 str r2,[r3]
 952:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 953:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = p4;
 2265              	 .loc 1 953 0 discriminator 1
 2266 0a80 D7F8F030 	 ldr r3,[r7,#240]
 2267 0a84 1033     	 adds r3,r3,#16
 2268 0a86 FA6B     	 ldr r2,[r7,#60]
 2269 0a88 1A60     	 str r2,[r3]
 954:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 955:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = p5;
 2270              	 .loc 1 955 0 discriminator 1
 2271 0a8a D7F8F030 	 ldr r3,[r7,#240]
 2272 0a8e 1433     	 adds r3,r3,#20
 2273 0a90 BA6B     	 ldr r2,[r7,#56]
 2274 0a92 1A60     	 str r2,[r3]
 956:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
 957:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = p6;
 2275              	 .loc 1 957 0 discriminator 1
 2276 0a94 D7F8F030 	 ldr r3,[r7,#240]
 2277 0a98 1833     	 adds r3,r3,#24
 2278 0a9a 7A69     	 ldr r2,[r7,#20]
 2279 0a9c 1A60     	 str r2,[r3]
 958:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
 959:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = p7;
 2280              	 .loc 1 959 0 discriminator 1
 2281 0a9e D7F8F030 	 ldr r3,[r7,#240]
 2282 0aa2 1C33     	 adds r3,r3,#28
 2283 0aa4 3A69     	 ldr r2,[r7,#16]
 2284 0aa6 1A60     	 str r2,[r3]
 960:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 961:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment source pointer by 8 for next calculations */
 962:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 = ptr1 + 8u;
 2285              	 .loc 1 962 0 discriminator 1
 2286 0aa8 D7F8F030 	 ldr r3,[r7,#240]
 2287 0aac 2033     	 adds r3,r3,#32
 2288 0aae C7F8F030 	 str r3,[r7,#240]
 963:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 964:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    } while(--j);
 2289              	 .loc 1 964 0 discriminator 1
 2290 0ab2 D7F8F830 	 ldr r3,[r7,#248]
 2291 0ab6 013B     	 subs r3,r3,#1
 2292 0ab8 C7F8F830 	 str r3,[r7,#248]
 2293 0abc D7F8F830 	 ldr r3,[r7,#248]
 2294 0ac0 002B     	 cmp r3,#0
 2295 0ac2 7FF4E2AE 	 bne .L14
 965:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 966:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #else
 967:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 968:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t t1, t2, r1, r2, s1, s2;
 969:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 970:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M0 */
 971:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 972:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 973:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 974:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 975:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 976:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 977:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 4u; k >>= 2u)
 978:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 979:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 980:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 981:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2u;
 982:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0u;
 983:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 984:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 985:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 986:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 987:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 988:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 989:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 990:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 991:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2u];
 992:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2u) + 1u];
 993:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2u];
 994:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2u) + 1u];
 995:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2u];
 996:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2u) + 1u];
 997:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
 998:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 999:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
1000:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1001:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
1002:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          do
1003:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          {
1004:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
1005:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1006:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
1007:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
1008:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
1009:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1010:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
1011:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2u * i0)] + pSrc[(2u * i2)];
1012:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1013:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
1014:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2u * i0)] - pSrc[(2u * i2)];
1015:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1016:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
1017:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
1018:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1019:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
1020:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
1021:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1022:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
1023:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2u * i1] + pSrc[2u * i3];
1024:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1025:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
1026:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i0] = r1 + t1;
1027:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1028:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
1029:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
1030:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1031:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
1032:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
1033:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1034:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
1035:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i0) + 1u] = s1 + t2;
1036:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1037:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
1038:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
1039:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1040:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
1041:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
1042:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1043:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
1044:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2u * i1] - pSrc[2u * i3];
1045:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1046:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1047:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i1] = (r1 * co2) - (s1 * si2);
1048:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1049:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1050:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i1) + 1u] = (s1 * co2) + (r1 * si2);
1051:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1052:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
1053:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 - t1;
1054:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1055:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
1056:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 + t1;
1057:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1058:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
1059:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 + t2;
1060:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1061:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
1062:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 - t2;
1063:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1064:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1065:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i2] = (r1 * co1) - (s1 * si1);
1066:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1067:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1068:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i2) + 1u] = (s1 * co1) + (r1 * si1);
1069:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1070:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1071:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2u * i3] = (r2 * co3) - (s2 * si3);
1072:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1073:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1074:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2u * i3) + 1u] = (s2 * co3) + (r2 * si3);
1075:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          
1076:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
1077:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          } while( i0 < fftLen);
1078:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
1079:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       } while(j <= (n2 - 1u));
1080:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2u;
1081:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1082:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
1083:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
1084:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2u;
1085:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1086:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
1087:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    for (i0 = 0u; i0 <= (fftLen - n1); i0 += n1)
1088:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1089:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
1090:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1091:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
1092:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
1093:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
1094:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1095:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
1096:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
1097:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = pSrc[2u * i0] + pSrc[2u * i2];
1098:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1099:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
1100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = pSrc[2u * i0] - pSrc[2u * i2];
1101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
1103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = pSrc[(2u * i0) + 1u] + pSrc[(2u * i2) + 1u];
1104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
1106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = pSrc[(2u * i0) + 1u] - pSrc[(2u * i2) + 1u];
1107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc + xd */
1109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[2u * i1] + pSrc[2u * i3];
1110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
1112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i0] = (r1 + t1) * onebyfftLen;
1113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xb) - (xc + xd) */
1115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r1 - t1;
1116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
1118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[(2u * i1) + 1u] + pSrc[(2u * i3) + 1u];
1119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
1121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i0) + 1u] = (s1 + t2) * onebyfftLen;
1122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
1124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s1 - t2;
1125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
1127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[(2u * i1) + 1u] - pSrc[(2u * i3) + 1u];
1128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
1130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[2u * i1] - pSrc[2u * i3];
1131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i1] = r1 * onebyfftLen;
1134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i1) + 1u] = s1 * onebyfftLen;
1137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb-yd) */
1139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r2 - t1;
1140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb-yd) */
1142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = r2 + t1;
1143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb-xd) */
1145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s2 + t2;
1146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb-xd) */
1148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = s2 - t2;
1149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i2] = r1 * onebyfftLen;
1152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i2) + 1u] = s1 * onebyfftLen;
1155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2u * i3] = r2 * onebyfftLen;
1158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
1161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
1164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** }
 2296              	 .loc 1 1164 0
 2297 0ac6 07F58677 	 add r7,r7,#268
 2298              	.LCFI8:
 2299              	 .cfi_def_cfa_offset 12
 2300 0aca BD46     	 mov sp,r7
 2301              	.LCFI9:
 2302              	 .cfi_def_cfa_register 13
 2303              	 
 2304 0acc 90BD     	 pop {r4,r7,pc}
 2305              	 .cfi_endproc
 2306              	.LFE140:
 2308 0ace 00BF     	 .section .text.arm_cfft_radix4_f32,"ax",%progbits
 2309              	 .align 2
 2310              	 .global arm_cfft_radix4_f32
 2311              	 .thumb
 2312              	 .thumb_func
 2314              	arm_cfft_radix4_f32:
 2315              	.LFB141:
1165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /**    
1167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @addtogroup ComplexFFT    
1168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @{    
1169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** */
1170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** /**    
1172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @details    
1173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief Processing function for the floating-point Radix-4 CFFT/CIFFT.   
1174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_f32 and will be re
1175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * in the future.
1176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *S    points to an instance of the floating-point Radix-4 CFFT/CIFFT structure.  
1177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing
1178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.   
1179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** */
1180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_cfft_radix4_f32(
1182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** const arm_cfft_radix4_instance_f32 * S,
1183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc)
1184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** {
 2316              	 .loc 1 1184 0
 2317              	 .cfi_startproc
 2318              	 
 2319              	 
 2320 0000 90B5     	 push {r4,r7,lr}
 2321              	.LCFI10:
 2322              	 .cfi_def_cfa_offset 12
 2323              	 .cfi_offset 4,-12
 2324              	 .cfi_offset 7,-8
 2325              	 .cfi_offset 14,-4
 2326 0002 85B0     	 sub sp,sp,#20
 2327              	.LCFI11:
 2328              	 .cfi_def_cfa_offset 32
 2329 0004 02AF     	 add r7,sp,#8
 2330              	.LCFI12:
 2331              	 .cfi_def_cfa 7,24
 2332 0006 7860     	 str r0,[r7,#4]
 2333 0008 3960     	 str r1,[r7]
1185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    if(S->ifftFlag == 1u)
 2334              	 .loc 1 1186 0
 2335 000a 7B68     	 ldr r3,[r7,#4]
 2336 000c 9B78     	 ldrb r3,[r3,#2]
 2337 000e 012B     	 cmp r3,#1
 2338 0010 0DD1     	 bne .L16
1187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex IFFT radix-4  */
1189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle,
 2339              	 .loc 1 1189 0
 2340 0012 7B68     	 ldr r3,[r7,#4]
 2341 0014 1988     	 ldrh r1,[r3]
 2342 0016 7B68     	 ldr r3,[r7,#4]
 2343 0018 5A68     	 ldr r2,[r3,#4]
 2344 001a 7B68     	 ldr r3,[r7,#4]
 2345 001c 9C89     	 ldrh r4,[r3,#12]
 2346 001e 7B68     	 ldr r3,[r7,#4]
 2347 0020 1B69     	 ldr r3,[r3,#16]
 2348 0022 0093     	 str r3,[sp]
 2349 0024 3868     	 ldr r0,[r7]
 2350 0026 2346     	 mov r3,r4
 2351 0028 FFF7FEFF 	 bl arm_radix4_butterfly_inverse_f32
 2352 002c 08E0     	 b .L17
 2353              	.L16:
1190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       S->twidCoefModifier, S->onebyfftLen);
1191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    else
1193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex FFT radix-4  */
1195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
 2354              	 .loc 1 1195 0
 2355 002e 7B68     	 ldr r3,[r7,#4]
 2356 0030 1988     	 ldrh r1,[r3]
 2357 0032 7B68     	 ldr r3,[r7,#4]
 2358 0034 5A68     	 ldr r2,[r3,#4]
 2359 0036 7B68     	 ldr r3,[r7,#4]
 2360 0038 9B89     	 ldrh r3,[r3,#12]
 2361 003a 3868     	 ldr r0,[r7]
 2362 003c FFF7FEFF 	 bl arm_radix4_butterfly_f32
 2363              	.L17:
1196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       S->twidCoefModifier);
1197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    if(S->bitReverseFlag == 1u)
 2364              	 .loc 1 1199 0
 2365 0040 7B68     	 ldr r3,[r7,#4]
 2366 0042 DB78     	 ldrb r3,[r3,#3]
 2367 0044 012B     	 cmp r3,#1
 2368 0046 08D1     	 bne .L15
1200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Bit Reversal */
1202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
 2369              	 .loc 1 1202 0
 2370 0048 7B68     	 ldr r3,[r7,#4]
 2371 004a 1988     	 ldrh r1,[r3]
 2372 004c 7B68     	 ldr r3,[r7,#4]
 2373 004e DA89     	 ldrh r2,[r3,#14]
 2374 0050 7B68     	 ldr r3,[r7,#4]
 2375 0052 9B68     	 ldr r3,[r3,#8]
 2376 0054 3868     	 ldr r0,[r7]
 2377 0056 FFF7FEFF 	 bl arm_bitreversal_f32
 2378              	.L15:
1203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** 
1205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_f32.c **** }
 2379              	 .loc 1 1205 0
 2380 005a 0C37     	 adds r7,r7,#12
 2381              	.LCFI13:
 2382              	 .cfi_def_cfa_offset 12
 2383 005c BD46     	 mov sp,r7
 2384              	.LCFI14:
 2385              	 .cfi_def_cfa_register 13
 2386              	 
 2387 005e 90BD     	 pop {r4,r7,pc}
 2388              	 .cfi_endproc
 2389              	.LFE141:
 2391              	 .text
 2392              	.Letext0:
 2393              	 .file 2 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 2394              	 .file 3 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 2395              	 .file 4 "C:\\Users\\Depes Crystalline\\Desktop\\school\\Active_Bike_Lighting_System\\Radar_Core\\Dave\\Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix4_f32.c
    {standard input}:22     .text.arm_radix4_butterfly_f32:00000000 $t
    {standard input}:27     .text.arm_radix4_butterfly_f32:00000000 arm_radix4_butterfly_f32
    {standard input}:1132   .text.arm_radix4_butterfly_inverse_f32:00000000 $t
    {standard input}:1137   .text.arm_radix4_butterfly_inverse_f32:00000000 arm_radix4_butterfly_inverse_f32
    {standard input}:2309   .text.arm_cfft_radix4_f32:00000000 $t
    {standard input}:2314   .text.arm_cfft_radix4_f32:00000000 arm_cfft_radix4_f32
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_fadd
__aeabi_fsub
__aeabi_fmul
arm_bitreversal_f32
