// Seed: 1692601451
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input tri0 id_11
);
  wire id_13;
  wire  id_14  , module_0 ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
endmodule
module module_1 (
    output uwire id_0
    , id_9,
    output supply0 id_1,
    input tri0 id_2,
    input wire id_3
    , id_10,
    output wor id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7
);
  wire id_11;
  module_0(
      id_2, id_4, id_6, id_6, id_6, id_1, id_7, id_7, id_0, id_5, id_1, id_7
  );
endmodule
