s1(12Aug2022:17:09:35):  irun /home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv +incdir+/home/YuChengWang/Verilog_pratice/HW8/./src+/home/YuChengWang/Verilog_pratice/HW8/./src/AXI+/home/YuChengWang/Verilog_pratice/HW8/./include+/home/YuChengWang/Verilog_pratice/HW8/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/YuChengWang/Verilog_pratice/HW8/./sim/prog0 
s2(12Aug2022:17:12:28):  irun /home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv +incdir+/home/YuChengWang/Verilog_pratice/HW8/./src+/home/YuChengWang/Verilog_pratice/HW8/./src/AXI+/home/YuChengWang/Verilog_pratice/HW8/./include+/home/YuChengWang/Verilog_pratice/HW8/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/YuChengWang/Verilog_pratice/HW8/./sim/prog0 
