# compile vhdl design source files
vhdl xil_defaultlib  "../../../DSED_LAB.srcs/sources_1/new/en_4_cycles.vhd"
vhdl xil_defaultlib  "../../../DSED_LAB.srcs/sim_1/new/en_4_cycles_tb.vhd"

# Do not sort compile order
nosort
