---
title: å®Ÿè·µç·¨ ç¬¬4ç« ã€€PoCä»•æ§˜æ›¸ã¨è¨­è¨ˆå±•é–‹
---

---

# ğŸ§© å®Ÿè·µç·¨ ç¬¬4ç« ï¼šPoCä»•æ§˜æ›¸ã¨è¨­è¨ˆå±•é–‹  
**Practical Chapter 4: PoC Specifications and Design Implementation**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter4_poc_spec_and_design/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter4_poc_spec_and_design) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€SkyWaterã® Sky130 PDK ã‚’ç”¨ã„ãŸæœ€å°é™ã®PoCï¼ˆProof of Conceptï¼‰å›è·¯ã‚’é¡Œæã«ã€  
**è«–ç†ä»•æ§˜æ›¸ã®ä½œæˆã‹ã‚‰RTLè¨­è¨ˆãƒ»ç‰©ç†å®Ÿè£…ã¾ã§ã®ä¸€é€£ã®è¨­è¨ˆãƒ—ãƒ­ã‚»ã‚¹**ã‚’ä½“é¨“ã—ã¾ã™ã€‚

æ‰±ã†å›è·¯ã¯ **FSM / MUX / Adder** ã®3ç¨®é¡ã§ã€ã„ãšã‚Œã‚‚**æ•™è‚²çš„ã«æœ‰ç”¨ã‹ã¤å†åˆ©ç”¨æ€§ã®é«˜ã„è¨­è¨ˆãƒ–ãƒ­ãƒƒã‚¯**ã§ã™ã€‚  
This chapter walks through the end-to-end design process for FSM, MUX, and Adder blocks,  
providing hands-on experience with reusable PoC designs using the Sky130 PDK.

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ï½œLearning Objectives

- âœ… ä»•æ§˜æ›¸ã«åŸºã¥ã„ãŸè¨­è¨ˆè¦ä»¶ã®æ•´ç†  
â€ƒâ€ƒUnderstand and organize design requirements based on PoC specifications  
- âœ… Sky130å›ºæœ‰ã®åˆ¶ç´„é …ç›®ã‚’æŠŠæ¡ã—ã€è¨­è¨ˆã«åæ˜   
â€ƒâ€ƒLearn Sky130-specific design constraints and apply them  
- âœ… è«–ç†åˆæˆã‹ã‚‰ç‰©ç†è¨­è¨ˆã¾ã§ã®æµã‚Œã‚’å®Ÿè·µ  
â€ƒâ€ƒPractice the full flow from logic synthesis to layout  
- âœ… Verilogãƒ»Makefileãƒ»ã‚¹ã‚¯ãƒªãƒ—ãƒˆé€£æºã®å®Ÿè£…åŠ›å‘ä¸Š  
â€ƒâ€ƒGain practical skills in integrating HDL, Makefile, and scripts  

---

## ğŸ› ï¸ å¯¾è±¡PDKã¨ãƒ„ãƒ¼ãƒ«ï½œTarget PDK & Tools

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------|-----------------------------|
| **PDK** | SkyWater Sky130 |
| **EDAç’°å¢ƒ** | OpenLane v2.x, Magic, KLayout |
| **è¨˜è¿°è¨€èª** | Verilog 2005 æº–æ‹  |
| **è£œåŠ©ãƒ„ãƒ¼ãƒ«** | Python3, Makefile scripts ãªã© |

---

## ğŸ—‚ï¸ ç« å†…æ§‹æˆï½œSection List

| ç¯€ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å | å†…å®¹ |
|--------|------------|------|
| 4.1 | [`4.1_poc_spec_overview.md`](4.1_poc_spec_overview.md) | **PoCä»•æ§˜ã®æ¦‚è¦ã¨è¨­è¨ˆæ–¹é‡**  
| 4.2 | [`4.2_poc_block_definition.md`](4.2_poc_block_definition.md) | **FSMãƒ»MUXãƒ»Adderã®æ©Ÿèƒ½ä»•æ§˜**  
| 4.3 | [`4.3_sky130_design_constraints.md`](4.3_sky130_design_constraints.md) | **Sky130è¨­è¨ˆåˆ¶ç´„ã®ç†è§£**  
| 4.4 | [`4.4_verilog_and_testbench.md`](4.4_verilog_and_testbench.md) | **Verilog RTLã¨Testbenchæ§‹æˆ**  
| 4.5 | [`4.5_physical_design_flow.md`](4.5_physical_design_flow.md) | **OpenLaneã«ã‚ˆã‚‹ç‰©ç†è¨­è¨ˆå®Ÿæ–½**  
| 4.6 | [`4.6_layout_result_and_discussion.md`](4.6_layout_result_and_discussion.md) | **çµæœã®æ¤œè¨¼ã¨è€ƒå¯Ÿ**  

---

## ğŸ§± PoCå¯¾è±¡ãƒ–ãƒ­ãƒƒã‚¯ä¾‹ï½œPoC Block Examples

### âœ… FSMï¼ˆFinite State Machineï¼‰

- çŠ¶æ…‹æ•°ï¼š4ï¼ˆIDLE, LOAD, EXEC, DONEï¼‰  
- I/Oï¼šclk, rst, ctrl, flag  
- ä¸»ç›®çš„ï¼š**çŠ¶æ…‹åˆ¶å¾¡ã®å­¦ç¿’ã€æ™‚ç³»åˆ—é·ç§»ã®ç†è§£**

---

### âœ… MUXï¼ˆ2:1 Multiplexerï¼‰

- å…¥åŠ›ï¼šA, B, SEL  
- å‡ºåŠ›ï¼šY = SEL ? B : A  
- ä¸»ç›®çš„ï¼š**ã‚·ãƒ³ãƒ—ãƒ«ãªè«–ç†æ§‹é€ ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆç¢ºèª**

---

### âœ… Adderï¼ˆ4-bit Ripple Carryï¼‰

- å…¥åŠ›ï¼šA[3:0], B[3:0]  
- å‡ºåŠ›ï¼šSUM[3:0], COUT  
- ä¸»ç›®çš„ï¼š**ãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒ»é…å»¶ç‰¹æ€§ã®è¦³å¯Ÿ**

---

## ğŸ“ Sky130åˆ¶ç´„ã®ä»£è¡¨ä¾‹ï½œTypical Sky130 Constraints

| åŒºåˆ† | åˆ¶ç´„é …ç›® | å†…å®¹ |
|------|----------|------|
| å›è·¯è¦æ¨¡ | ï½1,000ã‚²ãƒ¼ãƒˆ | OpenLaneã§å‡¦ç†å¯èƒ½ãªç¯„å›² |
| ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•° | ï½25 MHz | Setup / Hold ä½™è£•ã‚ã‚Š |
| é›»æº | 1.8 V | Sky130ã®æ¨™æº–æ¡ä»¶ã«æº–æ‹  |
| IOé…ç½® | ãƒ”ãƒ³é…ç½®åˆ¶é™ã‚ã‚Š | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ã®è€ƒæ…®å¿…è¦ |
| DRC / LVS | Magic / Netgen é€šéè¦ä»¶ | ç‰©ç†æ¤œè¨¼ã«å¿…é ˆ |
| å‘½åè¦å‰‡ | snake_case æ¨å¥¨ | OpenLaneäº’æ›ã‚’ä¿ã¤ãŸã‚ |
| ãƒã‚¹è¡¨è¨˜ | `[3:0]`å½¢å¼ã§çµ±ä¸€ | æ˜ç¤ºçš„ãƒ“ãƒƒãƒˆæŒ‡å®šã‚’å¾¹åº• |
| é¢ç© | ï½100â€¯Âµm Ã— 100â€¯Âµm | å°ã‚¹ã‚±ãƒ¼ãƒ«ã«é©ã—ãŸæ§‹æˆ |

---

## ğŸ“ ã‚½ãƒ¼ã‚¹ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆï½œSource Directory

| ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª | å†…å®¹ |
|-------------|------|
| [`src_rtl/`](src_rtl/) | Verilog RTL è¨˜è¿°ï¼ˆFSM, MUX, Adderï¼‰ |
| [`src_tb/`](src_tb/) | ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆfsm_tb.v ãªã©ï¼‰ |

---

## ğŸ›  Makefileã«ã‚ˆã‚‹è‡ªå‹•åŒ–ï½œAutomation with Makefile

- [`Makefile`](Makefile)ï¼šä»¥ä¸‹ã‚’ä¸€æ‹¬å®Ÿè¡Œå¯èƒ½  
  - `make sim` â†’ ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã«ã‚ˆã‚‹æ©Ÿèƒ½ç¢ºèª  
  - `make synth` â†’ è«–ç†åˆæˆã‚¹ãƒ†ãƒƒãƒ—  
  - `make flow` â†’ OpenLaneç‰©ç†è¨­è¨ˆå…¨ä½“ã®å®Ÿè¡Œ  
  - `make report` â†’ ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ

---

## ğŸ’¡ Tipsï¼ˆè£œè¶³ï¼‰

- FSMã®çŠ¶æ…‹é·ç§»å›³ã‚’ [Mermaid.js](https://mermaid.js.org/) ã§æç”»å¯èƒ½  
- å„ãƒ–ãƒ­ãƒƒã‚¯ã¯ [å®Ÿè·µç·¨ ç¬¬3ç« ](../e_chapter3_openlane_practice/README.md) ã¨é€£æºå¯èƒ½  
- `.cfg`ãƒ»`.tcl`åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ã®å¾®èª¿æ•´ã§è¨­è¨ˆæ”¹å–„ãŒå¯èƒ½  

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
