// Seed: 95419767
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_4;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    output wor   id_10
);
  wire id_12;
  wire id_13;
  tri  id_14;
  assign id_14 = 1;
  assign id_10 = 1;
  assign id_1  = id_4;
  module_0(
      id_13, id_13, id_13
  );
endmodule
