# axi_lite_example
Verilog Example to implement axi_lite slave
