static u8 btc8192e2ant_bt_rssi_state(struct btc_coexist *btcoexist,\r\nu8 level_num, u8 rssi_thresh,\r\nu8 rssi_thresh1)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nint bt_rssi = 0;\r\nu8 bt_rssi_state = coex_sta->pre_bt_rssi_state;\r\nbt_rssi = coex_sta->bt_rssi;\r\nif (level_num == 2) {\r\nif ((coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nif (bt_rssi >=\r\n(rssi_thresh + BTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nbt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nelse\r\nbt_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\n} else {\r\nif (bt_rssi < rssi_thresh)\r\nbt_rssi_state = BTC_RSSI_STATE_LOW;\r\nelse\r\nbt_rssi_state = BTC_RSSI_STATE_STAY_HIGH;\r\n}\r\n} else if (level_num == 3) {\r\nif (rssi_thresh > rssi_thresh1) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT Rssi thresh error!!\n");\r\nreturn coex_sta->pre_bt_rssi_state;\r\n}\r\nif ((coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(coex_sta->pre_bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nif (bt_rssi >=\r\n(rssi_thresh + BTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nbt_rssi_state = BTC_RSSI_STATE_MEDIUM;\r\nelse\r\nbt_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\n} else if ((coex_sta->pre_bt_rssi_state ==\r\nBTC_RSSI_STATE_MEDIUM) ||\r\n(coex_sta->pre_bt_rssi_state ==\r\nBTC_RSSI_STATE_STAY_MEDIUM)) {\r\nif (bt_rssi >= (rssi_thresh1 +\r\nBTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nbt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nelse if (bt_rssi < rssi_thresh)\r\nbt_rssi_state = BTC_RSSI_STATE_LOW;\r\nelse\r\nbt_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM;\r\n} else {\r\nif (bt_rssi < rssi_thresh1)\r\nbt_rssi_state = BTC_RSSI_STATE_MEDIUM;\r\nelse\r\nbt_rssi_state = BTC_RSSI_STATE_STAY_HIGH;\r\n}\r\n}\r\ncoex_sta->pre_bt_rssi_state = bt_rssi_state;\r\nreturn bt_rssi_state;\r\n}\r\nstatic u8 btc8192e2ant_wifi_rssi_state(struct btc_coexist *btcoexist,\r\nu8 index, u8 level_num, u8 rssi_thresh,\r\nu8 rssi_thresh1)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nint wifi_rssi = 0;\r\nu8 wifi_rssi_state = coex_sta->pre_wifi_rssi_state[index];\r\nbtcoexist->btc_get(btcoexist, BTC_GET_S4_WIFI_RSSI, &wifi_rssi);\r\nif (level_num == 2) {\r\nif ((coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_LOW) ||\r\n(coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_STAY_LOW)) {\r\nif (wifi_rssi >=\r\n(rssi_thresh + BTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nwifi_rssi_state = BTC_RSSI_STATE_HIGH;\r\nelse\r\nwifi_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\n} else {\r\nif (wifi_rssi < rssi_thresh)\r\nwifi_rssi_state = BTC_RSSI_STATE_LOW;\r\nelse\r\nwifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH;\r\n}\r\n} else if (level_num == 3) {\r\nif (rssi_thresh > rssi_thresh1) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], wifi RSSI thresh error!!\n");\r\nreturn coex_sta->pre_wifi_rssi_state[index];\r\n}\r\nif ((coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_LOW) ||\r\n(coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_STAY_LOW)) {\r\nif (wifi_rssi >=\r\n(rssi_thresh + BTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nwifi_rssi_state = BTC_RSSI_STATE_MEDIUM;\r\nelse\r\nwifi_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\n} else if ((coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_MEDIUM) ||\r\n(coex_sta->pre_wifi_rssi_state[index] ==\r\nBTC_RSSI_STATE_STAY_MEDIUM)) {\r\nif (wifi_rssi >= (rssi_thresh1 +\r\nBTC_RSSI_COEX_THRESH_TOL_8192E_2ANT))\r\nwifi_rssi_state = BTC_RSSI_STATE_HIGH;\r\nelse if (wifi_rssi < rssi_thresh)\r\nwifi_rssi_state = BTC_RSSI_STATE_LOW;\r\nelse\r\nwifi_rssi_state = BTC_RSSI_STATE_STAY_MEDIUM;\r\n} else {\r\nif (wifi_rssi < rssi_thresh1)\r\nwifi_rssi_state = BTC_RSSI_STATE_MEDIUM;\r\nelse\r\nwifi_rssi_state = BTC_RSSI_STATE_STAY_HIGH;\r\n}\r\n}\r\ncoex_sta->pre_wifi_rssi_state[index] = wifi_rssi_state;\r\nreturn wifi_rssi_state;\r\n}\r\nstatic void btc8192e2ant_monitor_bt_enable_disable(struct btc_coexist\r\n*btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nstatic bool pre_bt_disabled;\r\nstatic u32 bt_disable_cnt;\r\nbool bt_active = true, bt_disabled = false;\r\nif (coex_sta->high_priority_tx == 0 &&\r\ncoex_sta->high_priority_rx == 0 &&\r\ncoex_sta->low_priority_tx == 0 &&\r\ncoex_sta->low_priority_rx == 0)\r\nbt_active = false;\r\nif (coex_sta->high_priority_tx == 0xffff &&\r\ncoex_sta->high_priority_rx == 0xffff &&\r\ncoex_sta->low_priority_tx == 0xffff &&\r\ncoex_sta->low_priority_rx == 0xffff)\r\nbt_active = false;\r\nif (bt_active) {\r\nbt_disable_cnt = 0;\r\nbt_disabled = false;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_BT_DISABLE,\r\n&bt_disabled);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT is enabled !!\n");\r\n} else {\r\nbt_disable_cnt++;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bt all counters = 0, %d times!!\n",\r\nbt_disable_cnt);\r\nif (bt_disable_cnt >= 2) {\r\nbt_disabled = true;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_BT_DISABLE,\r\n&bt_disabled);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT is disabled !!\n");\r\n}\r\n}\r\nif (pre_bt_disabled != bt_disabled) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT is from %s to %s!!\n",\r\n(pre_bt_disabled ? "disabled" : "enabled"),\r\n(bt_disabled ? "disabled" : "enabled"));\r\npre_bt_disabled = bt_disabled;\r\n}\r\n}\r\nstatic u32 btc8192e2ant_decide_ra_mask(struct btc_coexist *btcoexist,\r\nu8 ss_type, u32 ra_mask_type)\r\n{\r\nu32 dis_ra_mask = 0x0;\r\nswitch (ra_mask_type) {\r\ncase 0:\r\nif (ss_type == 2)\r\ndis_ra_mask = 0x0;\r\nelse\r\ndis_ra_mask = 0xfff00000;\r\nbreak;\r\ncase 1:\r\nif (ss_type == 2)\r\ndis_ra_mask = 0x00000003;\r\nelse\r\ndis_ra_mask = 0xfff00003;\r\nbreak;\r\ncase 2:\r\nif (ss_type == 2)\r\ndis_ra_mask = 0x0001f1f7;\r\nelse\r\ndis_ra_mask = 0xfff1f1f7;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn dis_ra_mask;\r\n}\r\nstatic void btc8192e2ant_update_ra_mask(struct btc_coexist *btcoexist,\r\nbool force_exec, u32 dis_rate_mask)\r\n{\r\ncoex_dm->cur_ra_mask = dis_rate_mask;\r\nif (force_exec || (coex_dm->pre_ra_mask != coex_dm->cur_ra_mask))\r\nbtcoexist->btc_set(btcoexist, BTC_SET_ACT_UPDATE_RAMASK,\r\n&coex_dm->cur_ra_mask);\r\ncoex_dm->pre_ra_mask = coex_dm->cur_ra_mask;\r\n}\r\nstatic void btc8192e2ant_auto_rate_fallback_retry(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 type)\r\n{\r\nbool wifi_under_b_mode = false;\r\ncoex_dm->cur_arfr_type = type;\r\nif (force_exec || (coex_dm->pre_arfr_type != coex_dm->cur_arfr_type)) {\r\nswitch (coex_dm->cur_arfr_type) {\r\ncase 0:\r\nbtcoexist->btc_write_4byte(btcoexist, 0x430,\r\ncoex_dm->backup_arfr_cnt1);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x434,\r\ncoex_dm->backup_arfr_cnt2);\r\nbreak;\r\ncase 1:\r\nbtcoexist->btc_get(btcoexist,\r\nBTC_GET_BL_WIFI_UNDER_B_MODE,\r\n&wifi_under_b_mode);\r\nif (wifi_under_b_mode) {\r\nbtcoexist->btc_write_4byte(btcoexist, 0x430,\r\n0x0);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x434,\r\n0x01010101);\r\n} else {\r\nbtcoexist->btc_write_4byte(btcoexist, 0x430,\r\n0x0);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x434,\r\n0x04030201);\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\ncoex_dm->pre_arfr_type = coex_dm->cur_arfr_type;\r\n}\r\nstatic void btc8192e2ant_retry_limit(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 type)\r\n{\r\ncoex_dm->cur_retry_limit_type = type;\r\nif (force_exec || (coex_dm->pre_retry_limit_type !=\r\ncoex_dm->cur_retry_limit_type)) {\r\nswitch (coex_dm->cur_retry_limit_type) {\r\ncase 0:\r\nbtcoexist->btc_write_2byte(btcoexist, 0x42a,\r\ncoex_dm->backup_retry_limit);\r\nbreak;\r\ncase 1:\r\nbtcoexist->btc_write_2byte(btcoexist, 0x42a, 0x0808);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\ncoex_dm->pre_retry_limit_type = coex_dm->cur_retry_limit_type;\r\n}\r\nstatic void btc8192e2ant_ampdu_maxtime(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 type)\r\n{\r\ncoex_dm->cur_ampdu_time_type = type;\r\nif (force_exec || (coex_dm->pre_ampdu_time_type !=\r\ncoex_dm->cur_ampdu_time_type)) {\r\nswitch (coex_dm->cur_ampdu_time_type) {\r\ncase 0:\r\nbtcoexist->btc_write_1byte(btcoexist, 0x456,\r\ncoex_dm->backup_ampdu_maxtime);\r\nbreak;\r\ncase 1:\r\nbtcoexist->btc_write_1byte(btcoexist, 0x456, 0x38);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\ncoex_dm->pre_ampdu_time_type = coex_dm->cur_ampdu_time_type;\r\n}\r\nstatic void btc8192e2ant_limited_tx(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 ra_mask_type,\r\nu8 arfr_type, u8 retry_limit_type,\r\nu8 ampdu_time_type)\r\n{\r\nu32 dis_ra_mask = 0x0;\r\ncoex_dm->cur_ra_mask_type = ra_mask_type;\r\ndis_ra_mask =\r\nbtc8192e2ant_decide_ra_mask(btcoexist, coex_dm->cur_ss_type,\r\nra_mask_type);\r\nbtc8192e2ant_update_ra_mask(btcoexist, force_exec, dis_ra_mask);\r\nbtc8192e2ant_auto_rate_fallback_retry(btcoexist, force_exec, arfr_type);\r\nbtc8192e2ant_retry_limit(btcoexist, force_exec, retry_limit_type);\r\nbtc8192e2ant_ampdu_maxtime(btcoexist, force_exec, ampdu_time_type);\r\n}\r\nstatic void btc8192e2ant_limited_rx(struct btc_coexist *btcoexist,\r\nbool force_exec, bool rej_ap_agg_pkt,\r\nbool bt_ctrl_agg_buf_size,\r\nu8 agg_buf_size)\r\n{\r\nbool reject_rx_agg = rej_ap_agg_pkt;\r\nbool bt_ctrl_rx_agg_size = bt_ctrl_agg_buf_size;\r\nu8 rx_agg_size = agg_buf_size;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_TO_REJ_AP_AGG_PKT,\r\n&reject_rx_agg);\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_BT_CTRL_AGG_SIZE,\r\n&bt_ctrl_rx_agg_size);\r\nbtcoexist->btc_set(btcoexist, BTC_SET_U1_AGG_BUF_SIZE, &rx_agg_size);\r\nbtcoexist->btc_set(btcoexist, BTC_SET_ACT_AGGREGATE_CTRL, NULL);\r\n}\r\nstatic void btc8192e2ant_monitor_bt_ctr(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu32 reg_hp_txrx, reg_lp_txrx, u32tmp;\r\nu32 reg_hp_tx = 0, reg_hp_rx = 0, reg_lp_tx = 0, reg_lp_rx = 0;\r\nreg_hp_txrx = 0x770;\r\nreg_lp_txrx = 0x774;\r\nu32tmp = btcoexist->btc_read_4byte(btcoexist, reg_hp_txrx);\r\nreg_hp_tx = u32tmp & MASKLWORD;\r\nreg_hp_rx = (u32tmp & MASKHWORD) >> 16;\r\nu32tmp = btcoexist->btc_read_4byte(btcoexist, reg_lp_txrx);\r\nreg_lp_tx = u32tmp & MASKLWORD;\r\nreg_lp_rx = (u32tmp & MASKHWORD) >> 16;\r\ncoex_sta->high_priority_tx = reg_hp_tx;\r\ncoex_sta->high_priority_rx = reg_hp_rx;\r\ncoex_sta->low_priority_tx = reg_lp_tx;\r\ncoex_sta->low_priority_rx = reg_lp_rx;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] High Priority Tx/Rx (reg 0x%x) = 0x%x(%d)/0x%x(%d)\n",\r\nreg_hp_txrx, reg_hp_tx, reg_hp_tx, reg_hp_rx, reg_hp_rx);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] Low Priority Tx/Rx (reg 0x%x) = 0x%x(%d)/0x%x(%d)\n",\r\nreg_lp_txrx, reg_lp_tx, reg_lp_tx, reg_lp_rx, reg_lp_rx);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x76e, 0xc);\r\n}\r\nstatic void btc8192e2ant_query_bt_info(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[1] = {0};\r\ncoex_sta->c2h_bt_info_req_sent = true;\r\nh2c_parameter[0] |= BIT0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Query Bt Info, FW write 0x61 = 0x%x\n",\r\nh2c_parameter[0]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x61, 1, h2c_parameter);\r\n}\r\nstatic\r\nbool btc8192e2ant_is_wifi_status_changed(struct btc_coexist *btcoexist)\r\n{\r\nstatic bool pre_wifi_busy = false, pre_under_4way = false,\r\npre_bt_hs_on = false;\r\nbool wifi_busy = false, under_4way = false, bt_hs_on = false;\r\nbool wifi_connected = false;\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_CONNECTED,\r\n&wifi_connected);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_BUSY, &wifi_busy);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_HS_OPERATION, &bt_hs_on);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_4_WAY_PROGRESS,\r\n&under_4way);\r\nif (wifi_connected) {\r\nif (wifi_busy != pre_wifi_busy) {\r\npre_wifi_busy = wifi_busy;\r\nreturn true;\r\n}\r\nif (under_4way != pre_under_4way) {\r\npre_under_4way = under_4way;\r\nreturn true;\r\n}\r\nif (bt_hs_on != pre_bt_hs_on) {\r\npre_bt_hs_on = bt_hs_on;\r\nreturn true;\r\n}\r\n}\r\nreturn false;\r\n}\r\nstatic void btc8192e2ant_update_bt_link_info(struct btc_coexist *btcoexist)\r\n{\r\nstruct btc_bt_link_info *bt_link_info = &btcoexist->bt_link_info;\r\nbool bt_hs_on = false;\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_HS_OPERATION, &bt_hs_on);\r\nbt_link_info->bt_link_exist = coex_sta->bt_link_exist;\r\nbt_link_info->sco_exist = coex_sta->sco_exist;\r\nbt_link_info->a2dp_exist = coex_sta->a2dp_exist;\r\nbt_link_info->pan_exist = coex_sta->pan_exist;\r\nbt_link_info->hid_exist = coex_sta->hid_exist;\r\nif (bt_hs_on) {\r\nbt_link_info->pan_exist = true;\r\nbt_link_info->bt_link_exist = true;\r\n}\r\nif (bt_link_info->sco_exist &&\r\n!bt_link_info->a2dp_exist &&\r\n!bt_link_info->pan_exist &&\r\n!bt_link_info->hid_exist)\r\nbt_link_info->sco_only = true;\r\nelse\r\nbt_link_info->sco_only = false;\r\nif (!bt_link_info->sco_exist &&\r\nbt_link_info->a2dp_exist &&\r\n!bt_link_info->pan_exist &&\r\n!bt_link_info->hid_exist)\r\nbt_link_info->a2dp_only = true;\r\nelse\r\nbt_link_info->a2dp_only = false;\r\nif (!bt_link_info->sco_exist &&\r\n!bt_link_info->a2dp_exist &&\r\nbt_link_info->pan_exist &&\r\n!bt_link_info->hid_exist)\r\nbt_link_info->pan_only = true;\r\nelse\r\nbt_link_info->pan_only = false;\r\nif (!bt_link_info->sco_exist &&\r\n!bt_link_info->a2dp_exist &&\r\n!bt_link_info->pan_exist &&\r\nbt_link_info->hid_exist)\r\nbt_link_info->hid_only = true;\r\nelse\r\nbt_link_info->hid_only = false;\r\n}\r\nstatic u8 btc8192e2ant_action_algorithm(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nstruct btc_bt_link_info *bt_link_info = &btcoexist->bt_link_info;\r\nstruct btc_stack_info *stack_info = &btcoexist->stack_info;\r\nbool bt_hs_on = false;\r\nu8 algorithm = BT_8192E_2ANT_COEX_ALGO_UNDEFINED;\r\nu8 num_of_diff_profile = 0;\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_HS_OPERATION, &bt_hs_on);\r\nif (!bt_link_info->bt_link_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"No BT link exists!!!\n");\r\nreturn algorithm;\r\n}\r\nif (bt_link_info->sco_exist)\r\nnum_of_diff_profile++;\r\nif (bt_link_info->hid_exist)\r\nnum_of_diff_profile++;\r\nif (bt_link_info->pan_exist)\r\nnum_of_diff_profile++;\r\nif (bt_link_info->a2dp_exist)\r\nnum_of_diff_profile++;\r\nif (num_of_diff_profile == 1) {\r\nif (bt_link_info->sco_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"SCO only\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_SCO;\r\n} else {\r\nif (bt_link_info->hid_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"HID only\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_HID;\r\n} else if (bt_link_info->a2dp_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"A2DP only\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_A2DP;\r\n} else if (bt_link_info->pan_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"PAN(HS) only\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANHS;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"PAN(EDR) only\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANEDR;\r\n}\r\n}\r\n}\r\n} else if (num_of_diff_profile == 2) {\r\nif (bt_link_info->sco_exist) {\r\nif (bt_link_info->hid_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"SCO + HID\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_SCO;\r\n} else if (bt_link_info->a2dp_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"SCO + A2DP ==> SCO\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_PANEDR_HID;\r\n} else if (bt_link_info->pan_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + PAN(HS)\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_SCO;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_SCO_PAN;\r\n}\r\n}\r\n} else {\r\nif (bt_link_info->hid_exist &&\r\nbt_link_info->a2dp_exist) {\r\nif (stack_info->num_of_hid >= 2) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID*2 + A2DP\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_HID_A2DP_PANEDR;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID + A2DP\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_HID_A2DP;\r\n}\r\n} else if (bt_link_info->hid_exist &&\r\nbt_link_info->pan_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID + PAN(HS)\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_HID;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANEDR_HID;\r\n}\r\n} else if (bt_link_info->pan_exist &&\r\nbt_link_info->a2dp_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"A2DP + PAN(HS)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_A2DP_PANHS;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"A2DP + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANEDR_A2DP;\r\n}\r\n}\r\n}\r\n} else if (num_of_diff_profile == 3) {\r\nif (bt_link_info->sco_exist) {\r\nif (bt_link_info->hid_exist &&\r\nbt_link_info->a2dp_exist) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"SCO + HID + A2DP ==> HID\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_PANEDR_HID;\r\n} else if (bt_link_info->hid_exist &&\r\nbt_link_info->pan_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + HID + PAN(HS)\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_SCO;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + HID + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_SCO_PAN;\r\n}\r\n} else if (bt_link_info->pan_exist &&\r\nbt_link_info->a2dp_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + A2DP + PAN(HS)\n");\r\nalgorithm = BT_8192E_2ANT_COEX_ALGO_SCO;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO + A2DP + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANEDR_HID;\r\n}\r\n}\r\n} else {\r\nif (bt_link_info->hid_exist &&\r\nbt_link_info->pan_exist &&\r\nbt_link_info->a2dp_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID + A2DP + PAN(HS)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_HID_A2DP;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"HID + A2DP + PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_HID_A2DP_PANEDR;\r\n}\r\n}\r\n}\r\n} else if (num_of_diff_profile >= 3) {\r\nif (bt_link_info->sco_exist) {\r\nif (bt_link_info->hid_exist &&\r\nbt_link_info->pan_exist &&\r\nbt_link_info->a2dp_exist) {\r\nif (bt_hs_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"ErrorSCO+HID+A2DP+PAN(HS)\n");\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST,\r\nDBG_LOUD,\r\n"SCO+HID+A2DP+PAN(EDR)\n");\r\nalgorithm =\r\nBT_8192E_2ANT_COEX_ALGO_PANEDR_HID;\r\n}\r\n}\r\n}\r\n}\r\nreturn algorithm;\r\n}\r\nstatic void btc8192e2ant_set_fw_dac_swing_level(struct btc_coexist *btcoexist,\r\nu8 dac_swing_lvl)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[1] = {0};\r\nh2c_parameter[0] = dac_swing_lvl;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Set Dac Swing Level = 0x%x\n", dac_swing_lvl);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], FW write 0x64 = 0x%x\n", h2c_parameter[0]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x64, 1, h2c_parameter);\r\n}\r\nstatic void btc8192e2ant_set_fw_dec_bt_pwr(struct btc_coexist *btcoexist,\r\nu8 dec_bt_pwr_lvl)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[1] = {0};\r\nh2c_parameter[0] = dec_bt_pwr_lvl;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] decrease Bt Power level = %d, FW write 0x62 = 0x%x\n",\r\ndec_bt_pwr_lvl, h2c_parameter[0]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x62, 1, h2c_parameter);\r\n}\r\nstatic void btc8192e2ant_dec_bt_pwr(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 dec_bt_pwr_lvl)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s Dec BT power level = %d\n",\r\nforce_exec ? "force to" : "", dec_bt_pwr_lvl);\r\ncoex_dm->cur_dec_bt_pwr = dec_bt_pwr_lvl;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], preBtDecPwrLvl=%d, curBtDecPwrLvl=%d\n",\r\ncoex_dm->pre_dec_bt_pwr, coex_dm->cur_dec_bt_pwr);\r\n}\r\nbtc8192e2ant_set_fw_dec_bt_pwr(btcoexist, coex_dm->cur_dec_bt_pwr);\r\ncoex_dm->pre_dec_bt_pwr = coex_dm->cur_dec_bt_pwr;\r\n}\r\nstatic void btc8192e2ant_set_bt_auto_report(struct btc_coexist *btcoexist,\r\nbool enable_auto_report)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[1] = {0};\r\nh2c_parameter[0] = 0;\r\nif (enable_auto_report)\r\nh2c_parameter[0] |= BIT0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT FW auto report : %s, FW write 0x68 = 0x%x\n",\r\n(enable_auto_report ? "Enabled!!" : "Disabled!!"),\r\nh2c_parameter[0]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x68, 1, h2c_parameter);\r\n}\r\nstatic void btc8192e2ant_bt_auto_report(struct btc_coexist *btcoexist,\r\nbool force_exec,\r\nbool enable_auto_report)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s BT Auto report = %s\n",\r\n(force_exec ? "force to" : ""),\r\n((enable_auto_report) ? "Enabled" : "Disabled"));\r\ncoex_dm->cur_bt_auto_report = enable_auto_report;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] bPreBtAutoReport=%d, bCurBtAutoReport=%d\n",\r\ncoex_dm->pre_bt_auto_report,\r\ncoex_dm->cur_bt_auto_report);\r\nif (coex_dm->pre_bt_auto_report == coex_dm->cur_bt_auto_report)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_bt_auto_report(btcoexist,\r\ncoex_dm->cur_bt_auto_report);\r\ncoex_dm->pre_bt_auto_report = coex_dm->cur_bt_auto_report;\r\n}\r\nstatic void btc8192e2ant_fw_dac_swing_lvl(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 fw_dac_swing_lvl)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s set FW Dac Swing level = %d\n",\r\n(force_exec ? "force to" : ""), fw_dac_swing_lvl);\r\ncoex_dm->cur_fw_dac_swing_lvl = fw_dac_swing_lvl;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] preFwDacSwingLvl=%d, curFwDacSwingLvl=%d\n",\r\ncoex_dm->pre_fw_dac_swing_lvl,\r\ncoex_dm->cur_fw_dac_swing_lvl);\r\nif (coex_dm->pre_fw_dac_swing_lvl ==\r\ncoex_dm->cur_fw_dac_swing_lvl)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_fw_dac_swing_level(btcoexist,\r\ncoex_dm->cur_fw_dac_swing_lvl);\r\ncoex_dm->pre_fw_dac_swing_lvl = coex_dm->cur_fw_dac_swing_lvl;\r\n}\r\nstatic void btc8192e2ant_set_sw_rf_rx_lpf_corner(struct btc_coexist *btcoexist,\r\nbool rx_rf_shrink_on)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (rx_rf_shrink_on) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Shrink RF Rx LPF corner!!\n");\r\nbtcoexist->btc_set_rf_reg(btcoexist, BTC_RF_A, 0x1e,\r\n0xfffff, 0xffffc);\r\n} else {\r\nif (btcoexist->initilized) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Resume RF Rx LPF corner!!\n");\r\nbtcoexist->btc_set_rf_reg(btcoexist, BTC_RF_A, 0x1e,\r\n0xfffff,\r\ncoex_dm->bt_rf0x1e_backup);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_rf_shrink(struct btc_coexist *btcoexist,\r\nbool force_exec, bool rx_rf_shrink_on)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s turn Rx RF Shrink = %s\n",\r\n(force_exec ? "force to" : ""),\r\n((rx_rf_shrink_on) ? "ON" : "OFF"));\r\ncoex_dm->cur_rf_rx_lpf_shrink = rx_rf_shrink_on;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex]bPreRfRxLpfShrink=%d,bCurRfRxLpfShrink=%d\n",\r\ncoex_dm->pre_rf_rx_lpf_shrink,\r\ncoex_dm->cur_rf_rx_lpf_shrink);\r\nif (coex_dm->pre_rf_rx_lpf_shrink ==\r\ncoex_dm->cur_rf_rx_lpf_shrink)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_sw_rf_rx_lpf_corner(btcoexist,\r\ncoex_dm->cur_rf_rx_lpf_shrink);\r\ncoex_dm->pre_rf_rx_lpf_shrink = coex_dm->cur_rf_rx_lpf_shrink;\r\n}\r\nstatic void btc8192e2ant_set_dac_swing_reg(struct btc_coexist *btcoexist,\r\nu32 level)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 val = (u8)level;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Write SwDacSwing = 0x%x\n", level);\r\nbtcoexist->btc_write_1byte_bitmask(btcoexist, 0x883, 0x3e, val);\r\n}\r\nstatic void btc8192e2ant_set_sw_full_swing(struct btc_coexist *btcoexist,\r\nbool sw_dac_swing_on,\r\nu32 sw_dac_swing_lvl)\r\n{\r\nif (sw_dac_swing_on)\r\nbtc8192e2ant_set_dac_swing_reg(btcoexist, sw_dac_swing_lvl);\r\nelse\r\nbtc8192e2ant_set_dac_swing_reg(btcoexist, 0x18);\r\n}\r\nstatic void btc8192e2ant_dac_swing(struct btc_coexist *btcoexist,\r\nbool force_exec, bool dac_swing_on,\r\nu32 dac_swing_lvl)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s turn DacSwing=%s, dac_swing_lvl = 0x%x\n",\r\n(force_exec ? "force to" : ""),\r\n((dac_swing_on) ? "ON" : "OFF"), dac_swing_lvl);\r\ncoex_dm->cur_dac_swing_on = dac_swing_on;\r\ncoex_dm->cur_dac_swing_lvl = dac_swing_lvl;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bPreDacSwingOn=%d, preDacSwingLvl = 0x%x, ",\r\ncoex_dm->pre_dac_swing_on,\r\ncoex_dm->pre_dac_swing_lvl);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"bCurDacSwingOn=%d, curDacSwingLvl = 0x%x\n",\r\ncoex_dm->cur_dac_swing_on,\r\ncoex_dm->cur_dac_swing_lvl);\r\nif ((coex_dm->pre_dac_swing_on == coex_dm->cur_dac_swing_on) &&\r\n(coex_dm->pre_dac_swing_lvl == coex_dm->cur_dac_swing_lvl))\r\nreturn;\r\n}\r\nmdelay(30);\r\nbtc8192e2ant_set_sw_full_swing(btcoexist, dac_swing_on, dac_swing_lvl);\r\ncoex_dm->pre_dac_swing_on = coex_dm->cur_dac_swing_on;\r\ncoex_dm->pre_dac_swing_lvl = coex_dm->cur_dac_swing_lvl;\r\n}\r\nstatic void btc8192e2ant_set_agc_table(struct btc_coexist *btcoexist,\r\nbool agc_table_en)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (agc_table_en) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BB Agc Table On!\n");\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x0a1A0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x091B0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x081C0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x071D0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x061E0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0x051F0001);\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BB Agc Table Off!\n");\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xaa1A0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xa91B0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xa81C0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xa71D0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xa61E0001);\r\nbtcoexist->btc_write_4byte(btcoexist, 0xc78, 0xa51F0001);\r\n}\r\n}\r\nstatic void btc8192e2ant_agc_table(struct btc_coexist *btcoexist,\r\nbool force_exec, bool agc_table_en)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s %s Agc Table\n",\r\n(force_exec ? "force to" : ""),\r\n((agc_table_en) ? "Enable" : "Disable"));\r\ncoex_dm->cur_agc_table_en = agc_table_en;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bPreAgcTableEn=%d, bCurAgcTableEn=%d\n",\r\ncoex_dm->pre_agc_table_en,\r\ncoex_dm->cur_agc_table_en);\r\nif (coex_dm->pre_agc_table_en == coex_dm->cur_agc_table_en)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_agc_table(btcoexist, agc_table_en);\r\ncoex_dm->pre_agc_table_en = coex_dm->cur_agc_table_en;\r\n}\r\nstatic void btc8192e2ant_set_coex_table(struct btc_coexist *btcoexist,\r\nu32 val0x6c0, u32 val0x6c4,\r\nu32 val0x6c8, u8 val0x6cc)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], set coex table, set 0x6c0 = 0x%x\n", val0x6c0);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x6c0, val0x6c0);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], set coex table, set 0x6c4 = 0x%x\n", val0x6c4);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x6c4, val0x6c4);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], set coex table, set 0x6c8 = 0x%x\n", val0x6c8);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x6c8, val0x6c8);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], set coex table, set 0x6cc = 0x%x\n", val0x6cc);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x6cc, val0x6cc);\r\n}\r\nstatic void btc8192e2ant_coex_table(struct btc_coexist *btcoexist,\r\nbool force_exec, u32 val0x6c0, u32 val0x6c4,\r\nu32 val0x6c8, u8 val0x6cc)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s write Coex Table 0x6c0 = 0x%x, ",\r\n(force_exec ? "force to" : ""), val0x6c0);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"0x6c4 = 0x%x, 0x6c8 = 0x%x, 0x6cc = 0x%x\n",\r\nval0x6c4, val0x6c8, val0x6cc);\r\ncoex_dm->cur_val0x6c0 = val0x6c0;\r\ncoex_dm->cur_val0x6c4 = val0x6c4;\r\ncoex_dm->cur_val0x6c8 = val0x6c8;\r\ncoex_dm->cur_val0x6cc = val0x6cc;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], preVal0x6c0 = 0x%x, preVal0x6c4 = 0x%x, ",\r\ncoex_dm->pre_val0x6c0, coex_dm->pre_val0x6c4);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"preVal0x6c8 = 0x%x, preVal0x6cc = 0x%x !!\n",\r\ncoex_dm->pre_val0x6c8, coex_dm->pre_val0x6cc);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], curVal0x6c0 = 0x%x, curVal0x6c4 = 0x%x\n",\r\ncoex_dm->cur_val0x6c0, coex_dm->cur_val0x6c4);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"curVal0x6c8 = 0x%x, curVal0x6cc = 0x%x !!\n",\r\ncoex_dm->cur_val0x6c8, coex_dm->cur_val0x6cc);\r\nif ((coex_dm->pre_val0x6c0 == coex_dm->cur_val0x6c0) &&\r\n(coex_dm->pre_val0x6c4 == coex_dm->cur_val0x6c4) &&\r\n(coex_dm->pre_val0x6c8 == coex_dm->cur_val0x6c8) &&\r\n(coex_dm->pre_val0x6cc == coex_dm->cur_val0x6cc))\r\nreturn;\r\n}\r\nbtc8192e2ant_set_coex_table(btcoexist, val0x6c0, val0x6c4, val0x6c8,\r\nval0x6cc);\r\ncoex_dm->pre_val0x6c0 = coex_dm->cur_val0x6c0;\r\ncoex_dm->pre_val0x6c4 = coex_dm->cur_val0x6c4;\r\ncoex_dm->pre_val0x6c8 = coex_dm->cur_val0x6c8;\r\ncoex_dm->pre_val0x6cc = coex_dm->cur_val0x6cc;\r\n}\r\nstatic void btc8192e2ant_coex_table_with_type(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 type)\r\n{\r\nswitch (type) {\r\ncase 0:\r\nbtc8192e2ant_coex_table(btcoexist, force_exec, 0x55555555,\r\n0x5a5a5a5a, 0xffffff, 0x3);\r\nbreak;\r\ncase 1:\r\nbtc8192e2ant_coex_table(btcoexist, force_exec, 0x5a5a5a5a,\r\n0x5a5a5a5a, 0xffffff, 0x3);\r\nbreak;\r\ncase 2:\r\nbtc8192e2ant_coex_table(btcoexist, force_exec, 0x55555555,\r\n0x5ffb5ffb, 0xffffff, 0x3);\r\nbreak;\r\ncase 3:\r\nbtc8192e2ant_coex_table(btcoexist, force_exec, 0xdfffdfff,\r\n0x5fdb5fdb, 0xffffff, 0x3);\r\nbreak;\r\ncase 4:\r\nbtc8192e2ant_coex_table(btcoexist, force_exec, 0xdfffdfff,\r\n0x5ffb5ffb, 0xffffff, 0x3);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic void btc8192e2ant_set_fw_ignore_wlan_act(struct btc_coexist *btcoexist,\r\nbool enable)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[1] = {0};\r\nif (enable)\r\nh2c_parameter[0] |= BIT0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex]set FW for BT Ignore Wlan_Act, FW write 0x63 = 0x%x\n",\r\nh2c_parameter[0]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x63, 1, h2c_parameter);\r\n}\r\nstatic void btc8192e2ant_ignore_wlan_act(struct btc_coexist *btcoexist,\r\nbool force_exec, bool enable)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s turn Ignore WlanAct %s\n",\r\n(force_exec ? "force to" : ""), (enable ? "ON" : "OFF"));\r\ncoex_dm->cur_ignore_wlan_act = enable;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bPreIgnoreWlanAct = %d ",\r\ncoex_dm->pre_ignore_wlan_act);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"bCurIgnoreWlanAct = %d!!\n",\r\ncoex_dm->cur_ignore_wlan_act);\r\nif (coex_dm->pre_ignore_wlan_act ==\r\ncoex_dm->cur_ignore_wlan_act)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_fw_ignore_wlan_act(btcoexist, enable);\r\ncoex_dm->pre_ignore_wlan_act = coex_dm->cur_ignore_wlan_act;\r\n}\r\nstatic void btc8192e2ant_set_fw_ps_tdma(struct btc_coexist *btcoexist, u8 byte1,\r\nu8 byte2, u8 byte3, u8 byte4, u8 byte5)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[5] = {0};\r\nh2c_parameter[0] = byte1;\r\nh2c_parameter[1] = byte2;\r\nh2c_parameter[2] = byte3;\r\nh2c_parameter[3] = byte4;\r\nh2c_parameter[4] = byte5;\r\ncoex_dm->ps_tdma_para[0] = byte1;\r\ncoex_dm->ps_tdma_para[1] = byte2;\r\ncoex_dm->ps_tdma_para[2] = byte3;\r\ncoex_dm->ps_tdma_para[3] = byte4;\r\ncoex_dm->ps_tdma_para[4] = byte5;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], FW write 0x60(5bytes) = 0x%x%08x\n",\r\nh2c_parameter[0],\r\nh2c_parameter[1] << 24 | h2c_parameter[2] << 16 |\r\nh2c_parameter[3] << 8 | h2c_parameter[4]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x60, 5, h2c_parameter);\r\n}\r\nstatic void btc8192e2ant_sw_mechanism1(struct btc_coexist *btcoexist,\r\nbool shrink_rx_lpf, bool low_penalty_ra,\r\nbool limited_dig, bool btlan_constrain)\r\n{\r\nbtc8192e2ant_rf_shrink(btcoexist, NORMAL_EXEC, shrink_rx_lpf);\r\n}\r\nstatic void btc8192e2ant_sw_mechanism2(struct btc_coexist *btcoexist,\r\nbool agc_table_shift, bool adc_backoff,\r\nbool sw_dac_swing, u32 dac_swing_lvl)\r\n{\r\nbtc8192e2ant_agc_table(btcoexist, NORMAL_EXEC, agc_table_shift);\r\nbtc8192e2ant_dac_swing(btcoexist, NORMAL_EXEC, sw_dac_swing,\r\ndac_swing_lvl);\r\n}\r\nstatic void btc8192e2ant_ps_tdma(struct btc_coexist *btcoexist,\r\nbool force_exec, bool turn_on, u8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s turn %s PS TDMA, type=%d\n",\r\n(force_exec ? "force to" : ""),\r\n(turn_on ? "ON" : "OFF"), type);\r\ncoex_dm->cur_ps_tdma_on = turn_on;\r\ncoex_dm->cur_ps_tdma = type;\r\nif (!force_exec) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bPrePsTdmaOn = %d, bCurPsTdmaOn = %d!!\n",\r\ncoex_dm->pre_ps_tdma_on, coex_dm->cur_ps_tdma_on);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], prePsTdma = %d, curPsTdma = %d!!\n",\r\ncoex_dm->pre_ps_tdma, coex_dm->cur_ps_tdma);\r\nif ((coex_dm->pre_ps_tdma_on == coex_dm->cur_ps_tdma_on) &&\r\n(coex_dm->pre_ps_tdma == coex_dm->cur_ps_tdma))\r\nreturn;\r\n}\r\nif (turn_on) {\r\nswitch (type) {\r\ncase 1:\r\ndefault:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1a,\r\n0x1a, 0xe1, 0x90);\r\nbreak;\r\ncase 2:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x12,\r\n0x12, 0xe1, 0x90);\r\nbreak;\r\ncase 3:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1c,\r\n0x3, 0xf1, 0x90);\r\nbreak;\r\ncase 4:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x10,\r\n0x3, 0xf1, 0x90);\r\nbreak;\r\ncase 5:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1a,\r\n0x1a, 0x60, 0x90);\r\nbreak;\r\ncase 6:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x12,\r\n0x12, 0x60, 0x90);\r\nbreak;\r\ncase 7:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1c,\r\n0x3, 0x70, 0x90);\r\nbreak;\r\ncase 8:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xa3, 0x10,\r\n0x3, 0x70, 0x90);\r\nbreak;\r\ncase 9:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1a,\r\n0x1a, 0xe1, 0x10);\r\nbreak;\r\ncase 10:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x12,\r\n0x12, 0xe1, 0x10);\r\nbreak;\r\ncase 11:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1c,\r\n0x3, 0xf1, 0x10);\r\nbreak;\r\ncase 12:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x10,\r\n0x3, 0xf1, 0x10);\r\nbreak;\r\ncase 13:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1a,\r\n0x1a, 0xe0, 0x10);\r\nbreak;\r\ncase 14:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x12,\r\n0x12, 0xe0, 0x10);\r\nbreak;\r\ncase 15:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1c,\r\n0x3, 0xf0, 0x10);\r\nbreak;\r\ncase 16:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x12,\r\n0x3, 0xf0, 0x10);\r\nbreak;\r\ncase 17:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0x61, 0x20,\r\n0x03, 0x10, 0x10);\r\nbreak;\r\ncase 18:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x5,\r\n0x5, 0xe1, 0x90);\r\nbreak;\r\ncase 19:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x25,\r\n0x25, 0xe1, 0x90);\r\nbreak;\r\ncase 20:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x25,\r\n0x25, 0x60, 0x90);\r\nbreak;\r\ncase 21:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x15,\r\n0x03, 0x70, 0x90);\r\nbreak;\r\ncase 71:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0xe3, 0x1a,\r\n0x1a, 0xe1, 0x90);\r\nbreak;\r\n}\r\n} else {\r\nswitch (type) {\r\ndefault:\r\ncase 0:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0x8, 0x0, 0x0,\r\n0x0, 0x0);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x92c, 0x4);\r\nbreak;\r\ncase 1:\r\nbtc8192e2ant_set_fw_ps_tdma(btcoexist, 0x0, 0x0, 0x0,\r\n0x8, 0x0);\r\nmdelay(5);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x92c, 0x20);\r\nbreak;\r\n}\r\n}\r\ncoex_dm->pre_ps_tdma_on = coex_dm->cur_ps_tdma_on;\r\ncoex_dm->pre_ps_tdma = coex_dm->cur_ps_tdma;\r\n}\r\nstatic void btc8192e2ant_set_switch_ss_type(struct btc_coexist *btcoexist,\r\nu8 ss_type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 mimops = BTC_MIMO_PS_DYNAMIC;\r\nu32 dis_ra_mask = 0x0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], REAL set SS Type = %d\n", ss_type);\r\ndis_ra_mask = btc8192e2ant_decide_ra_mask(btcoexist, ss_type,\r\ncoex_dm->cur_ra_mask_type);\r\nbtc8192e2ant_update_ra_mask(btcoexist, FORCE_EXEC, dis_ra_mask);\r\nif (ss_type == 1) {\r\nbtc8192e2ant_ps_tdma(btcoexist, FORCE_EXEC, false, 1);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xc04, 0x11);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xd04, 0x1);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x90c, 0x81111111);\r\nbtcoexist->btc_write_1byte_bitmask(btcoexist, 0xe77, 0x4, 0x1);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xa07, 0x81);\r\nmimops = BTC_MIMO_PS_STATIC;\r\n} else if (ss_type == 2) {\r\nbtc8192e2ant_ps_tdma(btcoexist, FORCE_EXEC, false, 0);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xc04, 0x33);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xd04, 0x3);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x90c, 0x81121313);\r\nbtcoexist->btc_write_1byte_bitmask(btcoexist, 0xe77, 0x4, 0x0);\r\nbtcoexist->btc_write_1byte(btcoexist, 0xa07, 0x41);\r\nmimops = BTC_MIMO_PS_DYNAMIC;\r\n}\r\nbtcoexist->btc_set(btcoexist, BTC_SET_ACT_SEND_MIMO_PS, &mimops);\r\n}\r\nstatic void btc8192e2ant_switch_ss_type(struct btc_coexist *btcoexist,\r\nbool force_exec, u8 new_ss_type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], %s Switch SS Type = %d\n",\r\n(force_exec ? "force to" : ""), new_ss_type);\r\ncoex_dm->cur_ss_type = new_ss_type;\r\nif (!force_exec) {\r\nif (coex_dm->pre_ss_type == coex_dm->cur_ss_type)\r\nreturn;\r\n}\r\nbtc8192e2ant_set_switch_ss_type(btcoexist, coex_dm->cur_ss_type);\r\ncoex_dm->pre_ss_type = coex_dm->cur_ss_type;\r\n}\r\nstatic void btc8192e2ant_coex_all_off(struct btc_coexist *btcoexist)\r\n{\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, false, 1);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false, false, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false, false, 0x18);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 0);\r\n}\r\nstatic void btc8192e2ant_init_coex_dm(struct btc_coexist *btcoexist)\r\n{\r\nbtc8192e2ant_ps_tdma(btcoexist, FORCE_EXEC, false, 1);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, FORCE_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, FORCE_EXEC, 0);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, FORCE_EXEC, 0);\r\nbtc8192e2ant_switch_ss_type(btcoexist, FORCE_EXEC, 2);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false, false, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false, false, 0x18);\r\n}\r\nstatic void btc8192e2ant_action_bt_inquiry(struct btc_coexist *btcoexist)\r\n{\r\nbool low_pwr_disable = true;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_ACT_DISABLE_LOW_POWER,\r\n&low_pwr_disable);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 3);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false, false, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false, false, 0x18);\r\n}\r\nstatic bool btc8192e2ant_is_common_action(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nstruct btc_bt_link_info *bt_link_info = &btcoexist->bt_link_info;\r\nbool common = false, wifi_connected = false, wifi_busy = false;\r\nbool bt_hs_on = false, low_pwr_disable = false;\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_HS_OPERATION, &bt_hs_on);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_CONNECTED,\r\n&wifi_connected);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_BUSY, &wifi_busy);\r\nif (bt_link_info->sco_exist || bt_link_info->hid_exist)\r\nbtc8192e2ant_limited_tx(btcoexist, NORMAL_EXEC, 1, 0, 0, 0);\r\nelse\r\nbtc8192e2ant_limited_tx(btcoexist, NORMAL_EXEC, 0, 0, 0, 0);\r\nif (!wifi_connected) {\r\nlow_pwr_disable = false;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_ACT_DISABLE_LOW_POWER,\r\n&low_pwr_disable);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Wifi non-connected idle!!\n");\r\nif ((BT_8192E_2ANT_BT_STATUS_NON_CONNECTED_IDLE ==\r\ncoex_dm->bt_status) ||\r\n(BT_8192E_2ANT_BT_STATUS_CONNECTED_IDLE ==\r\ncoex_dm->bt_status)) {\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_coex_table_with_type(btcoexist,\r\nNORMAL_EXEC, 1);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, false, 0);\r\n} else {\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_coex_table_with_type(btcoexist,\r\nNORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, false, 1);\r\n}\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false, false,\r\nfalse);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false, false,\r\n0x18);\r\ncommon = true;\r\n} else {\r\nif (BT_8192E_2ANT_BT_STATUS_NON_CONNECTED_IDLE ==\r\ncoex_dm->bt_status) {\r\nlow_pwr_disable = false;\r\nbtcoexist->btc_set(btcoexist,\r\nBTC_SET_ACT_DISABLE_LOW_POWER,\r\n&low_pwr_disable);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Wifi connected + BT non connected-idle!!\n");\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_coex_table_with_type(btcoexist,\r\nNORMAL_EXEC, 1);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, false, 0);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist,\r\nNORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\ncommon = true;\r\n} else if (BT_8192E_2ANT_BT_STATUS_CONNECTED_IDLE ==\r\ncoex_dm->bt_status) {\r\nlow_pwr_disable = true;\r\nbtcoexist->btc_set(btcoexist,\r\nBTC_SET_ACT_DISABLE_LOW_POWER,\r\n&low_pwr_disable);\r\nif (bt_hs_on)\r\nreturn false;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Wifi connected + BT connected-idle!!\n");\r\nbtc8192e2ant_switch_ss_type(btcoexist,\r\nNORMAL_EXEC, 2);\r\nbtc8192e2ant_coex_table_with_type(btcoexist,\r\nNORMAL_EXEC, 1);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC,\r\nfalse, 0);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist,\r\nNORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\ncommon = true;\r\n} else {\r\nlow_pwr_disable = true;\r\nbtcoexist->btc_set(btcoexist,\r\nBTC_SET_ACT_DISABLE_LOW_POWER,\r\n&low_pwr_disable);\r\nif (wifi_busy) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Wifi Connected-Busy + BT Busy!!\n");\r\ncommon = false;\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Wifi Connected-Idle + BT Busy!!\n");\r\nbtc8192e2ant_switch_ss_type(btcoexist,\r\nNORMAL_EXEC, 1);\r\nbtc8192e2ant_coex_table_with_type(btcoexist,\r\nNORMAL_EXEC,\r\n2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC,\r\ntrue, 21);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist,\r\nNORMAL_EXEC, 6);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist,\r\nNORMAL_EXEC, 0);\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false,\r\nfalse, false, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false,\r\nfalse, false, 0x18);\r\ncommon = true;\r\n}\r\n}\r\n}\r\nreturn common;\r\n}\r\nstatic void btc8192e2ant_tdma_duration_adjust(struct btc_coexist *btcoexist,\r\nbool sco_hid, bool tx_pause,\r\nu8 max_interval)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nstatic int up, dn, m, n, wait_cnt;\r\nint result;\r\nu8 retry_cnt = 0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], TdmaDurationAdjust()\n");\r\nif (!coex_dm->auto_tdma_adjust) {\r\ncoex_dm->auto_tdma_adjust = true;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], first run TdmaDurationAdjust()!!\n");\r\nif (sco_hid) {\r\nif (tx_pause) {\r\nif (max_interval == 1) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 13);\r\ncoex_dm->tdma_adj_type = 13;\r\n} else if (max_interval == 2) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 14);\r\ncoex_dm->tdma_adj_type = 14;\r\n} else {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 15);\r\ncoex_dm->tdma_adj_type = 15;\r\n}\r\n} else {\r\nif (max_interval == 1) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 9);\r\ncoex_dm->tdma_adj_type = 9;\r\n} else if (max_interval == 2) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 10);\r\ncoex_dm->tdma_adj_type = 10;\r\n} else {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 11);\r\ncoex_dm->tdma_adj_type = 11;\r\n}\r\n}\r\n} else {\r\nif (tx_pause) {\r\nif (max_interval == 1) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 5);\r\ncoex_dm->tdma_adj_type = 5;\r\n} else if (max_interval == 2) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 6);\r\ncoex_dm->tdma_adj_type = 6;\r\n} else {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 7);\r\ncoex_dm->tdma_adj_type = 7;\r\n}\r\n} else {\r\nif (max_interval == 1) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 1);\r\ncoex_dm->tdma_adj_type = 1;\r\n} else if (max_interval == 2) {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 2);\r\ncoex_dm->tdma_adj_type = 2;\r\n} else {\r\nbtc8192e2ant_ps_tdma(btcoexist,\r\nNORMAL_EXEC,\r\ntrue, 3);\r\ncoex_dm->tdma_adj_type = 3;\r\n}\r\n}\r\n}\r\nup = 0;\r\ndn = 0;\r\nm = 1;\r\nn = 3;\r\nresult = 0;\r\nwait_cnt = 0;\r\n} else {\r\nretry_cnt = coex_sta->bt_retry_cnt;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], retry_cnt = %d\n", retry_cnt);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], up=%d, dn=%d, m=%d, n=%d, wait_cnt=%d\n",\r\nup, dn, m, n, wait_cnt);\r\nresult = 0;\r\nwait_cnt++;\r\nif (retry_cnt == 0) {\r\nup++;\r\ndn--;\r\nif (dn <= 0)\r\ndn = 0;\r\nif (up >= n) {\r\nwait_cnt = 0;\r\nn = 3;\r\nup = 0;\r\ndn = 0;\r\nresult = 1;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex]Increase wifi duration!!\n");\r\n}\r\n} else if (retry_cnt <= 3) {\r\nup--;\r\ndn++;\r\nif (up <= 0)\r\nup = 0;\r\nif (dn == 2) {\r\nif (wait_cnt <= 2)\r\nm++;\r\nelse\r\nm = 1;\r\nif (m >= 20)\r\nm = 20;\r\nn = 3 * m;\r\nup = 0;\r\ndn = 0;\r\nwait_cnt = 0;\r\nresult = -1;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Reduce wifi duration for retry<3\n");\r\n}\r\n} else {\r\nif (wait_cnt == 1)\r\nm++;\r\nelse\r\nm = 1;\r\nif (m >= 20)\r\nm = 20;\r\nn = 3*m;\r\nup = 0;\r\ndn = 0;\r\nwait_cnt = 0;\r\nresult = -1;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Decrease wifi duration for retryCounter>3!!\n");\r\n}\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], max Interval = %d\n", max_interval);\r\n}\r\nif (coex_dm->cur_ps_tdma != coex_dm->tdma_adj_type) {\r\nbool scan = false, link = false, roam = false;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], PsTdma type dismatch!!!, ");\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"curPsTdma=%d, recordPsTdma=%d\n",\r\ncoex_dm->cur_ps_tdma, coex_dm->tdma_adj_type);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_SCAN, &scan);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_LINK, &link);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_ROAM, &roam);\r\nif (!scan && !link && !roam)\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC,\r\ntrue, coex_dm->tdma_adj_type);\r\nelse\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], roaming/link/scan is under progress, will adjust next time!!!\n");\r\n}\r\n}\r\nstatic void btc8192e2ant_action_sco(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 4);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 13);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 9);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 9);\r\n}\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x6);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x6);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_sco_pan(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_STAY_LOW;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 4);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 14);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 10);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 10);\r\n}\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x6);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x6);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_hid(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 3);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 13);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 9);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 9);\r\n}\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_a2dp(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nbool long_dist = false;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW ||\r\nbt_rssi_state == BTC_RSSI_STATE_STAY_LOW) &&\r\n(wifi_rssi_state == BTC_RSSI_STATE_LOW ||\r\nwifi_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], A2dp, wifi/bt rssi both LOW!!\n");\r\nlong_dist = true;\r\n}\r\nif (long_dist) {\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, true,\r\n0x4);\r\n} else {\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false,\r\n0x8);\r\n}\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nif (long_dist)\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 0);\r\nelse\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nif (long_dist) {\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 17);\r\ncoex_dm->auto_tdma_adjust = false;\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\n} else {\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false,\r\ntrue, 1);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false,\r\nfalse, 1);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false,\r\nfalse, 1);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\n}\r\n}\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_a2dp_pan_hs(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, true, 2);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, false, 2);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, false, 2);\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\n}\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\ntrue, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\ntrue, 0x6);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\ntrue, 0x6);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\ntrue, 0x6);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_pan_edr(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 5);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 1);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 1);\r\n}\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_pan_hs(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\n}\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, false, 1);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_pan_edr_a2dp(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 2);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, true, 3);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, false, 3);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, false, false, 3);\r\n}\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, false,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_pan_edr_hid(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 3);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 14);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC, true, 10);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_ps_tdma(btcoexist, NORMAL_EXEC,\r\ntrue, 10);\r\n}\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_hid_a2dp_pan_edr(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtc8192e2ant_fw_dac_swing_lvl(btcoexist, NORMAL_EXEC, 6);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 3);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, true, 3);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, false, 3);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, false, 3);\r\n}\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_action_hid_a2dp(struct btc_coexist *btcoexist)\r\n{\r\nu8 wifi_rssi_state, bt_rssi_state = BTC_RSSI_STATE_HIGH;\r\nu32 wifi_bw;\r\nwifi_rssi_state = btc8192e2ant_wifi_rssi_state(btcoexist, 0, 2, 15, 0);\r\nbt_rssi_state = btc8192e2ant_bt_rssi_state(btcoexist, 3, 34, 42);\r\nbtc8192e2ant_switch_ss_type(btcoexist, NORMAL_EXEC, 1);\r\nbtc8192e2ant_limited_rx(btcoexist, NORMAL_EXEC, false, false, 0x8);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, NORMAL_EXEC, 3);\r\nif ((bt_rssi_state == BTC_RSSI_STATE_LOW) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_LOW)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 0);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, true, 2);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_MEDIUM) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_MEDIUM)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 2);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, false, 2);\r\n} else if ((bt_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(bt_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_dec_bt_pwr(btcoexist, NORMAL_EXEC, 4);\r\nbtc8192e2ant_tdma_duration_adjust(btcoexist, true, false, 2);\r\n}\r\nif (BTC_WIFI_BW_HT40 == wifi_bw) {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, true, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n} else {\r\nif ((wifi_rssi_state == BTC_RSSI_STATE_HIGH) ||\r\n(wifi_rssi_state == BTC_RSSI_STATE_STAY_HIGH)) {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, true, false,\r\nfalse, 0x18);\r\n} else {\r\nbtc8192e2ant_sw_mechanism1(btcoexist, false, true,\r\nfalse, false);\r\nbtc8192e2ant_sw_mechanism2(btcoexist, false, false,\r\nfalse, 0x18);\r\n}\r\n}\r\n}\r\nstatic void btc8192e2ant_run_coexist_mechanism(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 algorithm = 0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], RunCoexistMechanism()===>\n");\r\nif (btcoexist->manual_control) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], return for Manual CTRL <===\n");\r\nreturn;\r\n}\r\nif (coex_sta->under_ips) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], wifi is under IPS !!!\n");\r\nreturn;\r\n}\r\nalgorithm = btc8192e2ant_action_algorithm(btcoexist);\r\nif (coex_sta->c2h_bt_inquiry_page &&\r\n(BT_8192E_2ANT_COEX_ALGO_PANHS != algorithm)) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT is under inquiry/page scan !!\n");\r\nbtc8192e2ant_action_bt_inquiry(btcoexist);\r\nreturn;\r\n}\r\ncoex_dm->cur_algorithm = algorithm;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Algorithm = %d\n", coex_dm->cur_algorithm);\r\nif (btc8192e2ant_is_common_action(btcoexist)) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Action 2-Ant common\n");\r\ncoex_dm->auto_tdma_adjust = false;\r\n} else {\r\nif (coex_dm->cur_algorithm != coex_dm->pre_algorithm) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex] preAlgorithm=%d, curAlgorithm=%d\n",\r\ncoex_dm->pre_algorithm,\r\ncoex_dm->cur_algorithm);\r\ncoex_dm->auto_tdma_adjust = false;\r\n}\r\nswitch (coex_dm->cur_algorithm) {\r\ncase BT_8192E_2ANT_COEX_ALGO_SCO:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = SCO\n");\r\nbtc8192e2ant_action_sco(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_SCO_PAN:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = SCO+PAN(EDR)\n");\r\nbtc8192e2ant_action_sco_pan(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_HID:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = HID\n");\r\nbtc8192e2ant_action_hid(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_A2DP:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = A2DP\n");\r\nbtc8192e2ant_action_a2dp(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_A2DP_PANHS:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = A2DP+PAN(HS)\n");\r\nbtc8192e2ant_action_a2dp_pan_hs(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_PANEDR:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = PAN(EDR)\n");\r\nbtc8192e2ant_action_pan_edr(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_PANHS:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = HS mode\n");\r\nbtc8192e2ant_action_pan_hs(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_PANEDR_A2DP:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = PAN+A2DP\n");\r\nbtc8192e2ant_action_pan_edr_a2dp(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_PANEDR_HID:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = PAN(EDR)+HID\n");\r\nbtc8192e2ant_action_pan_edr_hid(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_HID_A2DP_PANEDR:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = HID+A2DP+PAN\n");\r\nbtc8192e2ant_action_hid_a2dp_pan_edr(btcoexist);\r\nbreak;\r\ncase BT_8192E_2ANT_COEX_ALGO_HID_A2DP:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = HID+A2DP\n");\r\nbtc8192e2ant_action_hid_a2dp(btcoexist);\r\nbreak;\r\ndefault:\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Action 2-Ant, algorithm = unknown!!\n");\r\nbreak;\r\n}\r\ncoex_dm->pre_algorithm = coex_dm->cur_algorithm;\r\n}\r\n}\r\nstatic void btc8192e2ant_init_hwconfig(struct btc_coexist *btcoexist,\r\nbool backup)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu16 u16tmp = 0;\r\nu8 u8tmp = 0;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], 2Ant Init HW Config!!\n");\r\nif (backup) {\r\ncoex_dm->bt_rf0x1e_backup =\r\nbtcoexist->btc_get_rf_reg(btcoexist, BTC_RF_A,\r\n0x1e, 0xfffff);\r\ncoex_dm->backup_arfr_cnt1 = btcoexist->btc_read_4byte(btcoexist,\r\n0x430);\r\ncoex_dm->backup_arfr_cnt2 = btcoexist->btc_read_4byte(btcoexist,\r\n0x434);\r\ncoex_dm->backup_retry_limit = btcoexist->btc_read_2byte(\r\nbtcoexist,\r\n0x42a);\r\ncoex_dm->backup_ampdu_maxtime = btcoexist->btc_read_1byte(\r\nbtcoexist,\r\n0x456);\r\n}\r\nbtcoexist->btc_write_1byte(btcoexist, 0x4f, 0x6);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x944, 0x24);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x930, 0x700700);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x92c, 0x20);\r\nif (btcoexist->chip_interface == BTC_INTF_USB)\r\nbtcoexist->btc_write_4byte(btcoexist, 0x64, 0x30430004);\r\nelse\r\nbtcoexist->btc_write_4byte(btcoexist, 0x64, 0x30030004);\r\nbtc8192e2ant_coex_table_with_type(btcoexist, FORCE_EXEC, 0);\r\nbtcoexist->btc_write_4byte(btcoexist, 0x858, 0x55555555);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x778, 0x3);\r\nu8tmp = btcoexist->btc_read_1byte(btcoexist, 0x790);\r\nu8tmp &= 0xc0;\r\nu8tmp |= 0x5;\r\nbtcoexist->btc_write_1byte(btcoexist, 0x790, u8tmp);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x76e, 0x4);\r\nbtcoexist->btc_write_1byte(btcoexist, 0x40, 0x20);\r\nu16tmp = btcoexist->btc_read_2byte(btcoexist, 0x40);\r\nu16tmp |= BIT9;\r\nbtcoexist->btc_write_2byte(btcoexist, 0x40, u16tmp);\r\nu8tmp = btcoexist->btc_read_1byte(btcoexist, 0x101);\r\nu8tmp |= BIT4;\r\nbtcoexist->btc_write_1byte(btcoexist, 0x101, u8tmp);\r\nu8tmp = btcoexist->btc_read_1byte(btcoexist, 0x93);\r\nu8tmp |= BIT0;\r\nbtcoexist->btc_write_1byte(btcoexist, 0x93, u8tmp);\r\nu8tmp = btcoexist->btc_read_1byte(btcoexist, 0x7);\r\nu8tmp |= BIT0;\r\nbtcoexist->btc_write_1byte(btcoexist, 0x7, u8tmp);\r\n}\r\nvoid ex_btc8192e2ant_init_hwconfig(struct btc_coexist *btcoexist)\r\n{\r\nbtc8192e2ant_init_hwconfig(btcoexist, true);\r\n}\r\nvoid ex_btc8192e2ant_init_coex_dm(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Coex Mechanism Init!!\n");\r\nbtc8192e2ant_init_coex_dm(btcoexist);\r\n}\r\nvoid ex_btc8192e2ant_display_coex_info(struct btc_coexist *btcoexist)\r\n{\r\nstruct btc_board_info *board_info = &btcoexist->board_info;\r\nstruct btc_stack_info *stack_info = &btcoexist->stack_info;\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 u8tmp[4], i, bt_info_ext, ps_tdma_case = 0;\r\nu16 u16tmp[4];\r\nu32 u32tmp[4];\r\nbool roam = false, scan = false, link = false, wifi_under_5g = false;\r\nbool bt_hs_on = false, wifi_busy = false;\r\nint wifi_rssi = 0, bt_hs_rssi = 0;\r\nu32 wifi_bw, wifi_traffic_dir;\r\nu8 wifi_dot11_chnl, wifi_hs_chnl;\r\nu32 fw_ver = 0, bt_patch_ver = 0;\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n ============[BT Coexist info]============");\r\nif (btcoexist->manual_control) {\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n ===========[Under Manual Control]===========");\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n ==========================================");\r\n}\r\nif (!board_info->bt_exist) {\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n BT not exists !!!");\r\nreturn;\r\n}\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n %-35s = %d/ %d ", "Ant PG number/ Ant mechanism:",\r\nboard_info->pg_ant_num, board_info->btdm_ant_num);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %s / %d",\r\n"BT stack/ hci ext ver",\r\n((stack_info->profile_notified) ? "Yes" : "No"),\r\nstack_info->hci_version);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_BT_PATCH_VER, &bt_patch_ver);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_FW_VER, &fw_ver);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n %-35s = %d_%d/ 0x%x/ 0x%x(%d)",\r\n"CoexVer/ FwVer/ PatchVer",\r\nglcoex_ver_date_8192e_2ant, glcoex_ver_8192e_2ant,\r\nfw_ver, bt_patch_ver, bt_patch_ver);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_HS_OPERATION, &bt_hs_on);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U1_WIFI_DOT11_CHNL,\r\n&wifi_dot11_chnl);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U1_WIFI_HS_CHNL, &wifi_hs_chnl);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d / %d(%d)",\r\n"Dot11 channel / HsMode(HsChnl)",\r\nwifi_dot11_chnl, bt_hs_on, wifi_hs_chnl);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %3ph ",\r\n"H2C Wifi inform bt chnl Info", coex_dm->wifi_chnl_info);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_S4_WIFI_RSSI, &wifi_rssi);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_S4_HS_RSSI, &bt_hs_rssi);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d",\r\n"Wifi rssi/ HS rssi", wifi_rssi, bt_hs_rssi);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_SCAN, &scan);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_LINK, &link);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_ROAM, &roam);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d/ %d ",\r\n"Wifi link/ roam/ scan", link, roam, scan);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_UNDER_5G, &wifi_under_5g);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_BUSY, &wifi_busy);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_TRAFFIC_DIRECTION,\r\n&wifi_traffic_dir);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %s / %s/ %s ",\r\n"Wifi status", (wifi_under_5g ? "5G" : "2.4G"),\r\n((BTC_WIFI_BW_LEGACY == wifi_bw) ? "Legacy" :\r\n(((BTC_WIFI_BW_HT40 == wifi_bw) ? "HT40" : "HT20"))),\r\n((!wifi_busy) ? "idle" :\r\n((BTC_WIFI_TRAFFIC_TX == wifi_traffic_dir) ?\r\n"uplink" : "downlink")));\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = [%s/ %d/ %d] ",\r\n"BT [status/ rssi/ retryCnt]",\r\n((btcoexist->bt_info.bt_disabled) ? ("disabled") :\r\n((coex_sta->c2h_bt_inquiry_page) ?\r\n("inquiry/page scan") :\r\n((BT_8192E_2ANT_BT_STATUS_NON_CONNECTED_IDLE ==\r\ncoex_dm->bt_status) ? "non-connected idle" :\r\n((BT_8192E_2ANT_BT_STATUS_CONNECTED_IDLE ==\r\ncoex_dm->bt_status) ? "connected-idle" : "busy")))),\r\ncoex_sta->bt_rssi, coex_sta->bt_retry_cnt);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d / %d / %d / %d",\r\n"SCO/HID/PAN/A2DP", stack_info->sco_exist,\r\nstack_info->hid_exist, stack_info->pan_exist,\r\nstack_info->a2dp_exist);\r\nbtcoexist->btc_disp_dbg_msg(btcoexist, BTC_DBG_DISP_BT_LINK_INFO);\r\nbt_info_ext = coex_sta->bt_info_ext;\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %s",\r\n"BT Info A2DP rate",\r\n(bt_info_ext&BIT0) ? "Basic rate" : "EDR rate");\r\nfor (i = 0; i < BT_INFO_SRC_8192E_2ANT_MAX; i++) {\r\nif (coex_sta->bt_info_c2h_cnt[i]) {\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n %-35s = %7ph(%d)",\r\nglbt_info_src_8192e_2ant[i],\r\ncoex_sta->bt_info_c2h[i],\r\ncoex_sta->bt_info_c2h_cnt[i]);\r\n}\r\n}\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %s/%s",\r\n"PS state, IPS/LPS",\r\n((coex_sta->under_ips ? "IPS ON" : "IPS OFF")),\r\n((coex_sta->under_lps ? "LPS ON" : "LPS OFF")));\r\nbtcoexist->btc_disp_dbg_msg(btcoexist, BTC_DBG_DISP_FW_PWR_MODE_CMD);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x ", "SS Type",\r\ncoex_dm->cur_ss_type);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s",\r\n"============[Sw mechanism]============");\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d/ %d ",\r\n"SM1[ShRf/ LpRA/ LimDig]", coex_dm->cur_rf_rx_lpf_shrink,\r\ncoex_dm->cur_low_penalty_ra, coex_dm->limited_dig);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d/ %d(0x%x) ",\r\n"SM2[AgcT/ AdcB/ SwDacSwing(lvl)]",\r\ncoex_dm->cur_agc_table_en, coex_dm->cur_adc_back_off,\r\ncoex_dm->cur_dac_swing_on, coex_dm->cur_dac_swing_lvl);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x ", "Rate Mask",\r\nbtcoexist->bt_info.ra_mask);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s",\r\n"============[Fw mechanism]============");\r\nps_tdma_case = coex_dm->cur_ps_tdma;\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n %-35s = %5ph case-%d (auto:%d)",\r\n"PS TDMA", coex_dm->ps_tdma_para,\r\nps_tdma_case, coex_dm->auto_tdma_adjust);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d ",\r\n"DecBtPwr/ IgnWlanAct",\r\ncoex_dm->cur_dec_bt_pwr, coex_dm->cur_ignore_wlan_act);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s",\r\n"============[Hw setting]============");\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x",\r\n"RF-A, 0x1e initVal", coex_dm->bt_rf0x1e_backup);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/0x%x/0x%x/0x%x",\r\n"backup ARFR1/ARFR2/RL/AMaxTime", coex_dm->backup_arfr_cnt1,\r\ncoex_dm->backup_arfr_cnt2, coex_dm->backup_retry_limit,\r\ncoex_dm->backup_ampdu_maxtime);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0x430);\r\nu32tmp[1] = btcoexist->btc_read_4byte(btcoexist, 0x434);\r\nu16tmp[0] = btcoexist->btc_read_2byte(btcoexist, 0x42a);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x456);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/0x%x/0x%x/0x%x",\r\n"0x430/0x434/0x42a/0x456",\r\nu32tmp[0], u32tmp[1], u16tmp[0], u8tmp[0]);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0xc04);\r\nu32tmp[1] = btcoexist->btc_read_4byte(btcoexist, 0xd04);\r\nu32tmp[2] = btcoexist->btc_read_4byte(btcoexist, 0x90c);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/ 0x%x/ 0x%x",\r\n"0xc04/ 0xd04/ 0x90c", u32tmp[0], u32tmp[1], u32tmp[2]);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x778);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x", "0x778",\r\nu8tmp[0]);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x92c);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0x930);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/ 0x%x",\r\n"0x92c/ 0x930", (u8tmp[0]), u32tmp[0]);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x40);\r\nu8tmp[1] = btcoexist->btc_read_1byte(btcoexist, 0x4f);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/ 0x%x",\r\n"0x40/ 0x4f", u8tmp[0], u8tmp[1]);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0x550);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x522);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x/ 0x%x",\r\n"0x550(bcn ctrl)/0x522", u32tmp[0], u8tmp[0]);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0xc50);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = 0x%x", "0xc50(dig)",\r\nu32tmp[0]);\r\nu32tmp[0] = btcoexist->btc_read_4byte(btcoexist, 0x6c0);\r\nu32tmp[1] = btcoexist->btc_read_4byte(btcoexist, 0x6c4);\r\nu32tmp[2] = btcoexist->btc_read_4byte(btcoexist, 0x6c8);\r\nu8tmp[0] = btcoexist->btc_read_1byte(btcoexist, 0x6cc);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,\r\n"\r\n %-35s = 0x%x/ 0x%x/ 0x%x/ 0x%x",\r\n"0x6c0/0x6c4/0x6c8/0x6cc(coexTable)",\r\nu32tmp[0], u32tmp[1], u32tmp[2], u8tmp[0]);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d",\r\n"0x770(hp rx[31:16]/tx[15:0])",\r\ncoex_sta->high_priority_rx, coex_sta->high_priority_tx);\r\nRT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "\r\n %-35s = %d/ %d",\r\n"0x774(lp rx[31:16]/tx[15:0])",\r\ncoex_sta->low_priority_rx, coex_sta->low_priority_tx);\r\nif (btcoexist->auto_report_2ant)\r\nbtc8192e2ant_monitor_bt_ctr(btcoexist);\r\nbtcoexist->btc_disp_dbg_msg(btcoexist, BTC_DBG_DISP_COEX_STATISTICS);\r\n}\r\nvoid ex_btc8192e2ant_ips_notify(struct btc_coexist *btcoexist, u8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (BTC_IPS_ENTER == type) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], IPS ENTER notify\n");\r\ncoex_sta->under_ips = true;\r\nbtc8192e2ant_coex_all_off(btcoexist);\r\n} else if (BTC_IPS_LEAVE == type) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], IPS LEAVE notify\n");\r\ncoex_sta->under_ips = false;\r\n}\r\n}\r\nvoid ex_btc8192e2ant_lps_notify(struct btc_coexist *btcoexist, u8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (BTC_LPS_ENABLE == type) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], LPS ENABLE notify\n");\r\ncoex_sta->under_lps = true;\r\n} else if (BTC_LPS_DISABLE == type) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], LPS DISABLE notify\n");\r\ncoex_sta->under_lps = false;\r\n}\r\n}\r\nvoid ex_btc8192e2ant_scan_notify(struct btc_coexist *btcoexist, u8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (BTC_SCAN_START == type)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], SCAN START notify\n");\r\nelse if (BTC_SCAN_FINISH == type)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], SCAN FINISH notify\n");\r\n}\r\nvoid ex_btc8192e2ant_connect_notify(struct btc_coexist *btcoexist, u8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (BTC_ASSOCIATE_START == type)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], CONNECT START notify\n");\r\nelse if (BTC_ASSOCIATE_FINISH == type)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], CONNECT FINISH notify\n");\r\n}\r\nvoid ex_btc8192e2ant_media_status_notify(struct btc_coexist *btcoexist,\r\nu8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 h2c_parameter[3] = {0};\r\nu32 wifi_bw;\r\nu8 wifi_center_chnl;\r\nif (btcoexist->manual_control ||\r\nbtcoexist->stop_coex_dm ||\r\nbtcoexist->bt_info.bt_disabled)\r\nreturn;\r\nif (BTC_MEDIA_CONNECT == type)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], MEDIA connect notify\n");\r\nelse\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], MEDIA disconnect notify\n");\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U1_WIFI_CENTRAL_CHNL,\r\n&wifi_center_chnl);\r\nif ((BTC_MEDIA_CONNECT == type) &&\r\n(wifi_center_chnl <= 14)) {\r\nh2c_parameter[0] = 0x1;\r\nh2c_parameter[1] = wifi_center_chnl;\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_BW, &wifi_bw);\r\nif (BTC_WIFI_BW_HT40 == wifi_bw)\r\nh2c_parameter[2] = 0x30;\r\nelse\r\nh2c_parameter[2] = 0x20;\r\n}\r\ncoex_dm->wifi_chnl_info[0] = h2c_parameter[0];\r\ncoex_dm->wifi_chnl_info[1] = h2c_parameter[1];\r\ncoex_dm->wifi_chnl_info[2] = h2c_parameter[2];\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], FW write 0x66 = 0x%x\n",\r\nh2c_parameter[0] << 16 | h2c_parameter[1] << 8 |\r\nh2c_parameter[2]);\r\nbtcoexist->btc_fill_h2c(btcoexist, 0x66, 3, h2c_parameter);\r\n}\r\nvoid ex_btc8192e2ant_special_packet_notify(struct btc_coexist *btcoexist,\r\nu8 type)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nif (type == BTC_PACKET_DHCP)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], DHCP Packet notify\n");\r\n}\r\nvoid ex_btc8192e2ant_bt_info_notify(struct btc_coexist *btcoexist,\r\nu8 *tmp_buf, u8 length)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nu8 bt_info = 0;\r\nu8 i, rsp_source = 0;\r\nbool bt_busy = false, limited_dig = false;\r\nbool wifi_connected = false;\r\ncoex_sta->c2h_bt_info_req_sent = false;\r\nrsp_source = tmp_buf[0] & 0xf;\r\nif (rsp_source >= BT_INFO_SRC_8192E_2ANT_MAX)\r\nrsp_source = BT_INFO_SRC_8192E_2ANT_WIFI_FW;\r\ncoex_sta->bt_info_c2h_cnt[rsp_source]++;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], Bt info[%d], length=%d, hex data = [",\r\nrsp_source, length);\r\nfor (i = 0; i < length; i++) {\r\ncoex_sta->bt_info_c2h[rsp_source][i] = tmp_buf[i];\r\nif (i == 1)\r\nbt_info = tmp_buf[i];\r\nif (i == length-1)\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"0x%02x]\n", tmp_buf[i]);\r\nelse\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"0x%02x, ", tmp_buf[i]);\r\n}\r\nif (BT_INFO_SRC_8192E_2ANT_WIFI_FW != rsp_source) {\r\ncoex_sta->bt_retry_cnt =\r\ncoex_sta->bt_info_c2h[rsp_source][2] & 0xf;\r\ncoex_sta->bt_rssi =\r\ncoex_sta->bt_info_c2h[rsp_source][3] * 2 + 10;\r\ncoex_sta->bt_info_ext =\r\ncoex_sta->bt_info_c2h[rsp_source][4];\r\nif ((coex_sta->bt_info_ext & BIT1)) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"bit1, send wifi BW&Chnl to BT!!\n");\r\nbtcoexist->btc_get(btcoexist, BTC_GET_BL_WIFI_CONNECTED,\r\n&wifi_connected);\r\nif (wifi_connected)\r\nex_btc8192e2ant_media_status_notify(\r\nbtcoexist,\r\nBTC_MEDIA_CONNECT);\r\nelse\r\nex_btc8192e2ant_media_status_notify(\r\nbtcoexist,\r\nBTC_MEDIA_DISCONNECT);\r\n}\r\nif ((coex_sta->bt_info_ext & BIT3)) {\r\nif (!btcoexist->manual_control &&\r\n!btcoexist->stop_coex_dm) {\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"bit3, BT NOT ignore Wlan active!\n");\r\nbtc8192e2ant_ignore_wlan_act(btcoexist,\r\nFORCE_EXEC,\r\nfalse);\r\n}\r\n} else {\r\n}\r\nif (!btcoexist->auto_report_2ant) {\r\nif (!(coex_sta->bt_info_ext & BIT4))\r\nbtc8192e2ant_bt_auto_report(btcoexist,\r\nFORCE_EXEC,\r\ntrue);\r\n}\r\n}\r\nif (bt_info & BT_INFO_8192E_2ANT_B_INQ_PAGE)\r\ncoex_sta->c2h_bt_inquiry_page = true;\r\nelse\r\ncoex_sta->c2h_bt_inquiry_page = false;\r\nif (!(bt_info&BT_INFO_8192E_2ANT_B_CONNECTION)) {\r\ncoex_sta->bt_link_exist = false;\r\ncoex_sta->pan_exist = false;\r\ncoex_sta->a2dp_exist = false;\r\ncoex_sta->hid_exist = false;\r\ncoex_sta->sco_exist = false;\r\n} else {\r\ncoex_sta->bt_link_exist = true;\r\nif (bt_info & BT_INFO_8192E_2ANT_B_FTP)\r\ncoex_sta->pan_exist = true;\r\nelse\r\ncoex_sta->pan_exist = false;\r\nif (bt_info & BT_INFO_8192E_2ANT_B_A2DP)\r\ncoex_sta->a2dp_exist = true;\r\nelse\r\ncoex_sta->a2dp_exist = false;\r\nif (bt_info & BT_INFO_8192E_2ANT_B_HID)\r\ncoex_sta->hid_exist = true;\r\nelse\r\ncoex_sta->hid_exist = false;\r\nif (bt_info & BT_INFO_8192E_2ANT_B_SCO_ESCO)\r\ncoex_sta->sco_exist = true;\r\nelse\r\ncoex_sta->sco_exist = false;\r\n}\r\nbtc8192e2ant_update_bt_link_info(btcoexist);\r\nif (!(bt_info & BT_INFO_8192E_2ANT_B_CONNECTION)) {\r\ncoex_dm->bt_status = BT_8192E_2ANT_BT_STATUS_NON_CONNECTED_IDLE;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], BT Non-Connected idle!!!\n");\r\n} else if (bt_info == BT_INFO_8192E_2ANT_B_CONNECTION) {\r\ncoex_dm->bt_status = BT_8192E_2ANT_BT_STATUS_CONNECTED_IDLE;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bt_infoNotify(), BT Connected-idle!!!\n");\r\n} else if ((bt_info & BT_INFO_8192E_2ANT_B_SCO_ESCO) ||\r\n(bt_info & BT_INFO_8192E_2ANT_B_SCO_BUSY)) {\r\ncoex_dm->bt_status = BT_8192E_2ANT_BT_STATUS_SCO_BUSY;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bt_infoNotify(), BT SCO busy!!!\n");\r\n} else if (bt_info & BT_INFO_8192E_2ANT_B_ACL_BUSY) {\r\ncoex_dm->bt_status = BT_8192E_2ANT_BT_STATUS_ACL_BUSY;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex], bt_infoNotify(), BT ACL busy!!!\n");\r\n} else {\r\ncoex_dm->bt_status = BT_8192E_2ANT_BT_STATUS_MAX;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"[BTCoex]bt_infoNotify(), BT Non-Defined state!!!\n");\r\n}\r\nif ((BT_8192E_2ANT_BT_STATUS_ACL_BUSY == coex_dm->bt_status) ||\r\n(BT_8192E_2ANT_BT_STATUS_SCO_BUSY == coex_dm->bt_status) ||\r\n(BT_8192E_2ANT_BT_STATUS_ACL_SCO_BUSY == coex_dm->bt_status)) {\r\nbt_busy = true;\r\nlimited_dig = true;\r\n} else {\r\nbt_busy = false;\r\nlimited_dig = false;\r\n}\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_BT_TRAFFIC_BUSY, &bt_busy);\r\ncoex_dm->limited_dig = limited_dig;\r\nbtcoexist->btc_set(btcoexist, BTC_SET_BL_BT_LIMITED_DIG, &limited_dig);\r\nbtc8192e2ant_run_coexist_mechanism(btcoexist);\r\n}\r\nvoid ex_btc8192e2ant_halt_notify(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD, "[BTCoex], Halt notify\n");\r\nbtc8192e2ant_ignore_wlan_act(btcoexist, FORCE_EXEC, true);\r\nex_btc8192e2ant_media_status_notify(btcoexist, BTC_MEDIA_DISCONNECT);\r\n}\r\nvoid ex_btc8192e2ant_periodical(struct btc_coexist *btcoexist)\r\n{\r\nstruct rtl_priv *rtlpriv = btcoexist->adapter;\r\nstatic u8 dis_ver_info_cnt;\r\nu32 fw_ver = 0, bt_patch_ver = 0;\r\nstruct btc_board_info *board_info = &btcoexist->board_info;\r\nstruct btc_stack_info *stack_info = &btcoexist->stack_info;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"=======================Periodical=======================\n");\r\nif (dis_ver_info_cnt <= 5) {\r\ndis_ver_info_cnt += 1;\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"************************************************\n");\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"Ant PG Num/ Ant Mech/ Ant Pos = %d/ %d/ %d\n",\r\nboard_info->pg_ant_num, board_info->btdm_ant_num,\r\nboard_info->btdm_ant_pos);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"BT stack/ hci ext ver = %s / %d\n",\r\n((stack_info->profile_notified) ? "Yes" : "No"),\r\nstack_info->hci_version);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_BT_PATCH_VER,\r\n&bt_patch_ver);\r\nbtcoexist->btc_get(btcoexist, BTC_GET_U4_WIFI_FW_VER, &fw_ver);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"CoexVer/ FwVer/ PatchVer = %d_%x/ 0x%x/ 0x%x(%d)\n",\r\nglcoex_ver_date_8192e_2ant, glcoex_ver_8192e_2ant,\r\nfw_ver, bt_patch_ver, bt_patch_ver);\r\nRT_TRACE(rtlpriv, COMP_BT_COEXIST, DBG_LOUD,\r\n"************************************************\n");\r\n}\r\nif (!btcoexist->auto_report_2ant) {\r\nbtc8192e2ant_query_bt_info(btcoexist);\r\nbtc8192e2ant_monitor_bt_ctr(btcoexist);\r\nbtc8192e2ant_monitor_bt_enable_disable(btcoexist);\r\n} else {\r\nif (btc8192e2ant_is_wifi_status_changed(btcoexist) ||\r\ncoex_dm->auto_tdma_adjust)\r\nbtc8192e2ant_run_coexist_mechanism(btcoexist);\r\n}\r\n}
