#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 16 12:37:39 2020
# Process ID: 15460
# Current directory: G:/FPGA_pjt/ov5640_hdmi_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8748 G:\FPGA_pjt\ov5640_hdmi_1_2\ov5640_hdmi.xpr
# Log file: G:/FPGA_pjt/ov5640_hdmi_1_2/vivado.log
# Journal file: G:/FPGA_pjt/ov5640_hdmi_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd}
set_property  ip_repo_paths  {g:/FPGA_pjt/ov5640_hdmi_1_2/ip_repo G:/FPGA_pjt/my_ip_src/divider2} [current_project]
update_ip_catalog
open_bd_design {G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:divider2:1.0 divider2_0
endgroup
set_property location {6 2023 711} [get_bd_cells divider2_0]
disconnect_bd_net /Net [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_0]
set_property location {5 1837 610} [get_bd_cells divider2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:divider2:1.0 divider2_1
endgroup
set_property location {6 1951 716} [get_bd_cells divider2_1]
connect_bd_net [get_bd_pins divider2_1/sys_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins divider2_1/clk_25MHz] [get_bd_pins divider2_0/sys_clk]
connect_bd_net [get_bd_ports XCLK] [get_bd_pins divider2_0/clk_25MHz]
set_property location {2161 613} [get_bd_ports XCLK]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_divider2_0_0] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_divider2_1_0] }
export_ip_user_files -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
launch_runs -jobs 6 {ov5640_hdmi_divider2_0_0_synth_1 ov5640_hdmi_divider2_1_0_synth_1}
export_simulation -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -directory G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files -ipstatic_source_dir G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/modelsim} {questa=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/questa} {riviera=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/riviera} {activehdl=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
export_ip_user_files -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
export_simulation -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -directory G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files -ipstatic_source_dir G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/modelsim} {questa=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/questa} {riviera=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/riviera} {activehdl=G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.runs/impl_1/ov5640_hdmi_wrapper.sysdef G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf

launch_sdk -workspace G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.sdk -hwspec G:/FPGA_pjt/ov5640_hdmi_1_2/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf
