Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Sources/Shared/divider_600us.v" in library work
Compiling verilog file "../Sources/Main FPGA/triangle.v" in library work
Module <divider_600us> compiled
Compiling verilog file "../Sources/Main FPGA/timer.v" in library work
Module <triangle> compiled
Compiling verilog file "../Sources/Main FPGA/grid.v" in library work
Module <timer> compiled
Compiling verilog file "../Sources/Main FPGA/blob.v" in library work
Module <grid> compiled
Compiling verilog file "../Sources/Shared/debounce.v" in library work
Module <blob> compiled
Compiling verilog file "../Sources/Main FPGA/xvga.v" in library work
Module <debounce> compiled
Compiling verilog file "../Sources/Main FPGA/vga_writer.v" in library work
Module <xvga> compiled
Compiling verilog file "../Sources/Main FPGA/ultrasound_location_calculator.v" in library work
Module <vga_writer> compiled
Compiling verilog file "../Sources/Main FPGA/orientation_path_calculator.v" in library work
Module <ultrasound_location_calculator> compiled
Compiling verilog file "../Sources/Main FPGA/ir_transmitter.v" in library work
Module <orientation_path_calculator> compiled
Compiling verilog file "../Sources/Main FPGA/display_8hex_labkit.v" in library work
Module <ir_transmitter> compiled
Compiling verilog file "../Sources/Main FPGA/labkit_mainFPGA.v" in library work
Module <display_16hex_labkit> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <ultrasound_location_calculator> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	IDLE = "000"
	REPEAT = "100"
	REPORT = "101"
	TOTAL_ULTRASOUNDS = "00000000000000000000000000000001"
	TRIGGER = "001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "011"
	WAIT_FOR1 = "010"

Analyzing hierarchy for module <vga_writer> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000001"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"
	BLANK_COLOR = "000000000000000000000000"
	GRID_COLOR = "111111110000000000000000"
	PIXEL_ALL_1S = "111111111111111111111111"
	ROVER_COLOR = "111111111111111100000000"
	ROVER_HEIGHT = "00000000000000000000000001000000"
	ROVER_WIDTH = "00000000000000000000000001000000"
	TARGET_COLOR = "000000000000000011111111"
	TARGET_HEIGHT = "00000000000000000000000000010000"
	TARGET_WIDTH = "00000000000000000000000000010000"
	TOTAL_HEIGHT = "00000000000000000000001100000000"
	TOTAL_WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <display_16hex_labkit> in library <work>.

Analyzing hierarchy for module <orientation_path_calculator> in library <work> with parameters.
	CALC_ORIENTATION = "0100"
	IDLE = "0001"
	ORIENTATION_MOVE = "000000000101"
	START_MOVE = "0101"
	START_ORIENTATION = "0010"
	WAIT_FOR_NEW_LOC = "0011"

Analyzing hierarchy for module <ir_transmitter> in library <work> with parameters.
	BIT = "100"
	COUNT_GOAL = "00000000000000000000011111101000"
	IDLE = "000"
	START = "010"
	TRANS = "011"
	WAIT = "001"

Analyzing hierarchy for module <grid> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	GRID_COLOR = "000000000000000011111111"
	R_1 = "00000000000000000010011100010000"
	R_2 = "00000000000000001001110001000000"
	R_3 = "00000000000000100111000100000000"
	R_4 = "00000000000001010111111001000000"
	R_5 = "00000000000010011100010000000000"
	R_6 = "00000000000011110100001001000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000000000000011111111"
	HEIGHT = "00000000000000000000000000010000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "111111111111111100000000"
	HEIGHT = "00000000000000000000000001000000"
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <triangle> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "111111111111111100000000"
	HEIGHT = "00000000000000000000000001000000"
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <timer> in library <work> with parameters.
	COUNT_GOAL = "00000000000000000000011111101000"

Analyzing hierarchy for module <divider_600us> in library <work> with parameters.
	COUNT_GOAL = "00000000000000000000011111101000"

WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <ultrasound_location_calculator> in library <work>.
	DISTANCE_MAX = 32'sb00000000000100000000000000000000
	IDLE = 3'b000
	REPEAT = 3'b100
	REPORT = 3'b101
	TOTAL_ULTRASOUNDS = 32'sb00000000000000000000000000000001
	TRIGGER = 3'b001
	TRIGGER_TARGET = 32'sb00000000000000000000000100010011
	WAIT_FOR0 = 3'b011
	WAIT_FOR1 = 3'b010
Module <ultrasound_location_calculator> is correct for synthesis.
 
Analyzing module <vga_writer> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000001
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
	BLANK_COLOR = 24'b000000000000000000000000
	GRID_COLOR = 24'b111111110000000000000000
	PIXEL_ALL_1S = 24'b111111111111111111111111
	ROVER_COLOR = 24'b111111111111111100000000
	ROVER_HEIGHT = 32'sb00000000000000000000000001000000
	ROVER_WIDTH = 32'sb00000000000000000000000001000000
	TARGET_COLOR = 24'b000000000000000011111111
	TARGET_HEIGHT = 32'sb00000000000000000000000000010000
	TARGET_WIDTH = 32'sb00000000000000000000000000010000
	TOTAL_HEIGHT = 32'sb00000000000000000000001100000000
	TOTAL_WIDTH = 32'sb00000000000000000000010000000000
Module <vga_writer> is correct for synthesis.
 
Analyzing module <grid> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	GRID_COLOR = 24'b000000000000000011111111
	R_1 = 32'sb00000000000000000010011100010000
	R_2 = 32'sb00000000000000001001110001000000
	R_3 = 32'sb00000000000000100111000100000000
	R_4 = 32'sb00000000000001010111111001000000
	R_5 = 32'sb00000000000010011100010000000000
	R_6 = 32'sb00000000000011110100001001000000
Module <grid> is correct for synthesis.
 
Analyzing module <blob.1> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000000000000011111111
	HEIGHT = 32'sb00000000000000000000000000010000
	WIDTH = 32'sb00000000000000000000000000010000
Module <blob.1> is correct for synthesis.
 
Analyzing module <blob.2> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b111111111111111100000000
	HEIGHT = 32'sb00000000000000000000000001000000
	WIDTH = 32'sb00000000000000000000000001000000
Module <blob.2> is correct for synthesis.
 
Analyzing module <triangle> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b111111111111111100000000
	HEIGHT = 32'sb00000000000000000000000001000000
	WIDTH = 32'sb00000000000000000000000001000000
Module <triangle> is correct for synthesis.
 
Analyzing module <display_16hex_labkit> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex_labkit> is correct for synthesis.
 
Analyzing module <orientation_path_calculator> in library <work>.
	CALC_ORIENTATION = 4'b0100
	IDLE = 4'b0001
	ORIENTATION_MOVE = 12'b000000000101
	START_MOVE = 4'b0101
	START_ORIENTATION = 4'b0010
	WAIT_FOR_NEW_LOC = 4'b0011
Module <orientation_path_calculator> is correct for synthesis.
 
Analyzing module <ir_transmitter> in library <work>.
	BIT = 3'b100
	COUNT_GOAL = 32'sb00000000000000000000011111101000
	IDLE = 3'b000
	START = 3'b010
	TRANS = 3'b011
	WAIT = 3'b001
Module <ir_transmitter> is correct for synthesis.
 
Analyzing module <timer> in library <work>.
	COUNT_GOAL = 32'sb00000000000000000000011111101000
Module <timer> is correct for synthesis.
 
Analyzing module <divider_600us> in library <work>.
	COUNT_GOAL = 32'sb00000000000000000000011111101000
Module <divider_600us> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.
INFO:Xst:2679 - Register <target_x> in unit <vga_writer> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <move_done> in unit <orientation_path_calculator> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "../Sources/Shared/debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 19.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "../Sources/Main FPGA/xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <ultrasound_location_calculator>.
    Related source file is "../Sources/Main FPGA/ultrasound_location_calculator.v".
WARNING:Xst:1305 - Output <analyzer_clock> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <analyzer3_clock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <state>.
    Found 12-bit register for signal <rover_location>.
    Found 1-bit register for signal <done>.
    Found 12-bit register for signal <ultrasound_commands>.
    Found 4-bit register for signal <best_angle>.
    Found 8-bit register for signal <best_distance>.
    Found 20-bit comparator greater for signal <best_distance$cmp_gt0000> created at line 114.
    Found 20-bit comparator less for signal <best_distance$cmp_lt0000> created at line 114.
    Found 5-bit up counter for signal <curr_ultrasound>.
    Found 20-bit register for signal <distance_count>.
    Found 20-bit adder for signal <distance_count$addsub0000> created at line 106.
    Found 9-bit register for signal <trigger_count>.
    Found 9-bit adder for signal <trigger_count$addsub0000> created at line 78.
    Summary:
	inferred   1 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ultrasound_location_calculator> synthesized.


Synthesizing Unit <display_16hex_labkit>.
    Related source file is "../Sources/Main FPGA/display_8hex_labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex_labkit> synthesized.


Synthesizing Unit <orientation_path_calculator>.
    Related source file is "../Sources/Main FPGA/orientation_path_calculator.v".
WARNING:Xst:647 - Input <target_location> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <updated_location> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <original_location> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <orientation_done>.
    Found 12-bit register for signal <move_command>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <orientation_path_calculator> synthesized.


Synthesizing Unit <grid>.
    Related source file is "../Sources/Main FPGA/grid.v".
    Found 32-bit adder for signal <$add0000> created at line 43.
    Found 32-bit adder for signal <$add0001> created at line 43.
    Found 33-bit subtractor for signal <$sub0000> created at line 43.
    Found 33-bit subtractor for signal <$sub0001> created at line 43.
    Found 33-bit subtractor for signal <$sub0002> created at line 43.
    Found 25-bit adder for signal <d_2$add0000> created at line 35.
    Found 12x12-bit multiplier for signal <d_2$mult0000> created at line 35.
    Found 12x12-bit multiplier for signal <d_2$mult0001> created at line 35.
    Found 12x6-bit multiplier for signal <test_15deg$mult0000> created at line 36.
    Found 12x9-bit multiplier for signal <test_75deg$mult0000> created at line 38.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <grid> synthesized.


Synthesizing Unit <blob_1>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 20.
    Found 13-bit subtractor for signal <$sub0000> created at line 20.
    Found 13-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0000> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0001> created at line 20.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <blob_1> synthesized.


Synthesizing Unit <blob_2>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 20.
    Found 13-bit adder for signal <$add0001> created at line 20.
    Found 13-bit subtractor for signal <$sub0000> created at line 20.
    Found 13-bit subtractor for signal <$sub0001> created at line 20.
    Found 13-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 20.
    Found 13-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0000> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0001> created at line 20.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_2> synthesized.


Synthesizing Unit <triangle>.
    Related source file is "../Sources/Main FPGA/triangle.v".
    Found 13-bit adder for signal <$add0000> created at line 20.
    Found 13-bit adder for signal <$add0001> created at line 20.
    Found 13-bit subtractor for signal <$sub0000> created at line 20.
    Found 13-bit subtractor for signal <$sub0001> created at line 20.
    Found 13-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 20.
    Found 13-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0000> created at line 20.
    Found 13-bit comparator less for signal <pixel$cmp_lt0001> created at line 20.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <triangle> synthesized.


Synthesizing Unit <divider_600us>.
    Related source file is "../Sources/Shared/divider_600us.v".
    Found 11-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <divider_600us> synthesized.


Synthesizing Unit <vga_writer>.
    Related source file is "../Sources/Main FPGA/vga_writer.v".
WARNING:Xst:647 - Input <vclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <orientation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <move_command> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <location> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit adder for signal <alpha_blend_B>.
    Found 8x2-bit multiplier for signal <alpha_blend_B$mult0000> created at line 135.
    Found 8-bit adder for signal <alpha_blend_G>.
    Found 8x2-bit multiplier for signal <alpha_blend_G$mult0000> created at line 133.
    Found 8-bit adder for signal <alpha_blend_R>.
    Found 8x2-bit multiplier for signal <alpha_blend_R$mult0000> created at line 131.
    Found 12-bit register for signal <rover_x>.
    Found 12-bit register for signal <rover_y>.
    Found 12-bit register for signal <target_y>.
    Found 12-bit subtractor for signal <x_value>.
    Found 12-bit adder for signal <y_value$sub0000> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   1 Comparator(s).
Unit <vga_writer> synthesized.


Synthesizing Unit <timer>.
    Related source file is "../Sources/Main FPGA/timer.v".
    Found 10-bit up counter for signal <count>.
    Found 10-bit register for signal <count_length>.
    Found 1-bit register for signal <counting>.
    Found 10-bit comparator equal for signal <expired$cmp_eq0000> created at line 39.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer> synthesized.


Synthesizing Unit <ir_transmitter>.
    Related source file is "../Sources/Main FPGA/ir_transmitter.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <cur_bit>.
    Found 4-bit adder for signal <cur_bit$addsub0000> created at line 84.
    Found 12-bit register for signal <cur_value>.
    Found 11-bit up counter for signal <mod_count>.
    Found 11-bit comparator less for signal <signal_out$cmp_lt0000> created at line 108.
    Found 5-bit comparator not equal for signal <start_timer>.
    Found 4-bit adder for signal <sum_ones>.
    Found 2-bit adder for signal <sum_ones$addsub0001> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0003> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0004> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0005> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0007> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0008> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0009> created at line 32.
    Found 1-bit adder carry out for signal <sum_ones$addsub0010> created at line 32.
    Found 2-bit adder carry out for signal <sum_ones$addsub0011> created at line 32.
    Found 3-bit adder carry out for signal <sum_ones$addsub0012> created at line 32.
    Found 10-bit adder for signal <WAIT_TO_45MS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ir_transmitter> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../Sources/Main FPGA/labkit_mainFPGA.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:646 - Signal <ultrasound_commands<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rover_orientation> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:646 - Signal <orient_path_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <my_hex_data<64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ir_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <get_distance> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <db_switch<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnU_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnR_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnL_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnD_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn2_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn1_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn0_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 7
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 1
 8x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 38
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 5
 13-bit subtractor                                     : 5
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 3
 19-bit up counter                                     : 6
 5-bit up counter                                      : 2
 8-bit down counter                                    : 1
# Registers                                            : 54
 1-bit register                                        : 37
 10-bit register                                       : 2
 12-bit register                                       : 6
 20-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 17
 10-bit comparator equal                               : 1
 11-bit comparator less                                : 1
 13-bit comparator greatequal                          : 5
 13-bit comparator less                                : 6
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 24-bit comparator greater                             : 1
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 3
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 40-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <transmitter/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:2404 -  FFs/Latches <move_command<11:3>> (without init value) have a constant value of 0 in block <orientation_path_calculator>.
WARNING:Xst:2404 -  FFs/Latches <rover_x<11:1>> (without init value) have a constant value of 0 in block <vga_writer>.
WARNING:Xst:2404 -  FFs/Latches <target_y<11:10>> (without init value) have a constant value of 0 in block <vga_writer>.

Synthesizing (advanced) Unit <grid>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_d_2_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_d_2_mult0001 by adding 1 register level(s).
Unit <grid> synthesized (advanced).

Synthesizing (advanced) Unit <vga_writer>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_alpha_blend_R_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_alpha_blend_G_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_alpha_blend_B_mult0000 by adding 1 register level(s).
Unit <vga_writer> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <move_command_1> (without init value) has a constant value of 0 in block <orientation_path_calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <orientation_path_calculator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <move_command_0> in Unit <orientation_path_calculator> is equivalent to the following FF/Latch, which will be removed : <move_command_2> 
WARNING:Xst:1710 - FF/Latch <rover_y_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rover_y_0> in Unit <vga_writer> is equivalent to the following FF/Latch, which will be removed : <rover_x> 
INFO:Xst:2261 - The FF/Latch <rover_y_6> in Unit <vga_writer> is equivalent to the following 5 FFs/Latches, which will be removed : <rover_y_7> <rover_y_8> <rover_y_9> <rover_y_10> <rover_y_11> 
WARNING:Xst:1710 - FF/Latch <cur_value_3> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_4> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_5> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_6> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_7> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_8> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_9> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_10> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_value_11> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_S0>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_S1>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_S2>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_S3>.
WARNING:Xst:2677 - Node <ultrasound_commands_11> of sequential type is unconnected in block <ul>.
WARNING:Xst:2677 - Node <target_y_1> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_2> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_3> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_4> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_5> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_6> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_7> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_8> of sequential type is unconnected in block <vg>.
WARNING:Xst:2677 - Node <target_y_9> of sequential type is unconnected in block <vg>.
WARNING:Xst:1290 - Hierarchical block <target> is unconnected in block <vg>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 7
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 1
 8x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 36
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 4
 13-bit subtractor                                     : 4
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 3
 19-bit up counter                                     : 6
 5-bit up counter                                      : 2
 8-bit down counter                                    : 1
# Registers                                            : 186
 Flip-Flops                                            : 186
# Comparators                                          : 14
 10-bit comparator equal                               : 1
 11-bit comparator less                                : 1
 13-bit comparator greatequal                          : 4
 13-bit comparator less                                : 4
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 24-bit comparator greater                             : 1
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 3
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 40-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <target_y_1> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_2> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_3> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_4> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_5> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_6> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_7> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_8> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:2677 - Node <target_y_9> of sequential type is unconnected in block <vga_writer>.
WARNING:Xst:1710 - FF/Latch <cur_value_3> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_4> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_5> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_6> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_7> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_8> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_9> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_10> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cur_value_11> (without init value) has a constant value of 0 in block <ir_transmitter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <labkit> ...

Optimizing unit <xvga> ...

Optimizing unit <ultrasound_location_calculator> ...

Optimizing unit <display_16hex_labkit> ...

Optimizing unit <grid> ...

Optimizing unit <vga_writer> ...

Optimizing unit <timer> ...

Optimizing unit <ir_transmitter> ...
WARNING:Xst:2677 - Node <db_S3/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <opc/state_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <opc/state_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <opc/state_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <opc/orientation_done> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <opc/move_command_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S2/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S1/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S0/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ul/ultrasound_commands_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_length_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/counting> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/sc/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/t/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/mod_count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/state_FSM_FFd2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/state_FSM_FFd1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/state_FSM_FFd3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_value_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_value_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_value_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_bit_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_bit_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_bit_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <transmitter/cur_bit_0> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 1.
FlipFlop xvga1/vcount_0 has been replicated 1 time(s)
FlipFlop xvga1/vcount_1 has been replicated 1 time(s)
FlipFlop xvga1/vcount_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1074
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 75
#      LUT2                        : 101
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 96
#      LUT3_D                      : 5
#      LUT3_L                      : 4
#      LUT4                        : 322
#      LUT4_D                      : 4
#      LUT4_L                      : 7
#      MUXCY                       : 202
#      MUXF5                       : 43
#      MUXF6                       : 5
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 183
# FlipFlops/Latches                : 197
#      FD                          : 2
#      FDE                         : 40
#      FDR                         : 51
#      FDRE                        : 75
#      FDRS                        : 18
#      FDS                         : 1
#      FDSE                        : 10
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 265
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 251
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 4
#      MULT18X18                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      340  out of  33792     1%  
 Number of Slice Flip Flops:            197  out of  67584     0%  
 Number of 4 input LUTs:                643  out of  67584     0%  
    Number used as logic:               638
    Number used as Shift registers:       5
 Number of IOs:                         576
 Number of bonded IOBs:                 265  out of    684    38%  
 Number of MULT18X18s:                    4  out of    144     2%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 130   |
clock_27mhz                        | vclk1:CLKFX            | 29    |
disp/clock1                        | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.863ns (Maximum Frequency: 63.041MHz)
   Minimum input arrival time before clock: 11.903ns
   Maximum output required time after clock: 26.890ns
   Maximum combinational path delay: 5.911ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 15.863ns (frequency: 63.041MHz)
  Total number of paths / destination ports: 6255 / 391
-------------------------------------------------------------------------
Delay:               6.609ns (Levels of Logic = 4)
  Source:            xvga1/hcount_5 (FF)
  Destination:       xvga1/blank (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/hcount_5 to xvga1/blank
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.568   1.170  xvga1/hcount_5 (xvga1/hcount_5)
     LUT3_D:I0->O          5   0.439   0.804  xvga1/hblankon21 (xvga1/N8)
     LUT4:I2->O            1   0.439   0.517  xvga1/hreset2_1 (xvga1/hreset2)
     MUXF5:S->O            1   0.699   0.551  xvga1/vreset2_SW1 (N126)
     LUT4:I2->O            2   0.439   0.702  xvga1/next_vblank45 (xvga1/next_vblank)
     FDS:S                     0.280          xvga1/blank
    ----------------------------------------
    Total                      6.609ns (2.864ns logic, 3.745ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 11.957ns (frequency: 83.637MHz)
  Total number of paths / destination ports: 2742 / 71
-------------------------------------------------------------------------
Delay:               11.957ns (Levels of Logic = 12)
  Source:            disp/char_index_0 (FF)
  Destination:       disp/disp_data_out (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/char_index_0 to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.568   1.243  disp/char_index_0 (disp/char_index_0)
     LUT2:I1->O            1   0.439   0.000  disp/Mmux_nibble_10 (disp/Mmux_nibble_10)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux_nibble_8_f5 (disp/Mmux_nibble_8_f5)
     MUXF6:I0->O          10   0.447   1.093  disp/Mmux_nibble_6_f6 (disp/Mmux_nibble_6_f6)
     LUT2_D:I1->O         16   0.439   1.286  disp/char_index<3>4 (disp/nibble<0>)
     LUT4:I0->O            2   0.439   0.741  disp/Mrom_dots171 (disp/Mrom_dots17)
     LUT4:I3->O            1   0.439   0.000  disp/Mmux__varindex0000_151 (disp/Mmux__varindex0000_151)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.551  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4_L:I2->LO         1   0.439   0.140  disp/disp_data_out_mux000032 (disp/disp_data_out_mux000032)
     LUT4:I3->O            1   0.439   0.551  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT4_L:I2->LO         1   0.439   0.134  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000169 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     11.957ns (6.216ns logic, 5.740ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 530 / 69
-------------------------------------------------------------------------
Offset:              8.182ns (Levels of Logic = 7)
  Source:            user3<11> (PAD)
  Destination:       ul/distance_count_7 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: user3<11> to ul/distance_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.825   0.932  user3_11_IBUF (user3_11_IBUF)
     LUT3:I1->O            1   0.439   0.000  ul/Mmux__COND_2_9 (ul/Mmux__COND_2_9)
     MUXF5:I0->O           1   0.436   0.000  ul/Mmux__COND_2_7_f5 (ul/Mmux__COND_2_7_f5)
     MUXF6:I0->O           2   0.447   0.910  ul/Mmux__COND_2_5_f6 (ul/Mmux__COND_2_5_f6)
     LUT3:I1->O           14   0.439   1.186  ul/state_mux0000<2>110 (ul/N0)
     LUT4:I1->O           19   0.439   1.320  ul/distance_count_mux0000<12>11 (ul/N24)
     LUT4:I0->O            1   0.439   0.000  ul/distance_count_mux0000<18>14 (ul/distance_count_mux0000<18>)
     FDE:D                     0.370          ul/distance_count_1
    ----------------------------------------
    Total                      8.182ns (3.834ns logic, 4.347ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disp/clock1'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              11.903ns (Levels of Logic = 13)
  Source:            user3<11> (PAD)
  Destination:       disp/disp_data_out (FF)
  Destination Clock: disp/clock1 rising

  Data Path: user3<11> to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.825   0.932  user3_11_IBUF (user3_11_IBUF)
     LUT3:I1->O            1   0.439   0.000  disp/Mmux_nibble_91 (disp/Mmux_nibble_91)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux_nibble_8_f5 (disp/Mmux_nibble_8_f5)
     MUXF6:I0->O          10   0.447   1.093  disp/Mmux_nibble_6_f6 (disp/Mmux_nibble_6_f6)
     LUT2_D:I1->O         16   0.439   1.286  disp/char_index<3>4 (disp/nibble<0>)
     LUT4:I0->O            2   0.439   0.741  disp/Mrom_dots171 (disp/Mrom_dots17)
     LUT4:I3->O            1   0.439   0.000  disp/Mmux__varindex0000_151 (disp/Mmux__varindex0000_151)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.551  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4_L:I2->LO         1   0.439   0.140  disp/disp_data_out_mux000032 (disp/disp_data_out_mux000032)
     LUT4:I3->O            1   0.439   0.551  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT4_L:I2->LO         1   0.439   0.134  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000169 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     11.903ns (6.473ns logic, 5.430ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 140175 / 31
-------------------------------------------------------------------------
Offset:              26.890ns (Levels of Logic = 14)
  Source:            xvga1/vcount_0 (FF)
  Destination:       vga_out_blue<0> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_0 to vga_out_blue<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            25   0.568   1.278  xvga1/vcount_0 (xvga1/vcount_0)
     LUT3:I1->O           13   0.439   1.240  vg/Madd_y_value_sub0000_xor<4>111 (vg/N4)
     LUT4:I0->O           16   0.439   1.208  vg/Madd_y_value_sub0000_xor<6>111 (vg/N2)
     LUT4:I1->O            1   0.439   0.000  vg/y_value<10>1 (vg/y_value<10>1)
     MUXF5:I1->O          37   0.436   1.101  vg/y_value<10>_f5 (vg/y_value<10>)
     MULT18X18:A10->P18    1   6.837   0.726  vg/grid/Mmult_d_2_mult0001 (vg/grid/d_2_mult0001<18>)
     LUT2:I1->O            1   0.439   0.000  vg/grid/Madd_d_2_add0000_lut<18> (vg/grid/Madd_d_2_add0000_lut<18>)
     MUXCY:S->O            1   0.298   0.000  vg/grid/Madd_d_2_add0000_cy<18> (vg/grid/Madd_d_2_add0000_cy<18>)
     XORCY:CI->O           3   1.274   1.010  vg/grid/Madd_d_2_add0000_xor<19> (vg/grid/d_2<19>)
     LUT3:I0->O            2   0.439   0.986  vg/grid/pixel<0>994 (vg/grid/pixel<0>994)
     LUT4:I0->O            1   0.439   0.000  vg/grid/pixel<0>1002_F (N237)
     MUXF5:I0->O           1   0.436   0.551  vg/grid/pixel<0>1002 (vg/grid/pixel<0>1002)
     LUT4:I2->O            1   0.439   0.551  vg/grid/pixel<0>1032 (vg/grid/pixel<0>1032)
     LUT4:I2->O            1   0.439   0.517  vg/grid/pixel<0>1172 (pixel<0>)
     OBUF:I->O                 4.361          vga_out_blue_0_OBUF (vga_out_blue<0>)
    ----------------------------------------
    Total                     26.890ns (17.722ns logic, 9.168ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.911ns (Levels of Logic = 2)
  Source:            user3<11> (PAD)
  Destination:       analyzer3_data<12> (PAD)

  Data Path: user3<11> to analyzer3_data<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.825   0.725  user3_11_IBUF (user3_11_IBUF)
     OBUF:I->O                 4.361          analyzer3_data_12_OBUF (analyzer3_data<12>)
    ----------------------------------------
    Total                      5.911ns (5.186ns logic, 0.725ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.78 secs
 
--> 


Total memory usage is 481328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  509 (   0 filtered)
Number of infos    :   23 (   0 filtered)

