 
****************************************
Report : area
Design : me266_chip
Version: O-2018.06-SP1
Date   : Fri Apr  8 10:41:35 2022
****************************************

Library(s) Used:

    hu55npkldut_tt1p0v25c (File: /home/student/Desktop/Workspace/55nm/hu55npkldut_tt1p0v25c.db)
    sadslspkb2p24x64m4b1w0cp0d0t0_lib (File: /home/student/Desktop/Workspace/IDCT_55nm_mem/DC/lib/pre_sram.db)
    sadslspkb2p16x64m4b1w0cp0d0t0_lib (File: /home/student/Desktop/Workspace/IDCT_55nm_mem/DC/lib/cur_sram.db)
    HL55LPGP3VDS_SL_A01_TT1D8V1D2V25C (File: /home/student/Desktop/Workspace/55nm/HL55LPGP3VDS_SL_A01_P2_TT1D8V1D2V25C.db)

Number of ports:                       110355
Number of nets:                        226990
Number of cells:                       102707
Number of combinational cells:          82095
Number of sequential cells:             16989
Number of macros/black boxes:             108
Number of buf/inv:                      32789
Number of references:                       4

Combinational area:             249619.993078
Buf/Inv area:                    30118.199150
Noncombinational area:          149239.718976
Macro/Black Box area:           518717.009766
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                917576.721819
Total area:                 undefined
1
