// Seed: 145123287
module module_0 (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input wire id_17,
    output tri id_18,
    output tri id_19,
    output tri0 id_20,
    output uwire id_21
);
  assign id_3 = id_11;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    output logic id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri id_10
);
  reg id_12;
  always @(id_9 or posedge 1) $display;
  module_0(
      id_4,
      id_10,
      id_9,
      id_8,
      id_1,
      id_10,
      id_3,
      id_3,
      id_1,
      id_0,
      id_9,
      id_1,
      id_1,
      id_7,
      id_10,
      id_7,
      id_1,
      id_7,
      id_8,
      id_10,
      id_10,
      id_0
  );
  initial begin
    id_5 <= id_12;
    id_12 = #id_13 1;
  end
endmodule
