/* Generated by Yosys 0.12+30 (git sha1 ed4642e18, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1639696247791/work=/usr/local/src/conda/yosys-0.12_36_ged4642e18 -fdebug-prefix-map=/media/tim/GIT/tcal-x/CFU-Playground/env/conda/envs/cfu-common=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* \nmigen.hierarchy  = "Cfu" *)
(* top =  1  *)
(* generator = "nMigen" *)
module Cfu(cmd_ready, cmd_payload_function_id, cmd_payload_inputs_0, cmd_payload_inputs_1, rsp_valid, rsp_ready, rsp_payload_outputs_0, reset, port0_addr, port1_addr, port2_addr, port3_addr, port0_din, port1_din, port2_din, port3_din, clk, rst, cmd_valid);
  reg \$auto$verilog_backend.cc:2083:dump_module$241  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:53" *)
  wire [31:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:262" *)
  wire [32:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:262" *)
  wire [32:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [31:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [31:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [31:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [31:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:250" *)
  wire [31:0] \$signal$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  wire \$signal$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" *)
  reg \$signal$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:185" *)
  input [9:0] cmd_payload_function_id;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:186" *)
  input [31:0] cmd_payload_inputs_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:187" *)
  input [31:0] cmd_payload_inputs_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:183" *)
  output cmd_ready;
  reg cmd_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:182" *)
  input cmd_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [17:0] core_config__input_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [9:0] core_config__input_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [8:0] core_config__input_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire core_config__mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [9:0] core_config__num_filter_words;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [17:0] core_config__num_output_values;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [8:0] core_config__num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [7:0] core_config__output_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [7:0] core_config__output_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [9:0] core_config__output_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [8:0] core_config__output_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [3:0] core_config__pixel_advance_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  wire [7:0] core_config__pixel_advance_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [13:0] core_lram_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [13:0] core_lram_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [13:0] core_lram_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  wire [13:0] core_lram_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  wire [31:0] core_lram_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  wire [31:0] core_lram_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  wire [31:0] core_lram_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  wire [31:0] core_lram_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  wire [31:0] core_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  wire core_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  wire core_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  wire [15:0] core_post_process_params__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  wire [31:0] core_post_process_params__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  wire [3:0] core_post_process_params__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  wire core_post_process_params__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  wire core_post_process_params__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:126" *)
  wire core_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:127" *)
  wire core_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  wire [8:0] core_write_filter_input__payload__addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  wire [31:0] core_write_filter_input__payload__data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  wire core_write_filter_input__payload__store;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  wire core_write_filter_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  wire core_write_filter_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:246" *)
  reg current_function_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:245" *)
  reg [2:0] current_function_id;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback3_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback3_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback3_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback3_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback4_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback4_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback4_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback4_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback5_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback5_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback5_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback5_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback6_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback6_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback6_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback6_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire [31:0] fifo_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire fifo_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire fifo_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire [31:0] fifo_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire fifo_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire fifo_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:53" *)
  wire [10:0] fifo_r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  wire filter_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
  wire [2:0] funct3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:239" *)
  wire [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire get_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] get_funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] get_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] get_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] get_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  wire [31:0] get_output_words__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  wire get_output_words__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  wire get_output_words__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:62" *)
  wire [31:0] get_reg_fifo_items_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:63" *)
  wire [31:0] get_reg_verify_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire get_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] \output ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire ping_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] ping_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] ping_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] ping_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire ping_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire pool_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] pool_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] pool_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] pool_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire pool_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:192" *)
  output [31:0] port0_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:193" *)
  input [31:0] port0_din;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:192" *)
  output [31:0] port1_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:193" *)
  input [31:0] port1_din;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:192" *)
  output [31:0] port2_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:193" *)
  input [31:0] port2_din;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:192" *)
  output [31:0] port3_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:193" *)
  input [31:0] port3_din;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  wire post_process_params__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:191" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:190" *)
  output [31:0] rsp_payload_outputs_0;
  reg [31:0] rsp_payload_outputs_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:189" *)
  input rsp_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:188" *)
  output rsp_valid;
  reg rsp_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  output rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:123" *)
  wire set_accelerator_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:122" *)
  wire set_accelerator_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [17:0] set_config__input_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [9:0] set_config__input_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [8:0] set_config__input_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire set_config__mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [9:0] set_config__num_filter_words;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [17:0] set_config__num_output_values;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [8:0] set_config__num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [7:0] set_config__output_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [7:0] set_config__output_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [9:0] set_config__output_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [8:0] set_config__output_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [3:0] set_config__pixel_advance_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  wire [7:0] set_config__pixel_advance_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire set_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  wire [8:0] set_filter_output__payload__addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  wire [31:0] set_filter_output__payload__data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  wire set_filter_output__payload__store;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  wire set_filter_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] set_funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] set_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] set_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  wire [15:0] set_post_process_params__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  wire [31:0] set_post_process_params__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  wire [3:0] set_post_process_params__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  wire set_post_process_params__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:121" *)
  wire [31:0] set_reg_verify_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire set_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" *)
  reg [2:0] stored_function_id = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" *)
  reg [2:0] \stored_function_id$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:247" *)
  reg [31:0] stored_output = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:247" *)
  reg [31:0] \stored_output$next ;
  assign \$9  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *) core_lram_addr3;
  assign \$12  = set_reg_verify_value + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:262" *) 1'h1;
  assign \$1  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:53" *) fifo_r_level;
  assign \$3  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *) core_lram_addr0;
  assign \$5  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *) core_lram_addr1;
  assign \$7  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *) core_lram_addr2;
  always @(posedge clk)
    stored_output <= \stored_output$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    stored_function_id <= \stored_function_id$next ;
  core core (
    .clk(clk),
    .config__input_base_addr(core_config__input_base_addr),
    .config__input_channel_depth(core_config__input_channel_depth),
    .config__input_offset(core_config__input_offset),
    .config__mode(core_config__mode),
    .config__num_filter_words(core_config__num_filter_words),
    .config__num_output_values(core_config__num_output_values),
    .config__num_pixels_x(core_config__num_pixels_x),
    .config__output_activation_max(core_config__output_activation_max),
    .config__output_activation_min(core_config__output_activation_min),
    .config__output_channel_depth(core_config__output_channel_depth),
    .config__output_offset(core_config__output_offset),
    .config__pixel_advance_x(core_config__pixel_advance_x),
    .config__pixel_advance_y(core_config__pixel_advance_y),
    .lram_addr0(core_lram_addr0),
    .lram_addr1(core_lram_addr1),
    .lram_addr2(core_lram_addr2),
    .lram_addr3(core_lram_addr3),
    .lram_data0(core_lram_data0),
    .lram_data1(core_lram_data1),
    .lram_data2(core_lram_data2),
    .lram_data3(core_lram_data3),
    .output__payload(core_output__payload),
    .output__ready(core_output__ready),
    .output__valid(core_output__valid),
    .post_process_params__payload__bias(core_post_process_params__payload__bias),
    .post_process_params__payload__multiplier(core_post_process_params__payload__multiplier),
    .post_process_params__payload__shift(core_post_process_params__payload__shift),
    .post_process_params__ready(core_post_process_params__ready),
    .post_process_params__valid(core_post_process_params__valid),
    .reset(core_reset),
    .rst(rst),
    .start(core_start),
    .write_filter_input__payload__addr(core_write_filter_input__payload__addr),
    .write_filter_input__payload__data(core_write_filter_input__payload__data),
    .write_filter_input__payload__store(core_write_filter_input__payload__store),
    .write_filter_input__ready(core_write_filter_input__ready),
    .write_filter_input__valid(core_write_filter_input__valid)
  );
  fallback3 fallback3 (
    .done(fallback3_done),
    .in0(fallback3_in0),
    .in1(fallback3_in1),
    .\output (fallback3_output)
  );
  fallback4 fallback4 (
    .done(fallback4_done),
    .in0(fallback4_in0),
    .in1(fallback4_in1),
    .\output (fallback4_output)
  );
  fallback5 fallback5 (
    .done(fallback5_done),
    .in0(fallback5_in0),
    .in1(fallback5_in1),
    .\output (fallback5_output)
  );
  fallback6 fallback6 (
    .done(fallback6_done),
    .in0(fallback6_in0),
    .in1(fallback6_in1),
    .\output (fallback6_output)
  );
  \fifo$2  fifo (
    .clk(clk),
    .input__payload(fifo_input__payload),
    .input__ready(fifo_input__ready),
    .input__valid(fifo_input__valid),
    .output__payload(fifo_output__payload),
    .output__ready(fifo_output__ready),
    .output__valid(fifo_output__valid),
    .r_level(fifo_r_level),
    .rst(rst)
  );
  get get (
    .clk(clk),
    .done(get_done),
    .funct7(get_funct7),
    .in0(get_in0),
    .in1(get_in1),
    .\output (get_output),
    .output_words__payload(get_output_words__payload),
    .output_words__ready(get_output_words__ready),
    .output_words__valid(get_output_words__valid),
    .reg_fifo_items_value(get_reg_fifo_items_value),
    .reg_verify_value(get_reg_verify_value),
    .rst(rst),
    .start(get_start)
  );
  ping ping (
    .clk(clk),
    .done(ping_done),
    .in0(ping_in0),
    .in1(ping_in1),
    .\output (ping_output),
    .rst(rst),
    .start(ping_start)
  );
  pool pool (
    .clk(clk),
    .done(pool_done),
    .in0(pool_in0),
    .in1(pool_in1),
    .\output (pool_output),
    .rst(rst),
    .start(pool_start)
  );
  set set (
    .accelerator_reset(set_accelerator_reset),
    .accelerator_start(set_accelerator_start),
    .clk(clk),
    .config__input_base_addr(set_config__input_base_addr),
    .config__input_channel_depth(set_config__input_channel_depth),
    .config__input_offset(set_config__input_offset),
    .config__mode(set_config__mode),
    .config__num_filter_words(set_config__num_filter_words),
    .config__num_output_values(set_config__num_output_values),
    .config__num_pixels_x(set_config__num_pixels_x),
    .config__output_activation_max(set_config__output_activation_max),
    .config__output_activation_min(set_config__output_activation_min),
    .config__output_channel_depth(set_config__output_channel_depth),
    .config__output_offset(set_config__output_offset),
    .config__pixel_advance_x(set_config__pixel_advance_x),
    .config__pixel_advance_y(set_config__pixel_advance_y),
    .done(set_done),
    .filter_output__payload__addr(set_filter_output__payload__addr),
    .filter_output__payload__data(set_filter_output__payload__data),
    .filter_output__payload__store(set_filter_output__payload__store),
    .filter_output__valid(set_filter_output__valid),
    .funct7(set_funct7),
    .in0(set_in0),
    .in1(set_in1),
    .post_process_params__payload__bias(set_post_process_params__payload__bias),
    .post_process_params__payload__multiplier(set_post_process_params__payload__multiplier),
    .post_process_params__payload__shift(set_post_process_params__payload__shift),
    .post_process_params__valid(set_post_process_params__valid),
    .reg_verify_value(set_reg_verify_value),
    .rst(rst),
    .start(set_start)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    current_function_id = 3'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          current_function_id = funct3;
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          current_function_id = stored_function_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    current_function_done = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:277" *)
          casez (current_function_id)
            3'h0:
                current_function_done = \$signal$14 ;
            3'h1:
                current_function_done = \$signal$17 ;
            3'h2:
                current_function_done = \$signal$20 ;
            3'h3:
                current_function_done = \$signal$23 ;
            3'h4:
                current_function_done = \$signal$26 ;
            3'h5:
                current_function_done = \$signal$30 ;
            3'h6:
                current_function_done = \$signal$34 ;
            3'h?:
                current_function_done = \$signal$38 ;
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:289" *)
          casez (current_function_id)
            3'h0:
                current_function_done = \$signal$14 ;
            3'h1:
                current_function_done = \$signal$17 ;
            3'h2:
                current_function_done = \$signal$20 ;
            3'h3:
                current_function_done = \$signal$23 ;
            3'h4:
                current_function_done = \$signal$26 ;
            3'h5:
                current_function_done = \$signal$30 ;
            3'h6:
                current_function_done = \$signal$34 ;
            3'h?:
                current_function_done = \$signal$38 ;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    cmd_ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          cmd_ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    \stored_function_id$next  = stored_function_id;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                \stored_function_id$next  = cmd_payload_function_id[2:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_function_id$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    \$signal$15  = 1'h0;
    \$signal$18  = 1'h0;
    \$signal$21  = 1'h0;
    \$signal$24  = 1'h0;
    \$signal$28  = 1'h0;
    \$signal$32  = 1'h0;
    \$signal$36  = 1'h0;
    \$signal$39  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:282" *)
                casez (current_function_id)
                  3'h0:
                      \$signal$15  = 1'h1;
                  3'h1:
                      \$signal$18  = 1'h1;
                  3'h2:
                      \$signal$21  = 1'h1;
                  3'h3:
                      \$signal$24  = 1'h1;
                  3'h4:
                      \$signal$28  = 1'h1;
                  3'h5:
                      \$signal$32  = 1'h1;
                  3'h6:
                      \$signal$36  = 1'h1;
                  3'h?:
                      \$signal$39  = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    rsp_valid = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
                  1'h1:
                      rsp_valid = 1'h1;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
            1'h1:
                rsp_valid = 1'h1;
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:291" */
      2'h1:
          rsp_valid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    rsp_payload_outputs_0 = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:262" *)
                      casez (current_function_id)
                        3'h0:
                            rsp_payload_outputs_0 = \$signal ;
                        3'h1:
                            rsp_payload_outputs_0 = \$signal$16 ;
                        3'h2:
                            rsp_payload_outputs_0 = \$signal$19 ;
                        3'h3:
                            rsp_payload_outputs_0 = \$signal$22 ;
                        3'h4:
                            rsp_payload_outputs_0 = \$signal$25 ;
                        3'h5:
                            rsp_payload_outputs_0 = \$signal$29 ;
                        3'h6:
                            rsp_payload_outputs_0 = \$signal$33 ;
                        3'h?:
                            rsp_payload_outputs_0 = \$signal$37 ;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:262" *)
                casez (current_function_id)
                  3'h0:
                      rsp_payload_outputs_0 = \$signal ;
                  3'h1:
                      rsp_payload_outputs_0 = \$signal$16 ;
                  3'h2:
                      rsp_payload_outputs_0 = \$signal$19 ;
                  3'h3:
                      rsp_payload_outputs_0 = \$signal$22 ;
                  3'h4:
                      rsp_payload_outputs_0 = \$signal$25 ;
                  3'h5:
                      rsp_payload_outputs_0 = \$signal$29 ;
                  3'h6:
                      rsp_payload_outputs_0 = \$signal$33 ;
                  3'h?:
                      rsp_payload_outputs_0 = \$signal$37 ;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:291" */
      2'h1:
          rsp_payload_outputs_0 = stored_output;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" *)
                      casez (rsp_ready)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
                        1'h1:
                            \fsm_state$next  = 2'h0;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:265" */
                        default:
                            \fsm_state$next  = 2'h1;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:269" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" *)
                casez (rsp_ready)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
                  1'h1:
                      \fsm_state$next  = 2'h0;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:265" */
                  default:
                      \fsm_state$next  = 2'h1;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:269" */
            default:
                \fsm_state$next  = 2'h2;
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:291" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:296" *)
          casez (rsp_ready)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:296" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$241 ) begin end
    \stored_output$next  = stored_output;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:272" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:273" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:279" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" *)
                      casez (rsp_ready)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
                        1'h1:
                            /* empty */;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:265" */
                        default:
                            (* full_case = 32'd1 *)
                            (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:267" *)
                            casez (current_function_id)
                              3'h0:
                                  \stored_output$next  = \$signal ;
                              3'h1:
                                  \stored_output$next  = \$signal$16 ;
                              3'h2:
                                  \stored_output$next  = \$signal$19 ;
                              3'h3:
                                  \stored_output$next  = \$signal$22 ;
                              3'h4:
                                  \stored_output$next  = \$signal$25 ;
                              3'h5:
                                  \stored_output$next  = \$signal$29 ;
                              3'h6:
                                  \stored_output$next  = \$signal$33 ;
                              3'h?:
                                  \stored_output$next  = \$signal$37 ;
                            endcase
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:284" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:259" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" *)
                casez (rsp_ready)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
                  1'h1:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:265" */
                  default:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:267" *)
                      casez (current_function_id)
                        3'h0:
                            \stored_output$next  = \$signal ;
                        3'h1:
                            \stored_output$next  = \$signal$16 ;
                        3'h2:
                            \stored_output$next  = \$signal$19 ;
                        3'h3:
                            \stored_output$next  = \$signal$22 ;
                        3'h4:
                            \stored_output$next  = \$signal$25 ;
                        3'h5:
                            \stored_output$next  = \$signal$29 ;
                        3'h6:
                            \stored_output$next  = \$signal$33 ;
                        3'h?:
                            \stored_output$next  = \$signal$37 ;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_output$next  = 32'd0;
    endcase
  end
  assign \$11  = \$12 ;
  assign \output  = 32'd0;
  assign rst = reset;
  assign \funct7$45  = funct7;
  assign ping_in1 = cmd_payload_inputs_1;
  assign ping_in0 = cmd_payload_inputs_0;
  assign \funct7$44  = funct7;
  assign fallback6_in1 = cmd_payload_inputs_1;
  assign fallback6_in0 = cmd_payload_inputs_0;
  assign \funct7$43  = funct7;
  assign fallback5_in1 = cmd_payload_inputs_1;
  assign fallback5_in0 = cmd_payload_inputs_0;
  assign \funct7$42  = funct7;
  assign fallback4_in1 = cmd_payload_inputs_1;
  assign fallback4_in0 = cmd_payload_inputs_0;
  assign \funct7$41  = funct7;
  assign fallback3_in1 = cmd_payload_inputs_1;
  assign fallback3_in0 = cmd_payload_inputs_0;
  assign \funct7$40  = funct7;
  assign pool_in1 = cmd_payload_inputs_1;
  assign pool_in0 = cmd_payload_inputs_0;
  assign get_funct7 = funct7;
  assign get_in1 = cmd_payload_inputs_1;
  assign get_in0 = cmd_payload_inputs_0;
  assign set_funct7 = funct7;
  assign set_in1 = cmd_payload_inputs_1;
  assign set_in0 = cmd_payload_inputs_0;
  assign ping_start = \$signal$39 ;
  assign \$signal$38  = ping_done;
  assign \$signal$37  = ping_output;
  assign \start$35  = \$signal$36 ;
  assign \$signal$34  = fallback6_done;
  assign \$signal$33  = fallback6_output;
  assign \start$31  = \$signal$32 ;
  assign \$signal$30  = fallback5_done;
  assign \$signal$29  = fallback5_output;
  assign \start$27  = \$signal$28 ;
  assign \$signal$26  = fallback4_done;
  assign \$signal$25  = fallback4_output;
  assign start = \$signal$24 ;
  assign \$signal$23  = fallback3_done;
  assign \$signal$22  = fallback3_output;
  assign pool_start = \$signal$21 ;
  assign \$signal$20  = pool_done;
  assign \$signal$19  = pool_output;
  assign get_start = \$signal$18 ;
  assign \$signal$17  = get_done;
  assign \$signal$16  = get_output;
  assign set_start = \$signal$15 ;
  assign \$signal$14  = set_done;
  assign \$signal  = 32'd0;
  assign get_reg_verify_value = \$12 [31:0];
  assign core_lram_data3 = port3_din;
  assign port3_addr = \$9 ;
  assign core_lram_data2 = port2_din;
  assign port2_addr = \$7 ;
  assign core_lram_data1 = port1_din;
  assign port1_addr = \$5 ;
  assign core_lram_data0 = port0_din;
  assign port0_addr = \$3 ;
  assign fifo_output__ready = get_output_words__ready;
  assign get_output_words__payload = fifo_output__payload;
  assign get_output_words__valid = fifo_output__valid;
  assign core_output__ready = fifo_input__ready;
  assign fifo_input__payload = core_output__payload;
  assign fifo_input__valid = core_output__valid;
  assign post_process_params__ready = core_post_process_params__ready;
  assign { core_post_process_params__payload__shift, core_post_process_params__payload__multiplier, core_post_process_params__payload__bias } = { set_post_process_params__payload__shift, set_post_process_params__payload__multiplier, set_post_process_params__payload__bias };
  assign core_post_process_params__valid = set_post_process_params__valid;
  assign filter_output__ready = core_write_filter_input__ready;
  assign { core_write_filter_input__payload__data, core_write_filter_input__payload__addr, core_write_filter_input__payload__store } = { set_filter_output__payload__data, set_filter_output__payload__addr, set_filter_output__payload__store };
  assign core_write_filter_input__valid = set_filter_output__valid;
  assign get_reg_fifo_items_value = \$1 ;
  assign { core_config__num_output_values, core_config__output_channel_depth, core_config__input_channel_depth, core_config__pixel_advance_y, core_config__pixel_advance_x, core_config__num_pixels_x, core_config__input_base_addr, core_config__output_activation_max, core_config__output_activation_min, core_config__output_offset, core_config__num_filter_words, core_config__input_offset, core_config__mode } = { set_config__num_output_values, set_config__output_channel_depth, set_config__input_channel_depth, set_config__pixel_advance_y, set_config__pixel_advance_x, set_config__num_pixels_x, set_config__input_base_addr, set_config__output_activation_max, set_config__output_activation_min, set_config__output_offset, set_config__num_filter_words, set_config__input_offset, set_config__mode };
  assign core_reset = set_accelerator_reset;
  assign core_start = set_accelerator_start;
  assign funct7 = cmd_payload_function_id[9:3];
  assign funct3 = cmd_payload_function_id[2:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.addr_gen.ac" *)
(* generator = "nMigen" *)
module ac(clk, count, reset, next, value, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$242  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:141" *)
  wire [9:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:142" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *)
  wire [9:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *)
  wire [9:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:126" *)
  input [9:0] count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:130" *)
  reg last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:129" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:139" *)
  reg [8:0] next_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:127" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:128" *)
  output [8:0] value;
  reg [8:0] value = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:128" *)
  reg [8:0] \value$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:138" *)
  reg [9:0] value_p1;
  assign \$1  = value + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:141" *) 1'h1;
  assign \$3  = value_p1 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:142" *) count;
  assign \$6  = last ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *) 10'h000 : value_p1;
  always @(posedge clk)
    value <= \value$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$242 ) begin end
    \value$next  = value;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          \value$next  = 9'h000;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:145" *)
          casez (next)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:145" */
            1'h1:
                \value$next  = next_value;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \value$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$242 ) begin end
    value_p1 = 10'h000;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          value_p1 = \$1 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$242 ) begin end
    last = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          last = \$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$242 ) begin end
    next_value = 9'h000;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          next_value = \$6 [8:0];
    endcase
  end
  assign \$5  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.acc_limiter" *)
(* generator = "nMigen" *)
module acc_limiter(clk, stream_in__valid, stream_in__payload, stream_in__ready, num_allowed, start, finished, stream_out__valid, stream_out__payload, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$243  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:542" *)
  wire [18:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:545" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:543" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:542" *)
  wire [18:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:538" *)
  reg [17:0] counter = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:538" *)
  reg [17:0] \counter$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:529" *)
  output finished;
  reg finished = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:529" *)
  reg \finished$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:526" *)
  input [17:0] num_allowed;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:528" *)
  wire running;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:527" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  input [31:0] stream_in__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  output stream_in__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  input stream_in__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:525" *)
  output [31:0] stream_out__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:525" *)
  output stream_out__valid;
  assign \$10  = counter - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:542" *) 1'h1;
  assign \$12  = | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:545" *) counter;
  assign \$1  = stream_in__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) stream_in__ready;
  assign \$3  = counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:543" *) 1'h1;
  assign \$5  = stream_in__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) stream_in__ready;
  assign \$7  = stream_in__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) stream_in__ready;
  always @(posedge clk)
    counter <= \counter$next ;
  always @(posedge clk)
    finished <= \finished$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$243 ) begin end
    \finished$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:541" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:541" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:543" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:543" */
            1'h1:
                \finished$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \finished$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$243 ) begin end
    \counter$next  = counter;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:539" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:539" */
      1'h1:
          \counter$next  = num_allowed;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:541" *)
    casez (\$7 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:541" */
      1'h1:
          \counter$next  = \$10 [17:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \counter$next  = 18'h00000;
    endcase
  end
  assign \$9  = \$10 ;
  assign running = \$12 ;
  assign stream_out__payload = stream_in__payload;
  assign stream_out__valid = \$5 ;
  assign stream_in__ready = running;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.acc_reader" *)
(* generator = "nMigen" *)
module acc_reader(rst, clk, half_mode, acc_0, acc_new_0, acc_1, acc_new_1, acc_2, acc_new_2, acc_3, acc_new_3, acc_4, acc_new_4, acc_5, acc_new_5, acc_6, acc_new_6, acc_7, acc_new_7, output__valid, output__payload
, output__ready, reset);
  reg \$auto$verilog_backend.cc:2083:dump_module$244  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:473" *)
  wire [2:0] \$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:473" *)
  wire [2:0] \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:475" *)
  wire [3:0] \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:475" *)
  wire [3:0] \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$49 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$55 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$61 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$63 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$65 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$67 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$69 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
  wire \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_4;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_5;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_6;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  input [31:0] acc_7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_4;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_5;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_6;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  input acc_new_7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_0 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_0$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_3 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_4 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_4$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_5 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_5$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_6 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg flag_7 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:461" *)
  reg \flag_7$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:452" *)
  input half_mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:467" *)
  reg [2:0] index = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:467" *)
  reg [2:0] \index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:468" *)
  reg [2:0] next_index;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:126" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$9  = acc_new_4 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_4;
  assign \$11  = acc_new_5 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_5;
  assign \$13  = acc_new_6 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_6;
  assign \$15  = acc_new_7 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_7;
  assign \$17  = acc_new_0 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_0;
  assign \$1  = acc_new_0 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_0;
  assign \$19  = acc_new_1 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_1;
  assign \$21  = acc_new_2 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_2;
  assign \$23  = acc_new_3 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_3;
  assign \$25  = acc_new_4 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_4;
  assign \$27  = acc_new_5 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_5;
  assign \$29  = acc_new_6 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_6;
  assign \$31  = acc_new_7 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_7;
  assign \$34  = { index[2], index[0] } + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:473" *) 1'h1;
  assign \$37  = index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:475" *) 1'h1;
  assign \$3  = acc_new_1 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_1;
  assign \$39  = acc_new_0 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_0;
  assign \$41  = acc_new_1 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_1;
  assign \$43  = acc_new_2 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_2;
  assign \$45  = acc_new_3 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_3;
  assign \$47  = acc_new_4 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_4;
  assign \$49  = acc_new_5 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_5;
  assign \$51  = acc_new_6 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_6;
  assign \$53  = acc_new_7 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_7;
  assign \$55  = acc_new_0 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_0;
  assign \$57  = acc_new_1 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_1;
  assign \$5  = acc_new_2 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_2;
  assign \$59  = acc_new_2 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_2;
  assign \$61  = acc_new_3 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_3;
  assign \$63  = acc_new_4 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_4;
  assign \$65  = acc_new_5 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_5;
  assign \$67  = acc_new_6 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_6;
  assign \$69  = acc_new_7 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_7;
  assign \$7  = acc_new_3 | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *) flag_3;
  always @(posedge clk)
    index <= \index$next ;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    flag_0 <= \flag_0$next ;
  always @(posedge clk)
    flag_1 <= \flag_1$next ;
  always @(posedge clk)
    flag_2 <= \flag_2$next ;
  always @(posedge clk)
    flag_3 <= \flag_3$next ;
  always @(posedge clk)
    flag_4 <= \flag_4$next ;
  always @(posedge clk)
    flag_5 <= \flag_5$next ;
  always @(posedge clk)
    flag_6 <= \flag_6$next ;
  always @(posedge clk)
    flag_7 <= \flag_7$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$244 ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:457" *)
    casez (output__ready)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:457" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
    casez (index)
      3'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$1 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$5 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$7 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h4:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$9 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h5:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$11 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h6:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$13 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
      3'h?:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$15 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__valid$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$244 ) begin end
    \flag_0$next  = flag_0;
    \flag_1$next  = flag_1;
    \flag_2$next  = flag_2;
    \flag_3$next  = flag_3;
    \flag_4$next  = flag_4;
    \flag_5$next  = flag_5;
    \flag_6$next  = flag_6;
    \flag_7$next  = flag_7;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_0)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_0$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_1)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_1$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_2$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_3)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_3$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_4)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_4$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_5)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_5$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_6)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_6$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" *)
    casez (acc_new_7)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:463" */
      1'h1:
          \flag_7$next  = 1'h1;
    endcase
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
    casez (index)
      3'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$17 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_0$next  = 1'h0;
          endcase
      3'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$19 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_1$next  = 1'h0;
          endcase
      3'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$21 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_2$next  = 1'h0;
          endcase
      3'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$23 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_3$next  = 1'h0;
          endcase
      3'h4:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$25 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_4$next  = 1'h0;
          endcase
      3'h5:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$27 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_5$next  = 1'h0;
          endcase
      3'h6:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$29 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_6$next  = 1'h0;
          endcase
      3'h?:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$31 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \flag_7$next  = 1'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
        begin
          \flag_0$next  = 1'h0;
          \flag_1$next  = 1'h0;
          \flag_2$next  = 1'h0;
          \flag_3$next  = 1'h0;
          \flag_4$next  = 1'h0;
          \flag_5$next  = 1'h0;
          \flag_6$next  = 1'h0;
          \flag_7$next  = 1'h0;
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
        begin
          \flag_0$next  = 1'h0;
          \flag_1$next  = 1'h0;
          \flag_2$next  = 1'h0;
          \flag_3$next  = 1'h0;
          \flag_4$next  = 1'h0;
          \flag_5$next  = 1'h0;
          \flag_6$next  = 1'h0;
          \flag_7$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$244 ) begin end
    \output__payload$next  = output__payload;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
    casez (index)
      3'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$39 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_0;
          endcase
      3'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$41 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_1;
          endcase
      3'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$43 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_2;
          endcase
      3'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$45 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_3;
          endcase
      3'h4:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$47 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_4;
          endcase
      3'h5:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$49 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_5;
          endcase
      3'h6:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$51 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_6;
          endcase
      3'h?:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$53 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \output__payload$next  = acc_7;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$244 ) begin end
    \index$next  = index;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
    casez (index)
      3'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$55 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$57 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$59 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$61 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h4:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$63 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h5:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$65 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h6:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$67 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
      3'h?:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" *)
          casez (\$69 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:481" */
            1'h1:
                \index$next  = next_index;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \index$next  = 3'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \index$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$244 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:469" *)
    casez (half_mode)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:469" */
      1'h1:
        begin
          next_index[1] = 1'h0;
          { next_index[2], next_index[0] } = \$34 [1:0];
        end
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:474" */
      default:
          next_index = \$37 [2:0];
    endcase
  end
  assign \$33  = \$34 ;
  assign \$36  = \$37 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.addr_gen" *)
(* generator = "nMigen" *)
module addr_gen(clk, params_input__payload__count, params_input__payload__repeats, params_input__valid, addr, next, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$245  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:222" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:126" *)
  wire [9:0] ac_count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:129" *)
  wire ac_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:127" *)
  wire ac_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:128" *)
  wire [8:0] ac_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:194" *)
  output [8:0] addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:199" *)
  reg [9:0] count = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:199" *)
  reg [9:0] \count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:191" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  input [15:0] params_input__payload__count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  input [3:0] params_input__payload__repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  wire params_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  input params_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:126" *)
  wire [2:0] rc_count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:130" *)
  wire rc_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:129" *)
  wire rc_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:127" *)
  wire rc_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:198" *)
  reg [2:0] repeats = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:198" *)
  reg [2:0] \repeats$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = next & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:222" *) rc_last;
  always @(posedge clk)
    count <= \count$next ;
  always @(posedge clk)
    repeats <= \repeats$next ;
  ac ac (
    .clk(clk),
    .count(ac_count),
    .next(ac_next),
    .reset(ac_reset),
    .rst(rst),
    .value(ac_value)
  );
  rc rc (
    .clk(clk),
    .count(rc_count),
    .last(rc_last),
    .next(rc_next),
    .reset(rc_reset),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$245 ) begin end
    \repeats$next  = repeats;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:203" *)
    casez (params_input__valid)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:203" */
      1'h1:
          \repeats$next  = params_input__payload__repeats[2:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \repeats$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$245 ) begin end
    \count$next  = count;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:203" *)
    casez (params_input__valid)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:203" */
      1'h1:
          \count$next  = params_input__payload__count[9:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \count$next  = 10'h000;
    endcase
  end
  assign addr = ac_value;
  assign ac_next = \$1 ;
  assign ac_reset = params_input__valid;
  assign ac_count = count;
  assign rc_next = next;
  assign rc_reset = params_input__valid;
  assign rc_count = repeats;
  assign params_input__ready = 1'h1;
endmodule

(* \nmigen.hierarchy  = "Cfu.core" *)
(* generator = "nMigen" *)
module core(reset, config__mode, config__input_offset, config__num_filter_words, config__output_offset, config__output_activation_min, config__output_activation_max, config__input_base_addr, config__num_pixels_x, config__pixel_advance_x, config__pixel_advance_y, config__input_channel_depth, config__output_channel_depth, config__num_output_values, write_filter_input__valid, write_filter_input__payload__store, write_filter_input__payload__addr, write_filter_input__payload__data, write_filter_input__ready, post_process_params__valid, post_process_params__payload__bias
, post_process_params__payload__multiplier, post_process_params__payload__shift, post_process_params__ready, output__valid, output__payload, output__ready, lram_addr0, lram_data0, lram_addr1, lram_data1, lram_addr2, lram_data2, lram_addr3, lram_data3, rst, clk, start);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$101 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$102 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$104 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$105 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$107 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$108 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$110 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$111 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$113 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$114 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$116 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$117 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$119 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$120 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$122 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$123 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$125 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$126 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$128 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$129 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$131 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$132 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$134 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$135 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:190" *)
  wire \$137 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:191" *)
  wire \$139 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:235" *)
  wire \$141 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$143 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:220" *)
  wire [2:0] \$145 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:290" *)
  wire \$147 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:151" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:151" *)
  wire \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:169" *)
  wire [9:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:169" *)
  wire [9:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:164" *)
  wire [9:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:164" *)
  wire [9:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:164" *)
  wire [9:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/back/rtlil.py:556" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *)
  wire [13:0] \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *)
  wire [13:0] \$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *)
  wire [13:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *)
  wire [13:0] \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:187" *)
  wire [1:0] \$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$62 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$63 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$65 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$66 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$68 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$69 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$71 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$72 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$74 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$75 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$77 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$78 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$80 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$81 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$83 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$84 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$86 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$87 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$89 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$90 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$92 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$93 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$95 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *)
  wire [31:0] \$96 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$98 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *)
  wire [9:0] \$99 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:529" *)
  wire acc_limiter_finished;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:526" *)
  wire [17:0] acc_limiter_num_allowed;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:527" *)
  wire acc_limiter_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  wire [31:0] acc_limiter_stream_in__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  wire acc_limiter_stream_in__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:524" *)
  wire acc_limiter_stream_in__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:525" *)
  wire [31:0] acc_limiter_stream_out__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:525" *)
  wire acc_limiter_stream_out__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_4;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_5;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_6;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:450" *)
  wire [31:0] acc_reader_acc_7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_4;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_5;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_6;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:451" *)
  wire acc_reader_acc_new_7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:452" *)
  wire acc_reader_half_mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  wire [31:0] acc_reader_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  wire acc_reader_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:453" *)
  wire acc_reader_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [17:0] config__input_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [9:0] config__input_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [8:0] config__input_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input config__mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [9:0] config__num_filter_words;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [17:0] config__num_output_values;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [8:0] config__num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [7:0] config__output_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [7:0] config__output_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [9:0] config__output_channel_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [8:0] config__output_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [3:0] config__pixel_advance_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:128" *)
  input [7:0] config__pixel_advance_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:282" *)
  wire [17:0] f0_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  wire [31:0] f0_data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  wire [31:0] f0_data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  wire [31:0] f0_data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  wire [31:0] f0_data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:287" *)
  wire f0_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:288" *)
  wire f0_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:283" *)
  wire [1:0] f0_ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:280" *)
  wire f0_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  wire [13:0] f0_rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  wire [13:0] f0_rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  wire [13:0] f0_rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  wire [13:0] f0_rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  wire [31:0] f0_rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  wire [31:0] f0_rm_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  wire [31:0] f0_rm_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  wire [31:0] f0_rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:281" *)
  wire f0_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:346" *)
  wire [17:0] f1_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  wire [31:0] f1_data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  wire [31:0] f1_data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  wire [31:0] f1_data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  wire [31:0] f1_data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:350" *)
  wire [2:0] f1_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:356" *)
  wire f1_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:357" *)
  wire f1_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:347" *)
  wire [8:0] f1_num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:351" *)
  wire [6:0] f1_num_repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:348" *)
  wire [3:0] f1_pixel_advance_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  wire [7:0] f1_pixel_advance_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:352" *)
  wire [1:0] f1_ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:344" *)
  wire f1_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  wire [13:0] f1_rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  wire [13:0] f1_rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  wire [13:0] f1_rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  wire [13:0] f1_rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  wire [31:0] f1_rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  wire [31:0] f1_rm_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  wire [31:0] f1_rm_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  wire [31:0] f1_rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:345" *)
  wire f1_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:60" *)
  wire [31:0] filter_store_out_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:60" *)
  wire [31:0] filter_store_out_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:58" *)
  wire [9:0] filter_store_size;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:61" *)
  wire filter_store_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  wire [8:0] filter_store_write_input__payload__addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  wire [31:0] filter_store_write_input__payload__data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  wire filter_store_write_input__payload__store;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  wire filter_store_write_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  wire filter_store_write_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  output [13:0] lram_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  output [13:0] lram_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  output [13:0] lram_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:131" *)
  output [13:0] lram_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  input [31:0] lram_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  input [31:0] lram_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  input [31:0] lram_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:132" *)
  input [31:0] lram_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  output [31:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:584" *)
  wire \output__ready$149 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:134" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:582" *)
  wire owa_half_mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  wire [7:0] owa_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  wire owa_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  wire owa_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:584" *)
  wire [31:0] owa_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:584" *)
  wire owa_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:203" *)
  wire [8:0] param_mem_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:203" *)
  wire [51:0] param_mem_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:203" *)
  wire param_mem_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:204" *)
  wire [8:0] param_mem_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:204" *)
  wire [51:0] param_mem_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:204" *)
  wire param_mem_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:376" *)
  wire [8:0] param_reader_mem_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:377" *)
  wire [51:0] param_reader_mem_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  wire [15:0] param_reader_output_data__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  wire [31:0] param_reader_output_data__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  wire [3:0] param_reader_output_data__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  wire param_reader_output_data__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  wire param_reader_output_data__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:374" *)
  wire param_reader_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  wire [9:0] param_reader_sizes__depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  wire [2:0] param_reader_sizes__repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  wire [15:0] param_writer_input_data__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  wire [31:0] param_writer_input_data__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  wire [3:0] param_writer_input_data__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  wire param_writer_input_data__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  wire param_writer_input_data__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:327" *)
  wire [8:0] param_writer_mem_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:328" *)
  wire [51:0] param_writer_mem_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:326" *)
  wire param_writer_mem_we;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:324" *)
  wire param_writer_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  wire params__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  input [15:0] post_process_params__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  input [31:0] post_process_params__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  input [3:0] post_process_params__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  output post_process_params__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:133" *)
  input post_process_params__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:243" *)
  wire [7:0] ppp_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:242" *)
  wire [7:0] ppp_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  wire [31:0] ppp_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  wire ppp_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  wire ppp_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:241" *)
  wire [8:0] ppp_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  wire [7:0] ppp_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  wire ppp_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  wire ppp_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  wire [15:0] ppp_params__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  wire [31:0] ppp_params__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  wire [3:0] ppp_params__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  wire ppp_params__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  wire [13:0] ram_mux_addr_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  wire [13:0] ram_mux_addr_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  wire [13:0] ram_mux_addr_in2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  wire [13:0] ram_mux_addr_in3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  wire [31:0] ram_mux_data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  wire [31:0] ram_mux_data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  wire [31:0] ram_mux_data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  wire [31:0] ram_mux_data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  wire [13:0] ram_mux_lram_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  wire [13:0] ram_mux_lram_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  wire [13:0] ram_mux_lram_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  wire [13:0] ram_mux_lram_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  wire [31:0] ram_mux_lram_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  wire [31:0] ram_mux_lram_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  wire [31:0] ram_mux_lram_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  wire [31:0] ram_mux_lram_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:81" *)
  wire [1:0] ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_0_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_0_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_0_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_0_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_1_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_1_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_1_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_1_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_2_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_2_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_2_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_2_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_3_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_3_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_3_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:258" *)
  wire [7:0] raw_3_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:126" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:127" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:250" *)
  wire stop_input;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:525" *)
  wire stream_out__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  wire [31:0] \sysarray_$signal$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  wire \sysarray_$signal$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:93" *)
  wire sysarray_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  wire [35:0] sysarray_input_a0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  wire [35:0] sysarray_input_a1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  wire [35:0] sysarray_input_a2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  wire [35:0] sysarray_input_a3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:91" *)
  wire [31:0] sysarray_input_b0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:91" *)
  wire [31:0] sysarray_input_b1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:94" *)
  wire sysarray_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_0_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_0_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_0_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_0_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_1_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_1_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_1_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_1_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_2_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_2_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_2_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_2_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_3_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_3_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_3_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:260" *)
  wire [8:0] val_3_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  input [8:0] write_filter_input__payload__addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  input [31:0] write_filter_input__payload__data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  input write_filter_input__payload__store;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  output write_filter_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:130" *)
  input write_filter_input__valid;
  reg [51:0] param_mem [511:0];
  initial begin
    param_mem[0] = 52'h0000000000000;
    param_mem[1] = 52'h0000000000000;
    param_mem[2] = 52'h0000000000000;
    param_mem[3] = 52'h0000000000000;
    param_mem[4] = 52'h0000000000000;
    param_mem[5] = 52'h0000000000000;
    param_mem[6] = 52'h0000000000000;
    param_mem[7] = 52'h0000000000000;
    param_mem[8] = 52'h0000000000000;
    param_mem[9] = 52'h0000000000000;
    param_mem[10] = 52'h0000000000000;
    param_mem[11] = 52'h0000000000000;
    param_mem[12] = 52'h0000000000000;
    param_mem[13] = 52'h0000000000000;
    param_mem[14] = 52'h0000000000000;
    param_mem[15] = 52'h0000000000000;
    param_mem[16] = 52'h0000000000000;
    param_mem[17] = 52'h0000000000000;
    param_mem[18] = 52'h0000000000000;
    param_mem[19] = 52'h0000000000000;
    param_mem[20] = 52'h0000000000000;
    param_mem[21] = 52'h0000000000000;
    param_mem[22] = 52'h0000000000000;
    param_mem[23] = 52'h0000000000000;
    param_mem[24] = 52'h0000000000000;
    param_mem[25] = 52'h0000000000000;
    param_mem[26] = 52'h0000000000000;
    param_mem[27] = 52'h0000000000000;
    param_mem[28] = 52'h0000000000000;
    param_mem[29] = 52'h0000000000000;
    param_mem[30] = 52'h0000000000000;
    param_mem[31] = 52'h0000000000000;
    param_mem[32] = 52'h0000000000000;
    param_mem[33] = 52'h0000000000000;
    param_mem[34] = 52'h0000000000000;
    param_mem[35] = 52'h0000000000000;
    param_mem[36] = 52'h0000000000000;
    param_mem[37] = 52'h0000000000000;
    param_mem[38] = 52'h0000000000000;
    param_mem[39] = 52'h0000000000000;
    param_mem[40] = 52'h0000000000000;
    param_mem[41] = 52'h0000000000000;
    param_mem[42] = 52'h0000000000000;
    param_mem[43] = 52'h0000000000000;
    param_mem[44] = 52'h0000000000000;
    param_mem[45] = 52'h0000000000000;
    param_mem[46] = 52'h0000000000000;
    param_mem[47] = 52'h0000000000000;
    param_mem[48] = 52'h0000000000000;
    param_mem[49] = 52'h0000000000000;
    param_mem[50] = 52'h0000000000000;
    param_mem[51] = 52'h0000000000000;
    param_mem[52] = 52'h0000000000000;
    param_mem[53] = 52'h0000000000000;
    param_mem[54] = 52'h0000000000000;
    param_mem[55] = 52'h0000000000000;
    param_mem[56] = 52'h0000000000000;
    param_mem[57] = 52'h0000000000000;
    param_mem[58] = 52'h0000000000000;
    param_mem[59] = 52'h0000000000000;
    param_mem[60] = 52'h0000000000000;
    param_mem[61] = 52'h0000000000000;
    param_mem[62] = 52'h0000000000000;
    param_mem[63] = 52'h0000000000000;
    param_mem[64] = 52'h0000000000000;
    param_mem[65] = 52'h0000000000000;
    param_mem[66] = 52'h0000000000000;
    param_mem[67] = 52'h0000000000000;
    param_mem[68] = 52'h0000000000000;
    param_mem[69] = 52'h0000000000000;
    param_mem[70] = 52'h0000000000000;
    param_mem[71] = 52'h0000000000000;
    param_mem[72] = 52'h0000000000000;
    param_mem[73] = 52'h0000000000000;
    param_mem[74] = 52'h0000000000000;
    param_mem[75] = 52'h0000000000000;
    param_mem[76] = 52'h0000000000000;
    param_mem[77] = 52'h0000000000000;
    param_mem[78] = 52'h0000000000000;
    param_mem[79] = 52'h0000000000000;
    param_mem[80] = 52'h0000000000000;
    param_mem[81] = 52'h0000000000000;
    param_mem[82] = 52'h0000000000000;
    param_mem[83] = 52'h0000000000000;
    param_mem[84] = 52'h0000000000000;
    param_mem[85] = 52'h0000000000000;
    param_mem[86] = 52'h0000000000000;
    param_mem[87] = 52'h0000000000000;
    param_mem[88] = 52'h0000000000000;
    param_mem[89] = 52'h0000000000000;
    param_mem[90] = 52'h0000000000000;
    param_mem[91] = 52'h0000000000000;
    param_mem[92] = 52'h0000000000000;
    param_mem[93] = 52'h0000000000000;
    param_mem[94] = 52'h0000000000000;
    param_mem[95] = 52'h0000000000000;
    param_mem[96] = 52'h0000000000000;
    param_mem[97] = 52'h0000000000000;
    param_mem[98] = 52'h0000000000000;
    param_mem[99] = 52'h0000000000000;
    param_mem[100] = 52'h0000000000000;
    param_mem[101] = 52'h0000000000000;
    param_mem[102] = 52'h0000000000000;
    param_mem[103] = 52'h0000000000000;
    param_mem[104] = 52'h0000000000000;
    param_mem[105] = 52'h0000000000000;
    param_mem[106] = 52'h0000000000000;
    param_mem[107] = 52'h0000000000000;
    param_mem[108] = 52'h0000000000000;
    param_mem[109] = 52'h0000000000000;
    param_mem[110] = 52'h0000000000000;
    param_mem[111] = 52'h0000000000000;
    param_mem[112] = 52'h0000000000000;
    param_mem[113] = 52'h0000000000000;
    param_mem[114] = 52'h0000000000000;
    param_mem[115] = 52'h0000000000000;
    param_mem[116] = 52'h0000000000000;
    param_mem[117] = 52'h0000000000000;
    param_mem[118] = 52'h0000000000000;
    param_mem[119] = 52'h0000000000000;
    param_mem[120] = 52'h0000000000000;
    param_mem[121] = 52'h0000000000000;
    param_mem[122] = 52'h0000000000000;
    param_mem[123] = 52'h0000000000000;
    param_mem[124] = 52'h0000000000000;
    param_mem[125] = 52'h0000000000000;
    param_mem[126] = 52'h0000000000000;
    param_mem[127] = 52'h0000000000000;
    param_mem[128] = 52'h0000000000000;
    param_mem[129] = 52'h0000000000000;
    param_mem[130] = 52'h0000000000000;
    param_mem[131] = 52'h0000000000000;
    param_mem[132] = 52'h0000000000000;
    param_mem[133] = 52'h0000000000000;
    param_mem[134] = 52'h0000000000000;
    param_mem[135] = 52'h0000000000000;
    param_mem[136] = 52'h0000000000000;
    param_mem[137] = 52'h0000000000000;
    param_mem[138] = 52'h0000000000000;
    param_mem[139] = 52'h0000000000000;
    param_mem[140] = 52'h0000000000000;
    param_mem[141] = 52'h0000000000000;
    param_mem[142] = 52'h0000000000000;
    param_mem[143] = 52'h0000000000000;
    param_mem[144] = 52'h0000000000000;
    param_mem[145] = 52'h0000000000000;
    param_mem[146] = 52'h0000000000000;
    param_mem[147] = 52'h0000000000000;
    param_mem[148] = 52'h0000000000000;
    param_mem[149] = 52'h0000000000000;
    param_mem[150] = 52'h0000000000000;
    param_mem[151] = 52'h0000000000000;
    param_mem[152] = 52'h0000000000000;
    param_mem[153] = 52'h0000000000000;
    param_mem[154] = 52'h0000000000000;
    param_mem[155] = 52'h0000000000000;
    param_mem[156] = 52'h0000000000000;
    param_mem[157] = 52'h0000000000000;
    param_mem[158] = 52'h0000000000000;
    param_mem[159] = 52'h0000000000000;
    param_mem[160] = 52'h0000000000000;
    param_mem[161] = 52'h0000000000000;
    param_mem[162] = 52'h0000000000000;
    param_mem[163] = 52'h0000000000000;
    param_mem[164] = 52'h0000000000000;
    param_mem[165] = 52'h0000000000000;
    param_mem[166] = 52'h0000000000000;
    param_mem[167] = 52'h0000000000000;
    param_mem[168] = 52'h0000000000000;
    param_mem[169] = 52'h0000000000000;
    param_mem[170] = 52'h0000000000000;
    param_mem[171] = 52'h0000000000000;
    param_mem[172] = 52'h0000000000000;
    param_mem[173] = 52'h0000000000000;
    param_mem[174] = 52'h0000000000000;
    param_mem[175] = 52'h0000000000000;
    param_mem[176] = 52'h0000000000000;
    param_mem[177] = 52'h0000000000000;
    param_mem[178] = 52'h0000000000000;
    param_mem[179] = 52'h0000000000000;
    param_mem[180] = 52'h0000000000000;
    param_mem[181] = 52'h0000000000000;
    param_mem[182] = 52'h0000000000000;
    param_mem[183] = 52'h0000000000000;
    param_mem[184] = 52'h0000000000000;
    param_mem[185] = 52'h0000000000000;
    param_mem[186] = 52'h0000000000000;
    param_mem[187] = 52'h0000000000000;
    param_mem[188] = 52'h0000000000000;
    param_mem[189] = 52'h0000000000000;
    param_mem[190] = 52'h0000000000000;
    param_mem[191] = 52'h0000000000000;
    param_mem[192] = 52'h0000000000000;
    param_mem[193] = 52'h0000000000000;
    param_mem[194] = 52'h0000000000000;
    param_mem[195] = 52'h0000000000000;
    param_mem[196] = 52'h0000000000000;
    param_mem[197] = 52'h0000000000000;
    param_mem[198] = 52'h0000000000000;
    param_mem[199] = 52'h0000000000000;
    param_mem[200] = 52'h0000000000000;
    param_mem[201] = 52'h0000000000000;
    param_mem[202] = 52'h0000000000000;
    param_mem[203] = 52'h0000000000000;
    param_mem[204] = 52'h0000000000000;
    param_mem[205] = 52'h0000000000000;
    param_mem[206] = 52'h0000000000000;
    param_mem[207] = 52'h0000000000000;
    param_mem[208] = 52'h0000000000000;
    param_mem[209] = 52'h0000000000000;
    param_mem[210] = 52'h0000000000000;
    param_mem[211] = 52'h0000000000000;
    param_mem[212] = 52'h0000000000000;
    param_mem[213] = 52'h0000000000000;
    param_mem[214] = 52'h0000000000000;
    param_mem[215] = 52'h0000000000000;
    param_mem[216] = 52'h0000000000000;
    param_mem[217] = 52'h0000000000000;
    param_mem[218] = 52'h0000000000000;
    param_mem[219] = 52'h0000000000000;
    param_mem[220] = 52'h0000000000000;
    param_mem[221] = 52'h0000000000000;
    param_mem[222] = 52'h0000000000000;
    param_mem[223] = 52'h0000000000000;
    param_mem[224] = 52'h0000000000000;
    param_mem[225] = 52'h0000000000000;
    param_mem[226] = 52'h0000000000000;
    param_mem[227] = 52'h0000000000000;
    param_mem[228] = 52'h0000000000000;
    param_mem[229] = 52'h0000000000000;
    param_mem[230] = 52'h0000000000000;
    param_mem[231] = 52'h0000000000000;
    param_mem[232] = 52'h0000000000000;
    param_mem[233] = 52'h0000000000000;
    param_mem[234] = 52'h0000000000000;
    param_mem[235] = 52'h0000000000000;
    param_mem[236] = 52'h0000000000000;
    param_mem[237] = 52'h0000000000000;
    param_mem[238] = 52'h0000000000000;
    param_mem[239] = 52'h0000000000000;
    param_mem[240] = 52'h0000000000000;
    param_mem[241] = 52'h0000000000000;
    param_mem[242] = 52'h0000000000000;
    param_mem[243] = 52'h0000000000000;
    param_mem[244] = 52'h0000000000000;
    param_mem[245] = 52'h0000000000000;
    param_mem[246] = 52'h0000000000000;
    param_mem[247] = 52'h0000000000000;
    param_mem[248] = 52'h0000000000000;
    param_mem[249] = 52'h0000000000000;
    param_mem[250] = 52'h0000000000000;
    param_mem[251] = 52'h0000000000000;
    param_mem[252] = 52'h0000000000000;
    param_mem[253] = 52'h0000000000000;
    param_mem[254] = 52'h0000000000000;
    param_mem[255] = 52'h0000000000000;
    param_mem[256] = 52'h0000000000000;
    param_mem[257] = 52'h0000000000000;
    param_mem[258] = 52'h0000000000000;
    param_mem[259] = 52'h0000000000000;
    param_mem[260] = 52'h0000000000000;
    param_mem[261] = 52'h0000000000000;
    param_mem[262] = 52'h0000000000000;
    param_mem[263] = 52'h0000000000000;
    param_mem[264] = 52'h0000000000000;
    param_mem[265] = 52'h0000000000000;
    param_mem[266] = 52'h0000000000000;
    param_mem[267] = 52'h0000000000000;
    param_mem[268] = 52'h0000000000000;
    param_mem[269] = 52'h0000000000000;
    param_mem[270] = 52'h0000000000000;
    param_mem[271] = 52'h0000000000000;
    param_mem[272] = 52'h0000000000000;
    param_mem[273] = 52'h0000000000000;
    param_mem[274] = 52'h0000000000000;
    param_mem[275] = 52'h0000000000000;
    param_mem[276] = 52'h0000000000000;
    param_mem[277] = 52'h0000000000000;
    param_mem[278] = 52'h0000000000000;
    param_mem[279] = 52'h0000000000000;
    param_mem[280] = 52'h0000000000000;
    param_mem[281] = 52'h0000000000000;
    param_mem[282] = 52'h0000000000000;
    param_mem[283] = 52'h0000000000000;
    param_mem[284] = 52'h0000000000000;
    param_mem[285] = 52'h0000000000000;
    param_mem[286] = 52'h0000000000000;
    param_mem[287] = 52'h0000000000000;
    param_mem[288] = 52'h0000000000000;
    param_mem[289] = 52'h0000000000000;
    param_mem[290] = 52'h0000000000000;
    param_mem[291] = 52'h0000000000000;
    param_mem[292] = 52'h0000000000000;
    param_mem[293] = 52'h0000000000000;
    param_mem[294] = 52'h0000000000000;
    param_mem[295] = 52'h0000000000000;
    param_mem[296] = 52'h0000000000000;
    param_mem[297] = 52'h0000000000000;
    param_mem[298] = 52'h0000000000000;
    param_mem[299] = 52'h0000000000000;
    param_mem[300] = 52'h0000000000000;
    param_mem[301] = 52'h0000000000000;
    param_mem[302] = 52'h0000000000000;
    param_mem[303] = 52'h0000000000000;
    param_mem[304] = 52'h0000000000000;
    param_mem[305] = 52'h0000000000000;
    param_mem[306] = 52'h0000000000000;
    param_mem[307] = 52'h0000000000000;
    param_mem[308] = 52'h0000000000000;
    param_mem[309] = 52'h0000000000000;
    param_mem[310] = 52'h0000000000000;
    param_mem[311] = 52'h0000000000000;
    param_mem[312] = 52'h0000000000000;
    param_mem[313] = 52'h0000000000000;
    param_mem[314] = 52'h0000000000000;
    param_mem[315] = 52'h0000000000000;
    param_mem[316] = 52'h0000000000000;
    param_mem[317] = 52'h0000000000000;
    param_mem[318] = 52'h0000000000000;
    param_mem[319] = 52'h0000000000000;
    param_mem[320] = 52'h0000000000000;
    param_mem[321] = 52'h0000000000000;
    param_mem[322] = 52'h0000000000000;
    param_mem[323] = 52'h0000000000000;
    param_mem[324] = 52'h0000000000000;
    param_mem[325] = 52'h0000000000000;
    param_mem[326] = 52'h0000000000000;
    param_mem[327] = 52'h0000000000000;
    param_mem[328] = 52'h0000000000000;
    param_mem[329] = 52'h0000000000000;
    param_mem[330] = 52'h0000000000000;
    param_mem[331] = 52'h0000000000000;
    param_mem[332] = 52'h0000000000000;
    param_mem[333] = 52'h0000000000000;
    param_mem[334] = 52'h0000000000000;
    param_mem[335] = 52'h0000000000000;
    param_mem[336] = 52'h0000000000000;
    param_mem[337] = 52'h0000000000000;
    param_mem[338] = 52'h0000000000000;
    param_mem[339] = 52'h0000000000000;
    param_mem[340] = 52'h0000000000000;
    param_mem[341] = 52'h0000000000000;
    param_mem[342] = 52'h0000000000000;
    param_mem[343] = 52'h0000000000000;
    param_mem[344] = 52'h0000000000000;
    param_mem[345] = 52'h0000000000000;
    param_mem[346] = 52'h0000000000000;
    param_mem[347] = 52'h0000000000000;
    param_mem[348] = 52'h0000000000000;
    param_mem[349] = 52'h0000000000000;
    param_mem[350] = 52'h0000000000000;
    param_mem[351] = 52'h0000000000000;
    param_mem[352] = 52'h0000000000000;
    param_mem[353] = 52'h0000000000000;
    param_mem[354] = 52'h0000000000000;
    param_mem[355] = 52'h0000000000000;
    param_mem[356] = 52'h0000000000000;
    param_mem[357] = 52'h0000000000000;
    param_mem[358] = 52'h0000000000000;
    param_mem[359] = 52'h0000000000000;
    param_mem[360] = 52'h0000000000000;
    param_mem[361] = 52'h0000000000000;
    param_mem[362] = 52'h0000000000000;
    param_mem[363] = 52'h0000000000000;
    param_mem[364] = 52'h0000000000000;
    param_mem[365] = 52'h0000000000000;
    param_mem[366] = 52'h0000000000000;
    param_mem[367] = 52'h0000000000000;
    param_mem[368] = 52'h0000000000000;
    param_mem[369] = 52'h0000000000000;
    param_mem[370] = 52'h0000000000000;
    param_mem[371] = 52'h0000000000000;
    param_mem[372] = 52'h0000000000000;
    param_mem[373] = 52'h0000000000000;
    param_mem[374] = 52'h0000000000000;
    param_mem[375] = 52'h0000000000000;
    param_mem[376] = 52'h0000000000000;
    param_mem[377] = 52'h0000000000000;
    param_mem[378] = 52'h0000000000000;
    param_mem[379] = 52'h0000000000000;
    param_mem[380] = 52'h0000000000000;
    param_mem[381] = 52'h0000000000000;
    param_mem[382] = 52'h0000000000000;
    param_mem[383] = 52'h0000000000000;
    param_mem[384] = 52'h0000000000000;
    param_mem[385] = 52'h0000000000000;
    param_mem[386] = 52'h0000000000000;
    param_mem[387] = 52'h0000000000000;
    param_mem[388] = 52'h0000000000000;
    param_mem[389] = 52'h0000000000000;
    param_mem[390] = 52'h0000000000000;
    param_mem[391] = 52'h0000000000000;
    param_mem[392] = 52'h0000000000000;
    param_mem[393] = 52'h0000000000000;
    param_mem[394] = 52'h0000000000000;
    param_mem[395] = 52'h0000000000000;
    param_mem[396] = 52'h0000000000000;
    param_mem[397] = 52'h0000000000000;
    param_mem[398] = 52'h0000000000000;
    param_mem[399] = 52'h0000000000000;
    param_mem[400] = 52'h0000000000000;
    param_mem[401] = 52'h0000000000000;
    param_mem[402] = 52'h0000000000000;
    param_mem[403] = 52'h0000000000000;
    param_mem[404] = 52'h0000000000000;
    param_mem[405] = 52'h0000000000000;
    param_mem[406] = 52'h0000000000000;
    param_mem[407] = 52'h0000000000000;
    param_mem[408] = 52'h0000000000000;
    param_mem[409] = 52'h0000000000000;
    param_mem[410] = 52'h0000000000000;
    param_mem[411] = 52'h0000000000000;
    param_mem[412] = 52'h0000000000000;
    param_mem[413] = 52'h0000000000000;
    param_mem[414] = 52'h0000000000000;
    param_mem[415] = 52'h0000000000000;
    param_mem[416] = 52'h0000000000000;
    param_mem[417] = 52'h0000000000000;
    param_mem[418] = 52'h0000000000000;
    param_mem[419] = 52'h0000000000000;
    param_mem[420] = 52'h0000000000000;
    param_mem[421] = 52'h0000000000000;
    param_mem[422] = 52'h0000000000000;
    param_mem[423] = 52'h0000000000000;
    param_mem[424] = 52'h0000000000000;
    param_mem[425] = 52'h0000000000000;
    param_mem[426] = 52'h0000000000000;
    param_mem[427] = 52'h0000000000000;
    param_mem[428] = 52'h0000000000000;
    param_mem[429] = 52'h0000000000000;
    param_mem[430] = 52'h0000000000000;
    param_mem[431] = 52'h0000000000000;
    param_mem[432] = 52'h0000000000000;
    param_mem[433] = 52'h0000000000000;
    param_mem[434] = 52'h0000000000000;
    param_mem[435] = 52'h0000000000000;
    param_mem[436] = 52'h0000000000000;
    param_mem[437] = 52'h0000000000000;
    param_mem[438] = 52'h0000000000000;
    param_mem[439] = 52'h0000000000000;
    param_mem[440] = 52'h0000000000000;
    param_mem[441] = 52'h0000000000000;
    param_mem[442] = 52'h0000000000000;
    param_mem[443] = 52'h0000000000000;
    param_mem[444] = 52'h0000000000000;
    param_mem[445] = 52'h0000000000000;
    param_mem[446] = 52'h0000000000000;
    param_mem[447] = 52'h0000000000000;
    param_mem[448] = 52'h0000000000000;
    param_mem[449] = 52'h0000000000000;
    param_mem[450] = 52'h0000000000000;
    param_mem[451] = 52'h0000000000000;
    param_mem[452] = 52'h0000000000000;
    param_mem[453] = 52'h0000000000000;
    param_mem[454] = 52'h0000000000000;
    param_mem[455] = 52'h0000000000000;
    param_mem[456] = 52'h0000000000000;
    param_mem[457] = 52'h0000000000000;
    param_mem[458] = 52'h0000000000000;
    param_mem[459] = 52'h0000000000000;
    param_mem[460] = 52'h0000000000000;
    param_mem[461] = 52'h0000000000000;
    param_mem[462] = 52'h0000000000000;
    param_mem[463] = 52'h0000000000000;
    param_mem[464] = 52'h0000000000000;
    param_mem[465] = 52'h0000000000000;
    param_mem[466] = 52'h0000000000000;
    param_mem[467] = 52'h0000000000000;
    param_mem[468] = 52'h0000000000000;
    param_mem[469] = 52'h0000000000000;
    param_mem[470] = 52'h0000000000000;
    param_mem[471] = 52'h0000000000000;
    param_mem[472] = 52'h0000000000000;
    param_mem[473] = 52'h0000000000000;
    param_mem[474] = 52'h0000000000000;
    param_mem[475] = 52'h0000000000000;
    param_mem[476] = 52'h0000000000000;
    param_mem[477] = 52'h0000000000000;
    param_mem[478] = 52'h0000000000000;
    param_mem[479] = 52'h0000000000000;
    param_mem[480] = 52'h0000000000000;
    param_mem[481] = 52'h0000000000000;
    param_mem[482] = 52'h0000000000000;
    param_mem[483] = 52'h0000000000000;
    param_mem[484] = 52'h0000000000000;
    param_mem[485] = 52'h0000000000000;
    param_mem[486] = 52'h0000000000000;
    param_mem[487] = 52'h0000000000000;
    param_mem[488] = 52'h0000000000000;
    param_mem[489] = 52'h0000000000000;
    param_mem[490] = 52'h0000000000000;
    param_mem[491] = 52'h0000000000000;
    param_mem[492] = 52'h0000000000000;
    param_mem[493] = 52'h0000000000000;
    param_mem[494] = 52'h0000000000000;
    param_mem[495] = 52'h0000000000000;
    param_mem[496] = 52'h0000000000000;
    param_mem[497] = 52'h0000000000000;
    param_mem[498] = 52'h0000000000000;
    param_mem[499] = 52'h0000000000000;
    param_mem[500] = 52'h0000000000000;
    param_mem[501] = 52'h0000000000000;
    param_mem[502] = 52'h0000000000000;
    param_mem[503] = 52'h0000000000000;
    param_mem[504] = 52'h0000000000000;
    param_mem[505] = 52'h0000000000000;
    param_mem[506] = 52'h0000000000000;
    param_mem[507] = 52'h0000000000000;
    param_mem[508] = 52'h0000000000000;
    param_mem[509] = 52'h0000000000000;
    param_mem[510] = 52'h0000000000000;
    param_mem[511] = 52'h0000000000000;
  end
  always @(posedge clk) begin
    if (param_mem_w_en)
      param_mem[param_mem_w_addr] <= param_mem_w_data;
  end
  reg [51:0] _0_;
  always @(posedge clk) begin
    _0_ <= param_mem[param_mem_r_addr];
  end
  assign param_mem_r_data = _0_;
  assign \$99  = $signed(raw_2_1) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$102  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out2 : f0_data_out2;
  assign \$105  = $signed(raw_2_2) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$108  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out2 : f0_data_out2;
  assign \$111  = $signed(raw_2_3) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$114  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out3 : f0_data_out3;
  assign \$117  = $signed(raw_3_0) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$120  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out3 : f0_data_out3;
  assign \$123  = $signed(raw_3_1) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$126  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out3 : f0_data_out3;
  assign \$129  = $signed(raw_3_2) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$132  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out3 : f0_data_out3;
  assign \$135  = $signed(raw_3_3) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$137  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:190" *) f1_first : f0_first;
  assign \$139  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:191" *) f1_last : f0_last;
  assign \$141  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:235" *) config__mode;
  assign \$143  = param_writer_input_data__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) param_writer_input_data__ready;
  assign \$145  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:220" *) 3'h4 : 3'h2;
  assign \$147  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:290" *) config__mode;
  assign \$17  = reset | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:151" *) stop_input;
  assign \$19  = reset | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:151" *) stop_input;
  assign \$25  = config__output_channel_depth / (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:164" *) 2'h2;
  assign \$31  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *) f1_rm_addr0 : f0_rm_addr0;
  assign \$33  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *) f1_rm_addr1 : f0_rm_addr1;
  assign \$35  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *) f1_rm_addr2 : f0_rm_addr2;
  assign \$37  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:183" *) f1_rm_addr3 : f0_rm_addr3;
  assign \$39  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:187" *) f1_ram_mux_phase : f0_ram_mux_phase;
  assign \$42  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out0 : f0_data_out0;
  assign \$45  = $signed(raw_0_0) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$48  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out0 : f0_data_out0;
  assign \$51  = $signed(raw_0_1) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$54  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out0 : f0_data_out0;
  assign \$57  = $signed(raw_0_2) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$60  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out0 : f0_data_out0;
  assign \$63  = $signed(raw_0_3) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$66  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out1 : f0_data_out1;
  assign \$69  = $signed(raw_1_0) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$72  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out1 : f0_data_out1;
  assign \$75  = $signed(raw_1_1) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$78  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out1 : f0_data_out1;
  assign \$81  = $signed(raw_1_2) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$84  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out1 : f0_data_out1;
  assign \$87  = $signed(raw_1_3) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$90  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out2 : f0_data_out2;
  assign \$93  = $signed(raw_2_0) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:261" *) $signed(config__input_offset);
  assign \$96  = config__mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:193" *) f1_data_out2 : f0_data_out2;
  acc_limiter acc_limiter (
    .clk(clk),
    .finished(acc_limiter_finished),
    .num_allowed(acc_limiter_num_allowed),
    .rst(rst),
    .start(acc_limiter_start),
    .stream_in__payload(acc_limiter_stream_in__payload),
    .stream_in__ready(acc_limiter_stream_in__ready),
    .stream_in__valid(acc_limiter_stream_in__valid),
    .stream_out__payload(acc_limiter_stream_out__payload),
    .stream_out__valid(acc_limiter_stream_out__valid)
  );
  acc_reader acc_reader (
    .acc_0(acc_reader_acc_0),
    .acc_1(acc_reader_acc_1),
    .acc_2(acc_reader_acc_2),
    .acc_3(acc_reader_acc_3),
    .acc_4(acc_reader_acc_4),
    .acc_5(acc_reader_acc_5),
    .acc_6(acc_reader_acc_6),
    .acc_7(acc_reader_acc_7),
    .acc_new_0(acc_reader_acc_new_0),
    .acc_new_1(acc_reader_acc_new_1),
    .acc_new_2(acc_reader_acc_new_2),
    .acc_new_3(acc_reader_acc_new_3),
    .acc_new_4(acc_reader_acc_new_4),
    .acc_new_5(acc_reader_acc_new_5),
    .acc_new_6(acc_reader_acc_new_6),
    .acc_new_7(acc_reader_acc_new_7),
    .clk(clk),
    .half_mode(acc_reader_half_mode),
    .output__payload(acc_reader_output__payload),
    .output__ready(acc_reader_output__ready),
    .output__valid(acc_reader_output__valid),
    .reset(reset),
    .rst(rst)
  );
  f0 f0 (
    .base_addr(f0_base_addr),
    .clk(clk),
    .data_out0(f0_data_out0),
    .data_out1(f0_data_out1),
    .data_out2(f0_data_out2),
    .data_out3(f0_data_out3),
    .first(f0_first),
    .last(f0_last),
    .ram_mux_phase(f0_ram_mux_phase),
    .reset(f0_reset),
    .rm_addr0(f0_rm_addr0),
    .rm_addr1(f0_rm_addr1),
    .rm_addr2(f0_rm_addr2),
    .rm_addr3(f0_rm_addr3),
    .rm_data0(f0_rm_data0),
    .rm_data1(f0_rm_data1),
    .rm_data2(f0_rm_data2),
    .rm_data3(f0_rm_data3),
    .rst(rst),
    .start(f0_start)
  );
  f1 f1 (
    .base_addr(f1_base_addr),
    .clk(clk),
    .data_out0(f1_data_out0),
    .data_out1(f1_data_out1),
    .data_out2(f1_data_out2),
    .data_out3(f1_data_out3),
    .depth(f1_depth),
    .first(f1_first),
    .last(f1_last),
    .num_pixels_x(f1_num_pixels_x),
    .num_repeats(f1_num_repeats),
    .pixel_advance_x(f1_pixel_advance_x),
    .pixel_advance_y(f1_pixel_advance_y),
    .ram_mux_phase(f1_ram_mux_phase),
    .reset(f1_reset),
    .rm_addr0(f1_rm_addr0),
    .rm_addr1(f1_rm_addr1),
    .rm_addr2(f1_rm_addr2),
    .rm_addr3(f1_rm_addr3),
    .rm_data0(f1_rm_data0),
    .rm_data1(f1_rm_data1),
    .rm_data2(f1_rm_data2),
    .rm_data3(f1_rm_data3),
    .rst(rst),
    .start(f1_start)
  );
  filter_store filter_store (
    .clk(clk),
    .out_0(filter_store_out_0),
    .out_1(filter_store_out_1),
    .rst(rst),
    .size(filter_store_size),
    .start(filter_store_start),
    .write_input__payload__addr(filter_store_write_input__payload__addr),
    .write_input__payload__data(filter_store_write_input__payload__data),
    .write_input__payload__store(filter_store_write_input__payload__store),
    .write_input__ready(filter_store_write_input__ready),
    .write_input__valid(filter_store_write_input__valid)
  );
  owa owa (
    .clk(clk),
    .half_mode(owa_half_mode),
    .input__payload(owa_input__payload),
    .input__ready(owa_input__ready),
    .input__valid(owa_input__valid),
    .output__payload(owa_output__payload),
    .output__valid(owa_output__valid),
    .reset(reset),
    .rst(rst)
  );
  param_reader param_reader (
    .clk(clk),
    .mem_addr(param_reader_mem_addr),
    .mem_data(param_reader_mem_data),
    .output_data__payload__bias(param_reader_output_data__payload__bias),
    .output_data__payload__multiplier(param_reader_output_data__payload__multiplier),
    .output_data__payload__shift(param_reader_output_data__payload__shift),
    .output_data__ready(param_reader_output_data__ready),
    .output_data__valid(param_reader_output_data__valid),
    .reset(param_reader_reset),
    .rst(rst),
    .sizes__depth(param_reader_sizes__depth),
    .sizes__repeats(param_reader_sizes__repeats)
  );
  param_writer param_writer (
    .clk(clk),
    .input_data__payload__bias(param_writer_input_data__payload__bias),
    .input_data__payload__multiplier(param_writer_input_data__payload__multiplier),
    .input_data__payload__shift(param_writer_input_data__payload__shift),
    .input_data__ready(param_writer_input_data__ready),
    .input_data__valid(param_writer_input_data__valid),
    .mem_addr(param_writer_mem_addr),
    .mem_data(param_writer_mem_data),
    .mem_we(param_writer_mem_we),
    .reset(param_writer_reset),
    .rst(rst)
  );
  ppp ppp (
    .activation_max(ppp_activation_max),
    .activation_min(ppp_activation_min),
    .clk(clk),
    .input__payload(ppp_input__payload),
    .input__ready(ppp_input__ready),
    .input__valid(ppp_input__valid),
    .offset(ppp_offset),
    .output__payload(ppp_output__payload),
    .output__ready(ppp_output__ready),
    .output__valid(ppp_output__valid),
    .params__payload__bias(ppp_params__payload__bias),
    .params__payload__multiplier(ppp_params__payload__multiplier),
    .params__payload__shift(ppp_params__payload__shift),
    .params__ready(ppp_params__ready),
    .rst(rst)
  );
  ram_mux ram_mux (
    .addr_in0(ram_mux_addr_in0),
    .addr_in1(ram_mux_addr_in1),
    .addr_in2(ram_mux_addr_in2),
    .addr_in3(ram_mux_addr_in3),
    .clk(clk),
    .data_out0(ram_mux_data_out0),
    .data_out1(ram_mux_data_out1),
    .data_out2(ram_mux_data_out2),
    .data_out3(ram_mux_data_out3),
    .lram_addr0(ram_mux_lram_addr0),
    .lram_addr1(ram_mux_lram_addr1),
    .lram_addr2(ram_mux_lram_addr2),
    .lram_addr3(ram_mux_lram_addr3),
    .lram_data0(ram_mux_lram_data0),
    .lram_data1(ram_mux_lram_data1),
    .lram_data2(ram_mux_lram_data2),
    .lram_data3(ram_mux_lram_data3),
    .phase(ram_mux_phase),
    .rst(rst)
  );
  sysarray sysarray (
    .\$signal (\sysarray_$signal ),
    .\$signal$1 (\sysarray_$signal$1 ),
    .\$signal$10 (\sysarray_$signal$10 ),
    .\$signal$11 (\sysarray_$signal$11 ),
    .\$signal$12 (\sysarray_$signal$12 ),
    .\$signal$13 (\sysarray_$signal$13 ),
    .\$signal$14 (\sysarray_$signal$14 ),
    .\$signal$15 (\sysarray_$signal$15 ),
    .\$signal$2 (\sysarray_$signal$2 ),
    .\$signal$3 (\sysarray_$signal$3 ),
    .\$signal$4 (\sysarray_$signal$4 ),
    .\$signal$5 (\sysarray_$signal$5 ),
    .\$signal$6 (\sysarray_$signal$6 ),
    .\$signal$7 (\sysarray_$signal$7 ),
    .\$signal$8 (\sysarray_$signal$8 ),
    .\$signal$9 (\sysarray_$signal$9 ),
    .clk(clk),
    .first(sysarray_first),
    .input_a0(sysarray_input_a0),
    .input_a1(sysarray_input_a1),
    .input_a2(sysarray_input_a2),
    .input_a3(sysarray_input_a3),
    .input_b0(sysarray_input_b0),
    .input_b1(sysarray_input_b1),
    .last(sysarray_last),
    .rst(rst)
  );
  assign \$21  = \$22 ;
  assign \$24  = \$27 ;
  assign \$41  = \$42 ;
  assign \$44  = \$45 ;
  assign \$47  = \$48 ;
  assign \$50  = \$51 ;
  assign \$53  = \$54 ;
  assign \$56  = \$57 ;
  assign \$59  = \$60 ;
  assign \$62  = \$63 ;
  assign \$65  = \$66 ;
  assign \$68  = \$69 ;
  assign \$71  = \$72 ;
  assign \$74  = \$75 ;
  assign \$77  = \$78 ;
  assign \$80  = \$81 ;
  assign \$83  = \$84 ;
  assign \$86  = \$87 ;
  assign \$89  = \$90 ;
  assign \$92  = \$93 ;
  assign \$95  = \$96 ;
  assign \$98  = \$99 ;
  assign \$101  = \$102 ;
  assign \$104  = \$105 ;
  assign \$107  = \$108 ;
  assign \$110  = \$111 ;
  assign \$113  = \$114 ;
  assign \$116  = \$117 ;
  assign \$119  = \$120 ;
  assign \$122  = \$123 ;
  assign \$125  = \$126 ;
  assign \$128  = \$129 ;
  assign \$131  = \$132 ;
  assign \$134  = \$135 ;
  assign param_mem_r_en = 1'h1;
  assign \output__ready$149  = output__ready;
  assign output__payload = owa_output__payload;
  assign output__valid = owa_output__valid;
  assign ppp_output__ready = owa_input__ready;
  assign owa_input__payload = ppp_output__payload;
  assign owa_input__valid = ppp_output__valid;
  assign owa_half_mode = \$147 ;
  assign ppp_activation_max = config__output_activation_max;
  assign ppp_activation_min = config__output_activation_min;
  assign ppp_offset = config__output_offset;
  assign param_reader_output_data__ready = ppp_params__ready;
  assign { ppp_params__payload__shift, ppp_params__payload__multiplier, ppp_params__payload__bias } = { param_reader_output_data__payload__shift, param_reader_output_data__payload__multiplier, param_reader_output_data__payload__bias };
  assign params__valid = param_reader_output_data__valid;
  assign stream_out__ready = ppp_input__ready;
  assign ppp_input__payload = acc_limiter_stream_out__payload;
  assign ppp_input__valid = acc_limiter_stream_out__valid;
  assign stop_input = acc_limiter_finished;
  assign param_reader_mem_data = param_mem_r_data;
  assign param_mem_r_addr = param_reader_mem_addr;
  assign param_reader_sizes__repeats = \$145 ;
  assign param_reader_sizes__depth = config__output_channel_depth;
  assign param_reader_reset = \$143 ;
  assign param_mem_w_data = param_writer_mem_data;
  assign param_mem_w_addr = param_writer_mem_addr;
  assign param_mem_w_en = param_writer_mem_we;
  assign param_writer_reset = reset;
  assign post_process_params__ready = param_writer_input_data__ready;
  assign { param_writer_input_data__payload__shift, param_writer_input_data__payload__multiplier, param_writer_input_data__payload__bias } = { post_process_params__payload__shift, post_process_params__payload__multiplier, post_process_params__payload__bias };
  assign param_writer_input_data__valid = post_process_params__valid;
  assign acc_limiter_start = start;
  assign acc_limiter_num_allowed = config__num_output_values;
  assign acc_reader_output__ready = acc_limiter_stream_in__ready;
  assign acc_limiter_stream_in__payload = acc_reader_output__payload;
  assign acc_limiter_stream_in__valid = acc_reader_output__valid;
  assign acc_reader_acc_new_7 = \sysarray_$signal$15 ;
  assign acc_reader_acc_7 = \sysarray_$signal$14 ;
  assign acc_reader_acc_new_6 = \sysarray_$signal$13 ;
  assign acc_reader_acc_6 = \sysarray_$signal$12 ;
  assign acc_reader_acc_new_5 = \sysarray_$signal$11 ;
  assign acc_reader_acc_5 = \sysarray_$signal$10 ;
  assign acc_reader_acc_new_4 = \sysarray_$signal$9 ;
  assign acc_reader_acc_4 = \sysarray_$signal$8 ;
  assign acc_reader_acc_new_3 = \sysarray_$signal$7 ;
  assign acc_reader_acc_3 = \sysarray_$signal$6 ;
  assign acc_reader_acc_new_2 = \sysarray_$signal$5 ;
  assign acc_reader_acc_2 = \sysarray_$signal$4 ;
  assign acc_reader_acc_new_1 = \sysarray_$signal$3 ;
  assign acc_reader_acc_1 = \sysarray_$signal$2 ;
  assign acc_reader_acc_new_0 = \sysarray_$signal$1 ;
  assign acc_reader_acc_0 = \sysarray_$signal ;
  assign acc_reader_half_mode = \$141 ;
  assign sysarray_last = \$139 ;
  assign sysarray_first = \$137 ;
  assign sysarray_input_b1 = filter_store_out_1;
  assign sysarray_input_b0 = filter_store_out_0;
  assign val_3_3 = \$135 [8:0];
  assign raw_3_3 = \$132 [31:24];
  assign val_3_2 = \$129 [8:0];
  assign raw_3_2 = \$126 [23:16];
  assign val_3_1 = \$123 [8:0];
  assign raw_3_1 = \$120 [15:8];
  assign sysarray_input_a3[35:27] = val_3_3;
  assign sysarray_input_a3[26:18] = val_3_2;
  assign sysarray_input_a3[17:9] = val_3_1;
  assign sysarray_input_a3[8:0] = val_3_0;
  assign val_3_0 = \$117 [8:0];
  assign raw_3_0 = \$114 [7:0];
  assign val_2_3 = \$111 [8:0];
  assign raw_2_3 = \$108 [31:24];
  assign val_2_2 = \$105 [8:0];
  assign raw_2_2 = \$102 [23:16];
  assign val_2_1 = \$99 [8:0];
  assign raw_2_1 = \$96 [15:8];
  assign sysarray_input_a2[35:27] = val_2_3;
  assign sysarray_input_a2[26:18] = val_2_2;
  assign sysarray_input_a2[17:9] = val_2_1;
  assign sysarray_input_a2[8:0] = val_2_0;
  assign val_2_0 = \$93 [8:0];
  assign raw_2_0 = \$90 [7:0];
  assign val_1_3 = \$87 [8:0];
  assign raw_1_3 = \$84 [31:24];
  assign val_1_2 = \$81 [8:0];
  assign raw_1_2 = \$78 [23:16];
  assign val_1_1 = \$75 [8:0];
  assign raw_1_1 = \$72 [15:8];
  assign sysarray_input_a1[35:27] = val_1_3;
  assign sysarray_input_a1[26:18] = val_1_2;
  assign sysarray_input_a1[17:9] = val_1_1;
  assign sysarray_input_a1[8:0] = val_1_0;
  assign val_1_0 = \$69 [8:0];
  assign raw_1_0 = \$66 [7:0];
  assign val_0_3 = \$63 [8:0];
  assign raw_0_3 = \$60 [31:24];
  assign val_0_2 = \$57 [8:0];
  assign raw_0_2 = \$54 [23:16];
  assign val_0_1 = \$51 [8:0];
  assign raw_0_1 = \$48 [15:8];
  assign sysarray_input_a0[35:27] = val_0_3;
  assign sysarray_input_a0[26:18] = val_0_2;
  assign sysarray_input_a0[17:9] = val_0_1;
  assign sysarray_input_a0[8:0] = val_0_0;
  assign val_0_0 = \$45 [8:0];
  assign raw_0_0 = \$42 [7:0];
  assign ram_mux_phase = \$39 ;
  assign ram_mux_addr_in3 = \$37 ;
  assign f1_rm_data3 = ram_mux_data_out3;
  assign f0_rm_data3 = ram_mux_data_out3;
  assign ram_mux_lram_data3 = lram_data3;
  assign lram_addr3 = ram_mux_lram_addr3;
  assign ram_mux_addr_in2 = \$35 ;
  assign f1_rm_data2 = ram_mux_data_out2;
  assign f0_rm_data2 = ram_mux_data_out2;
  assign ram_mux_lram_data2 = lram_data2;
  assign lram_addr2 = ram_mux_lram_addr2;
  assign ram_mux_addr_in1 = \$33 ;
  assign f1_rm_data1 = ram_mux_data_out1;
  assign f0_rm_data1 = ram_mux_data_out1;
  assign ram_mux_lram_data1 = lram_data1;
  assign lram_addr1 = ram_mux_lram_addr1;
  assign ram_mux_addr_in0 = \$31 ;
  assign f1_rm_data0 = ram_mux_data_out0;
  assign f0_rm_data0 = ram_mux_data_out0;
  assign ram_mux_lram_data0 = lram_data0;
  assign lram_addr0 = ram_mux_lram_addr0;
  assign f1_num_repeats = \$27 [6:0];
  assign f1_depth = \$22 [2:0];
  assign f1_pixel_advance_y = config__pixel_advance_y;
  assign f1_pixel_advance_x = config__pixel_advance_x;
  assign f1_num_pixels_x = config__num_pixels_x;
  assign f1_base_addr = config__input_base_addr;
  assign f1_start = start;
  assign f1_reset = \$19 ;
  assign f0_base_addr = config__input_base_addr;
  assign f0_start = start;
  assign f0_reset = \$17 ;
  assign filter_store_start = start;
  assign filter_store_size = config__num_filter_words;
  assign write_filter_input__ready = filter_store_write_input__ready;
  assign { filter_store_write_input__payload__data, filter_store_write_input__payload__addr, filter_store_write_input__payload__store } = { write_filter_input__payload__data, write_filter_input__payload__addr, write_filter_input__payload__store };
  assign filter_store_write_input__valid = write_filter_input__valid;
  assign \$22  = { 4'h0, config__input_channel_depth[9:4] };
  assign \$28  = 1'h0;
  assign \$27  = \$25 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f0" *)
(* generator = "nMigen" *)
module f0(clk, reset, start, base_addr, rm_data0, rm_addr0, rm_data1, rm_addr1, rm_data2, rm_addr2, rm_data3, rm_addr3, ram_mux_phase, data_out0, data_out1, data_out2, data_out3, first, last, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$246  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:282" *)
  input [17:0] base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  output [31:0] data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  output [31:0] data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  output [31:0] data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:286" *)
  output [31:0] data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:287" *)
  output first;
  reg first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:287" *)
  reg \first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:288" *)
  output last;
  reg last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:288" *)
  reg \last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:72" *)
  wire [17:0] pixel_ag_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:71" *)
  wire [17:0] pixel_ag_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:74" *)
  wire pixel_ag_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:73" *)
  wire pixel_ag_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:283" *)
  output [1:0] ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:194" *)
  wire [17:0] reader_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:198" *)
  wire [31:0] reader_data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:198" *)
  wire [31:0] reader_data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:195" *)
  wire [1:0] reader_ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  wire [13:0] reader_rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  wire [13:0] reader_rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  wire [13:0] reader_rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  wire [13:0] reader_rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  wire [31:0] reader_rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  wire [31:0] reader_rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:280" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  output [13:0] rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  output [13:0] rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  output [13:0] rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:284" *)
  output [13:0] rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  input [31:0] rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  input [31:0] rm_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  wire [31:0] \rm_data1$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  input [31:0] rm_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  wire [31:0] \rm_data2$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:285" *)
  input [31:0] rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:281" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:145" *)
  wire [17:0] value_ag_addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:143" *)
  wire value_ag_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:144" *)
  wire value_ag_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:140" *)
  wire value_ag_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:141" *)
  wire value_ag_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:142" *)
  wire [17:0] value_ag_start_addr;
  always @(posedge clk)
    last <= \last$next ;
  always @(posedge clk)
    first <= \first$next ;
  pixel_ag pixel_ag (
    .addr(pixel_ag_addr),
    .base_addr(pixel_ag_base_addr),
    .clk(clk),
    .next(pixel_ag_next),
    .rst(rst),
    .start(pixel_ag_start)
  );
  reader reader (
    .addr(reader_addr),
    .clk(clk),
    .data_out0(reader_data_out0),
    .data_out1(reader_data_out1),
    .ram_mux_phase(reader_ram_mux_phase),
    .rm_addr0(reader_rm_addr0),
    .rm_addr1(reader_rm_addr1),
    .rm_addr2(reader_rm_addr2),
    .rm_addr3(reader_rm_addr3),
    .rm_data0(reader_rm_data0),
    .rm_data3(reader_rm_data3),
    .rst(rst)
  );
  value_ag value_ag (
    .addr_out(value_ag_addr_out),
    .clk(clk),
    .first(value_ag_first),
    .last(value_ag_last),
    .reset(value_ag_reset),
    .rst(rst),
    .start(value_ag_start),
    .start_addr(value_ag_start_addr)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$246 ) begin end
    \first$next  = value_ag_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$246 ) begin end
    \last$next  = value_ag_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last$next  = 1'h0;
    endcase
  end
  assign data_out3 = 32'd0;
  assign data_out2 = 32'd0;
  assign data_out1 = reader_data_out1;
  assign data_out0 = reader_data_out0;
  assign reader_rm_data3 = rm_data3;
  assign rm_addr3 = reader_rm_addr3;
  assign \rm_data2$2  = rm_data2;
  assign rm_addr2 = reader_rm_addr2;
  assign \rm_data1$1  = rm_data1;
  assign rm_addr1 = reader_rm_addr1;
  assign reader_rm_data0 = rm_data0;
  assign rm_addr0 = reader_rm_addr0;
  assign ram_mux_phase = reader_ram_mux_phase;
  assign reader_addr = value_ag_addr_out;
  assign pixel_ag_next = value_ag_last;
  assign value_ag_start_addr = pixel_ag_addr;
  assign value_ag_start = start;
  assign value_ag_reset = reset;
  assign pixel_ag_start = start;
  assign pixel_ag_base_addr = base_addr;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1" *)
(* generator = "nMigen" *)
module f1(clk, reset, start, base_addr, num_pixels_x, pixel_advance_x, pixel_advance_y, depth, num_repeats, rm_data0, rm_addr0, rm_data1, rm_addr1, rm_data2, rm_addr2, rm_data3, rm_addr3, ram_mux_phase, data_out0, data_out1, data_out2
, data_out3, first, last, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$247  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:368" *)
  wire [17:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  wire [9:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:389" *)
  wire [10:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:389" *)
  wire [9:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:389" *)
  wire [10:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:401" *)
  wire [9:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:401" *)
  wire [9:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:368" *)
  wire [17:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:401" *)
  wire [9:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:400" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  wire [9:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *)
  wire \$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *)
  wire \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *)
  wire \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *)
  wire \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *)
  wire \$49 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:415" *)
  wire \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:415" *)
  wire \$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:416" *)
  wire \$55 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:416" *)
  wire \$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  wire [9:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  wire [9:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:346" *)
  input [17:0] base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:390" *)
  reg [8:0] cycle_counter = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:390" *)
  reg [8:0] \cycle_counter$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  output [31:0] data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  output [31:0] data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  output [31:0] data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:355" *)
  output [31:0] data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:350" *)
  input [2:0] depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:356" *)
  output first;
  reg first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:356" *)
  reg \first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:357" *)
  output last;
  reg last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:357" *)
  reg \last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:388" *)
  wire [8:0] max_cycle_counter;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:347" *)
  input [8:0] num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:351" *)
  input [6:0] num_repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:348" *)
  input [3:0] pixel_advance_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *)
  input [7:0] pixel_advance_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:118" *)
  wire [13:0] pixel_ag_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:114" *)
  wire [13:0] pixel_ag_base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:120" *)
  wire pixel_ag_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:116" *)
  wire [3:0] pixel_ag_num_blocks_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:117" *)
  wire [7:0] pixel_ag_num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:115" *)
  wire [8:0] pixel_ag_num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:119" *)
  wire pixel_ag_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:352" *)
  output [1:0] ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:185" *)
  wire [13:0] repeater_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:188" *)
  wire [13:0] repeater_gen_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:187" *)
  wire repeater_gen_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:184" *)
  wire repeater_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:183" *)
  wire [6:0] repeater_repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:186" *)
  wire repeater_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:344" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  output [13:0] rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  output [13:0] rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  output [13:0] rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:353" *)
  output [13:0] rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  input [31:0] rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  input [31:0] rm_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  input [31:0] rm_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:354" *)
  input [31:0] rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:393" *)
  reg running = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:393" *)
  reg \running$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:345" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:407" *)
  wire start_gen;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:407" *)
  wire \start_gen$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:407" *)
  wire \start_gen$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:407" *)
  wire \start_gen$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  wire [13:0] value_ag0_addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  wire [2:0] value_ag0_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  wire [9:0] value_ag0_num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  wire value_ag0_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  wire [13:0] value_ag0_start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  wire [13:0] value_ag1_addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  wire [2:0] value_ag1_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  wire [9:0] value_ag1_num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  wire value_ag1_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  wire [13:0] value_ag1_start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  wire [13:0] value_ag2_addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  wire [2:0] value_ag2_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  wire [9:0] value_ag2_num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  wire value_ag2_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  wire [13:0] value_ag2_start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  wire [13:0] value_ag3_addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  wire [2:0] value_ag3_depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  wire [9:0] value_ag3_num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  wire value_ag3_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  wire [13:0] value_ag3_start_addr;
  assign \$10  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *) pixel_advance_y;
  assign \$15  = \$13  - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:389" *) 1'h1;
  assign \$18  = cycle_counter + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:401" *) 1'h1;
  assign \$21  = cycle_counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:400" *) max_cycle_counter;
  assign \$20  = \$21  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:401" *) 10'h000 : \$18 ;
  assign \$24  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) cycle_counter;
  assign \$26  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) \$24 ;
  assign \$29  = cycle_counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) 1'h1;
  assign \$31  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) \$29 ;
  assign \$34  = cycle_counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) 2'h2;
  assign \$36  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) \$34 ;
  assign \$39  = cycle_counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) 2'h3;
  assign \$41  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:408" *) \$39 ;
  assign \$45  = \$43  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *) \start_gen$28 ;
  assign \$47  = \$45  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *) \start_gen$33 ;
  assign \$4  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *) pixel_advance_y;
  assign \$49  = \$47  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:410" *) \start_gen$38 ;
  assign \$51  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:415" *) cycle_counter;
  assign \$53  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:415" *) \$51 ;
  assign \$55  = cycle_counter == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:416" *) max_cycle_counter;
  assign \$57  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:416" *) \$55 ;
  assign \$6  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *) pixel_advance_y;
  assign \$8  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:349" *) pixel_advance_y;
  always @(posedge clk)
    last <= \last$next ;
  always @(posedge clk)
    first <= \first$next ;
  always @(posedge clk)
    cycle_counter <= \cycle_counter$next ;
  always @(posedge clk)
    running <= \running$next ;
  \pixel_ag$1  pixel_ag (
    .addr(pixel_ag_addr),
    .base_addr(pixel_ag_base_addr),
    .clk(clk),
    .next(pixel_ag_next),
    .num_blocks_x(pixel_ag_num_blocks_x),
    .num_blocks_y(pixel_ag_num_blocks_y),
    .num_pixels_x(pixel_ag_num_pixels_x),
    .rst(rst),
    .start(pixel_ag_start)
  );
  repeater repeater (
    .addr(repeater_addr),
    .clk(clk),
    .gen_addr(repeater_gen_addr),
    .gen_next(repeater_gen_next),
    .next(repeater_next),
    .repeats(repeater_repeats),
    .rst(rst),
    .start(repeater_start)
  );
  value_ag0 value_ag0 (
    .addr_out(value_ag0_addr_out),
    .clk(clk),
    .depth(value_ag0_depth),
    .num_blocks_y(value_ag0_num_blocks_y),
    .rst(rst),
    .start(value_ag0_start),
    .start_addr(value_ag0_start_addr)
  );
  value_ag1 value_ag1 (
    .addr_out(value_ag1_addr_out),
    .clk(clk),
    .depth(value_ag1_depth),
    .num_blocks_y(value_ag1_num_blocks_y),
    .rst(rst),
    .start(value_ag1_start),
    .start_addr(value_ag1_start_addr)
  );
  value_ag2 value_ag2 (
    .addr_out(value_ag2_addr_out),
    .clk(clk),
    .depth(value_ag2_depth),
    .num_blocks_y(value_ag2_num_blocks_y),
    .rst(rst),
    .start(value_ag2_start),
    .start_addr(value_ag2_start_addr)
  );
  value_ag3 value_ag3 (
    .addr_out(value_ag3_addr_out),
    .clk(clk),
    .depth(value_ag3_depth),
    .num_blocks_y(value_ag3_num_blocks_y),
    .rst(rst),
    .start(value_ag3_start),
    .start_addr(value_ag3_start_addr)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$247 ) begin end
    \running$next  = running;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:394" *)
    casez ({ running, start, reset })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:394" */
      3'b??1:
          \running$next  = 1'h0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:396" */
      3'b?1?:
          \running$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \running$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$247 ) begin end
    \cycle_counter$next  = cycle_counter;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:394" *)
    casez ({ running, start, reset })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:394" */
      3'b??1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:396" */
      3'b?1?:
          \cycle_counter$next  = 9'h000;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:399" */
      3'b1??:
          \cycle_counter$next  = \$20 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \cycle_counter$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$247 ) begin end
    \first$next  = \$53 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$247 ) begin end
    \last$next  = \$57 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last$next  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$12  = \$15 ;
  assign \$17  = \$20 ;
  assign data_out3 = rm_data3;
  assign rm_addr3 = value_ag3_addr_out;
  assign data_out2 = rm_data2;
  assign rm_addr2 = value_ag2_addr_out;
  assign data_out1 = rm_data1;
  assign rm_addr1 = value_ag1_addr_out;
  assign data_out0 = rm_data0;
  assign rm_addr0 = value_ag0_addr_out;
  assign ram_mux_phase = cycle_counter[1:0];
  assign repeater_next = \$49 ;
  assign value_ag3_start = \start_gen$38 ;
  assign \start_gen$38  = \$41 ;
  assign value_ag2_start = \start_gen$33 ;
  assign \start_gen$33  = \$36 ;
  assign value_ag1_start = \start_gen$28 ;
  assign \start_gen$28  = \$31 ;
  assign value_ag0_start = start_gen;
  assign start_gen = \$26 ;
  assign max_cycle_counter = \$15 [8:0];
  assign value_ag3_num_blocks_y = \$10 ;
  assign value_ag3_depth = depth;
  assign value_ag3_start_addr = repeater_addr;
  assign value_ag2_num_blocks_y = \$8 ;
  assign value_ag2_depth = depth;
  assign value_ag2_start_addr = repeater_addr;
  assign value_ag1_num_blocks_y = \$6 ;
  assign value_ag1_depth = depth;
  assign value_ag1_start_addr = repeater_addr;
  assign value_ag0_num_blocks_y = \$4 ;
  assign value_ag0_depth = depth;
  assign value_ag0_start_addr = repeater_addr;
  assign repeater_start = start;
  assign pixel_ag_start = start;
  assign repeater_gen_addr = pixel_ag_addr;
  assign pixel_ag_next = repeater_gen_next;
  assign repeater_repeats = num_repeats;
  assign pixel_ag_num_blocks_y = pixel_advance_y;
  assign pixel_ag_num_blocks_x = pixel_advance_x;
  assign pixel_ag_num_pixels_x = num_pixels_x;
  assign pixel_ag_base_addr = \$2 [13:0];
  assign \$2  = { 4'h0, base_addr[17:4] };
  assign \$13  = { 1'h0, depth, 6'h00 };
  assign \$43  = \$26 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback3" *)
(* generator = "nMigen" *)
module fallback3(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback4" *)
(* generator = "nMigen" *)
module fallback4(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback5" *)
(* generator = "nMigen" *)
module fallback5(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback6" *)
(* generator = "nMigen" *)
module fallback6(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.fifo" *)
(* generator = "nMigen" *)
module fifo(clk, reset, output__valid, output__ready, input__payload__bias, input__payload__multiplier, input__payload__shift, input__valid, input__ready, output__payload__bias, output__payload__multiplier, output__payload__shift, rst);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input [15:0] input__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input [31:0] input__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input [3:0] input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output [15:0] output__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output [31:0] output__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output [3:0] output__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:53" *)
  wire [1:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:374" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [51:0] wrapped_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire wrapped_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [1:0] wrapped_r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire wrapped_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [51:0] wrapped_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire wrapped_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire wrapped_w_rdy;
  wrapped wrapped (
    .clk(clk),
    .r_data(wrapped_r_data),
    .r_en(wrapped_r_en),
    .r_level(wrapped_r_level),
    .r_rdy(wrapped_r_rdy),
    .reset(reset),
    .rst(rst),
    .w_data(wrapped_w_data),
    .w_en(wrapped_w_en),
    .w_rdy(wrapped_w_rdy)
  );
  assign r_level = wrapped_r_level;
  assign wrapped_r_en = output__ready;
  assign { output__payload__shift, output__payload__multiplier, output__payload__bias } = wrapped_r_data;
  assign output__valid = wrapped_r_rdy;
  assign input__ready = wrapped_w_rdy;
  assign wrapped_w_data = { input__payload__shift, input__payload__multiplier, input__payload__bias };
  assign wrapped_w_en = input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.fifo" *)
(* generator = "nMigen" *)
module \fifo$2 (input__valid, input__payload, input__ready, output__valid, output__payload, output__ready, rst, clk, r_level);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output [31:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:53" *)
  output [10:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [31:0] wrapped_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire wrapped_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [10:0] wrapped_r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire wrapped_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [31:0] wrapped_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire wrapped_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire wrapped_w_rdy;
  \wrapped$3  wrapped (
    .clk(clk),
    .r_data(wrapped_r_data),
    .r_en(wrapped_r_en),
    .r_level(wrapped_r_level),
    .r_rdy(wrapped_r_rdy),
    .rst(rst),
    .w_data(wrapped_w_data),
    .w_en(wrapped_w_en),
    .w_rdy(wrapped_w_rdy)
  );
  assign r_level = wrapped_r_level;
  assign wrapped_r_en = output__ready;
  assign output__payload = wrapped_r_data;
  assign output__valid = wrapped_r_rdy;
  assign input__ready = wrapped_w_rdy;
  assign wrapped_w_data = input__payload;
  assign wrapped_w_en = input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.filter_store" *)
(* generator = "nMigen" *)
module filter_store(clk, write_input__valid, write_input__payload__store, write_input__payload__addr, write_input__payload__data, write_input__ready, size, start, out_0, out_1, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$248  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:70" *)
  wire [9:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *)
  wire \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:94" *)
  wire [9:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:70" *)
  wire [9:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:96" *)
  wire [11:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:93" *)
  wire [11:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:96" *)
  wire [11:0] \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:96" *)
  wire [11:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:95" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:70" *)
  wire [9:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:69" *)
  wire [10:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:69" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:93" *)
  wire [9:0] addr_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:76" *)
  wire [8:0] mem0_read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:77" *)
  wire [31:0] mem0_read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:73" *)
  wire [8:0] mem0_write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:74" *)
  wire [31:0] mem0_write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:75" *)
  wire mem0_write_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:76" *)
  wire [8:0] mem1_read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:77" *)
  wire [31:0] mem1_read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:73" *)
  wire [8:0] mem1_write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:74" *)
  wire [31:0] mem1_write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:75" *)
  wire mem1_write_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:60" *)
  output [31:0] out_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:60" *)
  output [31:0] out_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:66" *)
  reg [8:0] read_index = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:66" *)
  reg [8:0] \read_index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:67" *)
  reg running = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:67" *)
  reg \running$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:58" *)
  input [9:0] size;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:61" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  input [8:0] write_input__payload__addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  input [31:0] write_input__payload__data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  input write_input__payload__store;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  output write_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:57" *)
  input write_input__valid;
  assign \$10  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *) write_input__payload__store;
  assign \$12  = write_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *) \$10 ;
  assign \$16  = write_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:82" *) \$14 ;
  assign \$18  = read_index - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:94" *) 1'h1;
  assign \$21  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:93" *) $signed(addr_1);
  assign \$23  = $signed(addr_1) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:96" *) $signed(size);
  assign \$26  = $signed(addr_1) >= (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:95" *) $signed(10'h000);
  assign \$25  = \$26  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:96" *) \$21  : \$23 ;
  assign \$2  = read_index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:70" *) 1'h1;
  assign \$5  = size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:69" *) 1'h1;
  assign \$7  = read_index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:69" *) \$5 ;
  assign \$4  = \$7  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:70" *) 10'h000 : \$2 ;
  always @(posedge clk)
    running <= \running$next ;
  always @(posedge clk)
    read_index <= \read_index$next ;
  mem0 mem0 (
    .clk(clk),
    .read_addr(mem0_read_addr),
    .read_data(mem0_read_data),
    .write_addr(mem0_write_addr),
    .write_data(mem0_write_data),
    .write_enable(mem0_write_enable)
  );
  mem1 mem1 (
    .clk(clk),
    .read_addr(mem1_read_addr),
    .read_data(mem1_read_data),
    .write_addr(mem1_write_addr),
    .write_data(mem1_write_data),
    .write_enable(mem1_write_enable)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$248 ) begin end
    \read_index$next  = read_index;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:68" *)
    casez (running)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:68" */
      1'h1:
          \read_index$next  = \$4 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:71" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:71" */
      1'h1:
          \read_index$next  = 9'h000;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_index$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$248 ) begin end
    \running$next  = running;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:71" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/filter.py:71" */
      1'h1:
          \running$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \running$next  = 1'h0;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$20  = \$25 ;
  assign write_input__ready = 1'h1;
  assign out_1 = mem1_read_data;
  assign mem1_read_addr = \$25 [8:0];
  assign addr_1 = \$18 ;
  assign mem1_write_data = write_input__payload__data;
  assign mem1_write_addr = write_input__payload__addr;
  assign mem1_write_enable = \$16 ;
  assign out_0 = mem0_read_data;
  assign mem0_read_addr = read_index;
  assign mem0_write_data = write_input__payload__data;
  assign mem0_write_addr = write_input__payload__addr;
  assign mem0_write_enable = \$12 ;
  assign \$14  = write_input__payload__store;
endmodule

(* \nmigen.hierarchy  = "Cfu.get" *)
(* generator = "nMigen" *)
module get(output_words__valid, output_words__payload, output_words__ready, reg_verify_value, \output , done, start, in0, in1, funct7, rst, clk, reg_fifo_items_value);
  reg \$auto$verilog_backend.cc:2083:dump_module$249  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
  wire \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *)
  wire \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *)
  wire \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
  wire \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *)
  wire \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
  reg fsm_state = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
  reg \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  input [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  reg [31:0] \output  = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  reg [31:0] \output$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  input [31:0] output_words__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  output output_words__ready;
  reg output_words__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:64" *)
  input output_words__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:62" *)
  input [31:0] reg_fifo_items_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:63" *)
  input [31:0] reg_verify_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  assign \$9  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  assign \$11  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *) funct7;
  assign \$13  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *) 5'h15;
  assign \$15  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *) 5'h14;
  assign \$17  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  assign \$1  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *) funct7;
  assign \$19  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  assign \$21  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *) funct7;
  assign \$23  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *) 5'h15;
  assign \$25  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *) 5'h14;
  assign \$27  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *) funct7;
  assign \$29  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *) 5'h15;
  assign \$31  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *) 5'h14;
  assign \$33  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  assign \$35  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  assign \$3  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" *) 5'h15;
  assign \$5  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" *) 5'h14;
  assign \$7  = output_words__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output_words__ready;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    \output  <= \output$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$249 ) begin end
    \done$next  = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:79" */
      1'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
                casez ({ \$5 , \$3 , \$1  })
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" */
                  3'b??1:
                      \done$next  = 1'h1;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" */
                  3'b?1?:
                      \done$next  = 1'h1;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" */
                  3'b1??:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
                      casez (\$7 )
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
                        1'h1:
                            \done$next  = 1'h1;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_OUTPUT/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:89" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
          casez (\$9 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
            1'h1:
                \done$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$249 ) begin end
    \output$next  = \output ;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:79" */
      1'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
                casez ({ \$15 , \$13 , \$11  })
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" */
                  3'b??1:
                      \output$next  = reg_verify_value;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" */
                  3'b?1?:
                      \output$next  = reg_fifo_items_value;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" */
                  3'b1??:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
                      casez (\$17 )
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
                        1'h1:
                            \output$next  = output_words__payload;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_OUTPUT/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:89" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
          casez (\$19 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
            1'h1:
                \output$next  = output_words__payload;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$249 ) begin end
    output_words__ready = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:79" */
      1'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
                casez ({ \$25 , \$23 , \$21  })
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" */
                  3'b??1:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" */
                  3'b1??:
                      output_words__ready = 1'h1;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_OUTPUT/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:89" */
      1'h1:
          output_words__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$249 ) begin end
    \fsm_state$next  = fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:78" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:79" */
      1'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:80" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" *)
                casez ({ \$31 , \$29 , \$27  })
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:81" */
                  3'b??1:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:84" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:87" */
                  3'b1??:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
                      casez (\$33 )
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
                        1'h1:
                            \fsm_state$next  = 1'h0;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:75" */
                        default:
                            \fsm_state$next  = 1'h1;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_OUTPUT/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:89" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" *)
          casez (\$35 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:71" */
            1'h1:
                \fsm_state$next  = 1'h0;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:75" */
            default:
                \fsm_state$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 1'h0;
    endcase
  end
  assign in1s = in1;
  assign in0s = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_0_0" *)
(* generator = "nMigen" *)
module macc_0_0(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_a, output_first, output_last, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$250  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  output [35:0] output_a;
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  output output_first;
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  output output_last;
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$250 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_0_1" *)
(* generator = "nMigen" *)
module macc_0_1(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$251  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$251 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_1_0" *)
(* generator = "nMigen" *)
module macc_1_0(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_a, output_first, output_last, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$252  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  output [35:0] output_a;
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  output output_first;
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  output output_last;
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$252 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_1_1" *)
(* generator = "nMigen" *)
module macc_1_1(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$253  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$253 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_2_0" *)
(* generator = "nMigen" *)
module macc_2_0(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_a, output_first, output_last, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$254  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  output [35:0] output_a;
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  output output_first;
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  output output_last;
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$254 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_2_1" *)
(* generator = "nMigen" *)
module macc_2_1(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_b, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$255  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  output [31:0] output_b;
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$255 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_3_0" *)
(* generator = "nMigen" *)
module macc_3_0(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, output_a, output_first, output_last, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$256  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  output [35:0] output_a;
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  output output_first;
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  output output_last;
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$256 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray.macc_3_1" *)
(* generator = "nMigen" *)
module macc_3_1(clk, input_a, input_b, input_first, input_last, output_accumulator, output_accumulator_new, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$257  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *)
  wire [16:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:137" *)
  wire [8:0] a_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] ab = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$6$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9  = 17'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$9$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:143" *)
  reg [16:0] \ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:151" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:138" *)
  wire [7:0] b_3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  input [35:0] input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  input [31:0] input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  input input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_first_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_first_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  input input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d1 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg input_last_d2 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/utils.py:28" *)
  reg \input_last_d2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] output_a = 36'h000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  reg [35:0] \output_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  output [31:0] output_accumulator;
  reg [31:0] output_accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  reg [31:0] \output_accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  output output_accumulator_new;
  reg output_accumulator_new = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  reg \output_accumulator_new$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] output_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  reg [31:0] \output_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg output_first = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  reg \output_first$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg output_last = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  reg \output_last$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:148" *)
  wire [18:0] product_sum;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = $signed(a_3) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_3);
  assign \$12  = $signed(ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$3 );
  assign \$14  = $signed(\ab$6 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\ab$9 );
  assign \$16  = $signed(\$12 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$14 );
  assign \$1  = $signed(a_0) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_0);
  assign \$19  = input_first_d1 ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:152" *) 32'd0 : accumulator;
  assign \$21  = $signed(\$19 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:153" *) $signed(product_sum);
  assign \$4  = $signed(a_1) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_1);
  assign \$7  = $signed(a_2) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:144" *) $signed(b_2);
  always @(posedge clk)
    output_accumulator_new <= \output_accumulator_new$next ;
  always @(posedge clk)
    output_accumulator <= \output_accumulator$next ;
  always @(posedge clk)
    input_last_d2 <= \input_last_d2$next ;
  always @(posedge clk)
    input_last_d1 <= \input_last_d1$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    input_first_d1 <= \input_first_d1$next ;
  always @(posedge clk)
    \ab$9  <= \ab$9$next ;
  always @(posedge clk)
    \ab$6  <= \ab$6$next ;
  always @(posedge clk)
    \ab$3  <= \ab$3$next ;
  always @(posedge clk)
    ab <= \ab$next ;
  always @(posedge clk)
    output_last <= \output_last$next ;
  always @(posedge clk)
    output_first <= \output_first$next ;
  always @(posedge clk)
    output_b <= \output_b$next ;
  always @(posedge clk)
    output_a <= \output_a$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \output_a$next  = input_a;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_a$next  = 36'h000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \output_b$next  = input_b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \ab$6$next  = \$7 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$6$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \ab$9$next  = \$10 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$9$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \input_first_d1$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_first_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \accumulator$next  = \$21 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \input_last_d1$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \output_first$next  = input_first;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_first$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \input_last_d2$next  = input_last_d1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \input_last_d2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \output_accumulator$next  = output_accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" *)
    casez (input_last_d2)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:157" */
      1'h1:
          \output_accumulator_new$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:160" */
      default:
          \output_accumulator_new$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_accumulator_new$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \output_last$next  = input_last;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output_last$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \ab$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$next  = 17'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$257 ) begin end
    \ab$3$next  = \$4 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ab$3$next  = 17'h00000;
    endcase
  end
  assign \$18  = \$21 ;
  assign product_sum = \$16 ;
  assign b_3 = input_b[31:24];
  assign a_3 = input_a[35:27];
  assign b_2 = input_b[23:16];
  assign a_2 = input_a[26:18];
  assign b_1 = input_b[15:8];
  assign a_1 = input_a[17:9];
  assign b_0 = input_b[7:0];
  assign a_0 = input_a[8:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.core.filter_store.mem0" *)
(* generator = "nMigen" *)
module mem0(write_enable, write_addr, write_data, read_addr, read_data, clk);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:86" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire [8:0] memory_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire [31:0] memory_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire memory_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire [8:0] memory_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire [31:0] memory_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire memory_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:76" *)
  input [8:0] read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:77" *)
  output [31:0] read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:73" *)
  input [8:0] write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:74" *)
  input [31:0] write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:75" *)
  input write_enable;
  reg [31:0] memory [511:0];
  initial begin
    memory[0] = 32'd0;
    memory[1] = 32'd0;
    memory[2] = 32'd0;
    memory[3] = 32'd0;
    memory[4] = 32'd0;
    memory[5] = 32'd0;
    memory[6] = 32'd0;
    memory[7] = 32'd0;
    memory[8] = 32'd0;
    memory[9] = 32'd0;
    memory[10] = 32'd0;
    memory[11] = 32'd0;
    memory[12] = 32'd0;
    memory[13] = 32'd0;
    memory[14] = 32'd0;
    memory[15] = 32'd0;
    memory[16] = 32'd0;
    memory[17] = 32'd0;
    memory[18] = 32'd0;
    memory[19] = 32'd0;
    memory[20] = 32'd0;
    memory[21] = 32'd0;
    memory[22] = 32'd0;
    memory[23] = 32'd0;
    memory[24] = 32'd0;
    memory[25] = 32'd0;
    memory[26] = 32'd0;
    memory[27] = 32'd0;
    memory[28] = 32'd0;
    memory[29] = 32'd0;
    memory[30] = 32'd0;
    memory[31] = 32'd0;
    memory[32] = 32'd0;
    memory[33] = 32'd0;
    memory[34] = 32'd0;
    memory[35] = 32'd0;
    memory[36] = 32'd0;
    memory[37] = 32'd0;
    memory[38] = 32'd0;
    memory[39] = 32'd0;
    memory[40] = 32'd0;
    memory[41] = 32'd0;
    memory[42] = 32'd0;
    memory[43] = 32'd0;
    memory[44] = 32'd0;
    memory[45] = 32'd0;
    memory[46] = 32'd0;
    memory[47] = 32'd0;
    memory[48] = 32'd0;
    memory[49] = 32'd0;
    memory[50] = 32'd0;
    memory[51] = 32'd0;
    memory[52] = 32'd0;
    memory[53] = 32'd0;
    memory[54] = 32'd0;
    memory[55] = 32'd0;
    memory[56] = 32'd0;
    memory[57] = 32'd0;
    memory[58] = 32'd0;
    memory[59] = 32'd0;
    memory[60] = 32'd0;
    memory[61] = 32'd0;
    memory[62] = 32'd0;
    memory[63] = 32'd0;
    memory[64] = 32'd0;
    memory[65] = 32'd0;
    memory[66] = 32'd0;
    memory[67] = 32'd0;
    memory[68] = 32'd0;
    memory[69] = 32'd0;
    memory[70] = 32'd0;
    memory[71] = 32'd0;
    memory[72] = 32'd0;
    memory[73] = 32'd0;
    memory[74] = 32'd0;
    memory[75] = 32'd0;
    memory[76] = 32'd0;
    memory[77] = 32'd0;
    memory[78] = 32'd0;
    memory[79] = 32'd0;
    memory[80] = 32'd0;
    memory[81] = 32'd0;
    memory[82] = 32'd0;
    memory[83] = 32'd0;
    memory[84] = 32'd0;
    memory[85] = 32'd0;
    memory[86] = 32'd0;
    memory[87] = 32'd0;
    memory[88] = 32'd0;
    memory[89] = 32'd0;
    memory[90] = 32'd0;
    memory[91] = 32'd0;
    memory[92] = 32'd0;
    memory[93] = 32'd0;
    memory[94] = 32'd0;
    memory[95] = 32'd0;
    memory[96] = 32'd0;
    memory[97] = 32'd0;
    memory[98] = 32'd0;
    memory[99] = 32'd0;
    memory[100] = 32'd0;
    memory[101] = 32'd0;
    memory[102] = 32'd0;
    memory[103] = 32'd0;
    memory[104] = 32'd0;
    memory[105] = 32'd0;
    memory[106] = 32'd0;
    memory[107] = 32'd0;
    memory[108] = 32'd0;
    memory[109] = 32'd0;
    memory[110] = 32'd0;
    memory[111] = 32'd0;
    memory[112] = 32'd0;
    memory[113] = 32'd0;
    memory[114] = 32'd0;
    memory[115] = 32'd0;
    memory[116] = 32'd0;
    memory[117] = 32'd0;
    memory[118] = 32'd0;
    memory[119] = 32'd0;
    memory[120] = 32'd0;
    memory[121] = 32'd0;
    memory[122] = 32'd0;
    memory[123] = 32'd0;
    memory[124] = 32'd0;
    memory[125] = 32'd0;
    memory[126] = 32'd0;
    memory[127] = 32'd0;
    memory[128] = 32'd0;
    memory[129] = 32'd0;
    memory[130] = 32'd0;
    memory[131] = 32'd0;
    memory[132] = 32'd0;
    memory[133] = 32'd0;
    memory[134] = 32'd0;
    memory[135] = 32'd0;
    memory[136] = 32'd0;
    memory[137] = 32'd0;
    memory[138] = 32'd0;
    memory[139] = 32'd0;
    memory[140] = 32'd0;
    memory[141] = 32'd0;
    memory[142] = 32'd0;
    memory[143] = 32'd0;
    memory[144] = 32'd0;
    memory[145] = 32'd0;
    memory[146] = 32'd0;
    memory[147] = 32'd0;
    memory[148] = 32'd0;
    memory[149] = 32'd0;
    memory[150] = 32'd0;
    memory[151] = 32'd0;
    memory[152] = 32'd0;
    memory[153] = 32'd0;
    memory[154] = 32'd0;
    memory[155] = 32'd0;
    memory[156] = 32'd0;
    memory[157] = 32'd0;
    memory[158] = 32'd0;
    memory[159] = 32'd0;
    memory[160] = 32'd0;
    memory[161] = 32'd0;
    memory[162] = 32'd0;
    memory[163] = 32'd0;
    memory[164] = 32'd0;
    memory[165] = 32'd0;
    memory[166] = 32'd0;
    memory[167] = 32'd0;
    memory[168] = 32'd0;
    memory[169] = 32'd0;
    memory[170] = 32'd0;
    memory[171] = 32'd0;
    memory[172] = 32'd0;
    memory[173] = 32'd0;
    memory[174] = 32'd0;
    memory[175] = 32'd0;
    memory[176] = 32'd0;
    memory[177] = 32'd0;
    memory[178] = 32'd0;
    memory[179] = 32'd0;
    memory[180] = 32'd0;
    memory[181] = 32'd0;
    memory[182] = 32'd0;
    memory[183] = 32'd0;
    memory[184] = 32'd0;
    memory[185] = 32'd0;
    memory[186] = 32'd0;
    memory[187] = 32'd0;
    memory[188] = 32'd0;
    memory[189] = 32'd0;
    memory[190] = 32'd0;
    memory[191] = 32'd0;
    memory[192] = 32'd0;
    memory[193] = 32'd0;
    memory[194] = 32'd0;
    memory[195] = 32'd0;
    memory[196] = 32'd0;
    memory[197] = 32'd0;
    memory[198] = 32'd0;
    memory[199] = 32'd0;
    memory[200] = 32'd0;
    memory[201] = 32'd0;
    memory[202] = 32'd0;
    memory[203] = 32'd0;
    memory[204] = 32'd0;
    memory[205] = 32'd0;
    memory[206] = 32'd0;
    memory[207] = 32'd0;
    memory[208] = 32'd0;
    memory[209] = 32'd0;
    memory[210] = 32'd0;
    memory[211] = 32'd0;
    memory[212] = 32'd0;
    memory[213] = 32'd0;
    memory[214] = 32'd0;
    memory[215] = 32'd0;
    memory[216] = 32'd0;
    memory[217] = 32'd0;
    memory[218] = 32'd0;
    memory[219] = 32'd0;
    memory[220] = 32'd0;
    memory[221] = 32'd0;
    memory[222] = 32'd0;
    memory[223] = 32'd0;
    memory[224] = 32'd0;
    memory[225] = 32'd0;
    memory[226] = 32'd0;
    memory[227] = 32'd0;
    memory[228] = 32'd0;
    memory[229] = 32'd0;
    memory[230] = 32'd0;
    memory[231] = 32'd0;
    memory[232] = 32'd0;
    memory[233] = 32'd0;
    memory[234] = 32'd0;
    memory[235] = 32'd0;
    memory[236] = 32'd0;
    memory[237] = 32'd0;
    memory[238] = 32'd0;
    memory[239] = 32'd0;
    memory[240] = 32'd0;
    memory[241] = 32'd0;
    memory[242] = 32'd0;
    memory[243] = 32'd0;
    memory[244] = 32'd0;
    memory[245] = 32'd0;
    memory[246] = 32'd0;
    memory[247] = 32'd0;
    memory[248] = 32'd0;
    memory[249] = 32'd0;
    memory[250] = 32'd0;
    memory[251] = 32'd0;
    memory[252] = 32'd0;
    memory[253] = 32'd0;
    memory[254] = 32'd0;
    memory[255] = 32'd0;
    memory[256] = 32'd0;
    memory[257] = 32'd0;
    memory[258] = 32'd0;
    memory[259] = 32'd0;
    memory[260] = 32'd0;
    memory[261] = 32'd0;
    memory[262] = 32'd0;
    memory[263] = 32'd0;
    memory[264] = 32'd0;
    memory[265] = 32'd0;
    memory[266] = 32'd0;
    memory[267] = 32'd0;
    memory[268] = 32'd0;
    memory[269] = 32'd0;
    memory[270] = 32'd0;
    memory[271] = 32'd0;
    memory[272] = 32'd0;
    memory[273] = 32'd0;
    memory[274] = 32'd0;
    memory[275] = 32'd0;
    memory[276] = 32'd0;
    memory[277] = 32'd0;
    memory[278] = 32'd0;
    memory[279] = 32'd0;
    memory[280] = 32'd0;
    memory[281] = 32'd0;
    memory[282] = 32'd0;
    memory[283] = 32'd0;
    memory[284] = 32'd0;
    memory[285] = 32'd0;
    memory[286] = 32'd0;
    memory[287] = 32'd0;
    memory[288] = 32'd0;
    memory[289] = 32'd0;
    memory[290] = 32'd0;
    memory[291] = 32'd0;
    memory[292] = 32'd0;
    memory[293] = 32'd0;
    memory[294] = 32'd0;
    memory[295] = 32'd0;
    memory[296] = 32'd0;
    memory[297] = 32'd0;
    memory[298] = 32'd0;
    memory[299] = 32'd0;
    memory[300] = 32'd0;
    memory[301] = 32'd0;
    memory[302] = 32'd0;
    memory[303] = 32'd0;
    memory[304] = 32'd0;
    memory[305] = 32'd0;
    memory[306] = 32'd0;
    memory[307] = 32'd0;
    memory[308] = 32'd0;
    memory[309] = 32'd0;
    memory[310] = 32'd0;
    memory[311] = 32'd0;
    memory[312] = 32'd0;
    memory[313] = 32'd0;
    memory[314] = 32'd0;
    memory[315] = 32'd0;
    memory[316] = 32'd0;
    memory[317] = 32'd0;
    memory[318] = 32'd0;
    memory[319] = 32'd0;
    memory[320] = 32'd0;
    memory[321] = 32'd0;
    memory[322] = 32'd0;
    memory[323] = 32'd0;
    memory[324] = 32'd0;
    memory[325] = 32'd0;
    memory[326] = 32'd0;
    memory[327] = 32'd0;
    memory[328] = 32'd0;
    memory[329] = 32'd0;
    memory[330] = 32'd0;
    memory[331] = 32'd0;
    memory[332] = 32'd0;
    memory[333] = 32'd0;
    memory[334] = 32'd0;
    memory[335] = 32'd0;
    memory[336] = 32'd0;
    memory[337] = 32'd0;
    memory[338] = 32'd0;
    memory[339] = 32'd0;
    memory[340] = 32'd0;
    memory[341] = 32'd0;
    memory[342] = 32'd0;
    memory[343] = 32'd0;
    memory[344] = 32'd0;
    memory[345] = 32'd0;
    memory[346] = 32'd0;
    memory[347] = 32'd0;
    memory[348] = 32'd0;
    memory[349] = 32'd0;
    memory[350] = 32'd0;
    memory[351] = 32'd0;
    memory[352] = 32'd0;
    memory[353] = 32'd0;
    memory[354] = 32'd0;
    memory[355] = 32'd0;
    memory[356] = 32'd0;
    memory[357] = 32'd0;
    memory[358] = 32'd0;
    memory[359] = 32'd0;
    memory[360] = 32'd0;
    memory[361] = 32'd0;
    memory[362] = 32'd0;
    memory[363] = 32'd0;
    memory[364] = 32'd0;
    memory[365] = 32'd0;
    memory[366] = 32'd0;
    memory[367] = 32'd0;
    memory[368] = 32'd0;
    memory[369] = 32'd0;
    memory[370] = 32'd0;
    memory[371] = 32'd0;
    memory[372] = 32'd0;
    memory[373] = 32'd0;
    memory[374] = 32'd0;
    memory[375] = 32'd0;
    memory[376] = 32'd0;
    memory[377] = 32'd0;
    memory[378] = 32'd0;
    memory[379] = 32'd0;
    memory[380] = 32'd0;
    memory[381] = 32'd0;
    memory[382] = 32'd0;
    memory[383] = 32'd0;
    memory[384] = 32'd0;
    memory[385] = 32'd0;
    memory[386] = 32'd0;
    memory[387] = 32'd0;
    memory[388] = 32'd0;
    memory[389] = 32'd0;
    memory[390] = 32'd0;
    memory[391] = 32'd0;
    memory[392] = 32'd0;
    memory[393] = 32'd0;
    memory[394] = 32'd0;
    memory[395] = 32'd0;
    memory[396] = 32'd0;
    memory[397] = 32'd0;
    memory[398] = 32'd0;
    memory[399] = 32'd0;
    memory[400] = 32'd0;
    memory[401] = 32'd0;
    memory[402] = 32'd0;
    memory[403] = 32'd0;
    memory[404] = 32'd0;
    memory[405] = 32'd0;
    memory[406] = 32'd0;
    memory[407] = 32'd0;
    memory[408] = 32'd0;
    memory[409] = 32'd0;
    memory[410] = 32'd0;
    memory[411] = 32'd0;
    memory[412] = 32'd0;
    memory[413] = 32'd0;
    memory[414] = 32'd0;
    memory[415] = 32'd0;
    memory[416] = 32'd0;
    memory[417] = 32'd0;
    memory[418] = 32'd0;
    memory[419] = 32'd0;
    memory[420] = 32'd0;
    memory[421] = 32'd0;
    memory[422] = 32'd0;
    memory[423] = 32'd0;
    memory[424] = 32'd0;
    memory[425] = 32'd0;
    memory[426] = 32'd0;
    memory[427] = 32'd0;
    memory[428] = 32'd0;
    memory[429] = 32'd0;
    memory[430] = 32'd0;
    memory[431] = 32'd0;
    memory[432] = 32'd0;
    memory[433] = 32'd0;
    memory[434] = 32'd0;
    memory[435] = 32'd0;
    memory[436] = 32'd0;
    memory[437] = 32'd0;
    memory[438] = 32'd0;
    memory[439] = 32'd0;
    memory[440] = 32'd0;
    memory[441] = 32'd0;
    memory[442] = 32'd0;
    memory[443] = 32'd0;
    memory[444] = 32'd0;
    memory[445] = 32'd0;
    memory[446] = 32'd0;
    memory[447] = 32'd0;
    memory[448] = 32'd0;
    memory[449] = 32'd0;
    memory[450] = 32'd0;
    memory[451] = 32'd0;
    memory[452] = 32'd0;
    memory[453] = 32'd0;
    memory[454] = 32'd0;
    memory[455] = 32'd0;
    memory[456] = 32'd0;
    memory[457] = 32'd0;
    memory[458] = 32'd0;
    memory[459] = 32'd0;
    memory[460] = 32'd0;
    memory[461] = 32'd0;
    memory[462] = 32'd0;
    memory[463] = 32'd0;
    memory[464] = 32'd0;
    memory[465] = 32'd0;
    memory[466] = 32'd0;
    memory[467] = 32'd0;
    memory[468] = 32'd0;
    memory[469] = 32'd0;
    memory[470] = 32'd0;
    memory[471] = 32'd0;
    memory[472] = 32'd0;
    memory[473] = 32'd0;
    memory[474] = 32'd0;
    memory[475] = 32'd0;
    memory[476] = 32'd0;
    memory[477] = 32'd0;
    memory[478] = 32'd0;
    memory[479] = 32'd0;
    memory[480] = 32'd0;
    memory[481] = 32'd0;
    memory[482] = 32'd0;
    memory[483] = 32'd0;
    memory[484] = 32'd0;
    memory[485] = 32'd0;
    memory[486] = 32'd0;
    memory[487] = 32'd0;
    memory[488] = 32'd0;
    memory[489] = 32'd0;
    memory[490] = 32'd0;
    memory[491] = 32'd0;
    memory[492] = 32'd0;
    memory[493] = 32'd0;
    memory[494] = 32'd0;
    memory[495] = 32'd0;
    memory[496] = 32'd0;
    memory[497] = 32'd0;
    memory[498] = 32'd0;
    memory[499] = 32'd0;
    memory[500] = 32'd0;
    memory[501] = 32'd0;
    memory[502] = 32'd0;
    memory[503] = 32'd0;
    memory[504] = 32'd0;
    memory[505] = 32'd0;
    memory[506] = 32'd0;
    memory[507] = 32'd0;
    memory[508] = 32'd0;
    memory[509] = 32'd0;
    memory[510] = 32'd0;
    memory[511] = 32'd0;
  end
  always @(posedge clk) begin
    if (memory_w_en)
      memory[memory_w_addr] <= memory_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (memory_r_en) begin
      _0_ <= memory[memory_r_addr];
    end
  end
  assign memory_r_data = _0_;
  assign \$2  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:86" *) write_enable;
  assign read_data = memory_r_data;
  assign memory_r_addr = read_addr;
  assign memory_w_data = write_data;
  assign memory_w_addr = write_addr;
  assign memory_r_en = \$2 ;
  assign memory_w_en = write_enable;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.filter_store.mem1" *)
(* generator = "nMigen" *)
module mem1(write_enable, write_addr, write_data, read_addr, read_data, clk);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:86" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire [8:0] memory_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire [31:0] memory_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:81" *)
  wire memory_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire [8:0] memory_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire [31:0] memory_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:82" *)
  wire memory_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:76" *)
  input [8:0] read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:77" *)
  output [31:0] read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:73" *)
  input [8:0] write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:74" *)
  input [31:0] write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:75" *)
  input write_enable;
  reg [31:0] memory [511:0];
  initial begin
    memory[0] = 32'd0;
    memory[1] = 32'd0;
    memory[2] = 32'd0;
    memory[3] = 32'd0;
    memory[4] = 32'd0;
    memory[5] = 32'd0;
    memory[6] = 32'd0;
    memory[7] = 32'd0;
    memory[8] = 32'd0;
    memory[9] = 32'd0;
    memory[10] = 32'd0;
    memory[11] = 32'd0;
    memory[12] = 32'd0;
    memory[13] = 32'd0;
    memory[14] = 32'd0;
    memory[15] = 32'd0;
    memory[16] = 32'd0;
    memory[17] = 32'd0;
    memory[18] = 32'd0;
    memory[19] = 32'd0;
    memory[20] = 32'd0;
    memory[21] = 32'd0;
    memory[22] = 32'd0;
    memory[23] = 32'd0;
    memory[24] = 32'd0;
    memory[25] = 32'd0;
    memory[26] = 32'd0;
    memory[27] = 32'd0;
    memory[28] = 32'd0;
    memory[29] = 32'd0;
    memory[30] = 32'd0;
    memory[31] = 32'd0;
    memory[32] = 32'd0;
    memory[33] = 32'd0;
    memory[34] = 32'd0;
    memory[35] = 32'd0;
    memory[36] = 32'd0;
    memory[37] = 32'd0;
    memory[38] = 32'd0;
    memory[39] = 32'd0;
    memory[40] = 32'd0;
    memory[41] = 32'd0;
    memory[42] = 32'd0;
    memory[43] = 32'd0;
    memory[44] = 32'd0;
    memory[45] = 32'd0;
    memory[46] = 32'd0;
    memory[47] = 32'd0;
    memory[48] = 32'd0;
    memory[49] = 32'd0;
    memory[50] = 32'd0;
    memory[51] = 32'd0;
    memory[52] = 32'd0;
    memory[53] = 32'd0;
    memory[54] = 32'd0;
    memory[55] = 32'd0;
    memory[56] = 32'd0;
    memory[57] = 32'd0;
    memory[58] = 32'd0;
    memory[59] = 32'd0;
    memory[60] = 32'd0;
    memory[61] = 32'd0;
    memory[62] = 32'd0;
    memory[63] = 32'd0;
    memory[64] = 32'd0;
    memory[65] = 32'd0;
    memory[66] = 32'd0;
    memory[67] = 32'd0;
    memory[68] = 32'd0;
    memory[69] = 32'd0;
    memory[70] = 32'd0;
    memory[71] = 32'd0;
    memory[72] = 32'd0;
    memory[73] = 32'd0;
    memory[74] = 32'd0;
    memory[75] = 32'd0;
    memory[76] = 32'd0;
    memory[77] = 32'd0;
    memory[78] = 32'd0;
    memory[79] = 32'd0;
    memory[80] = 32'd0;
    memory[81] = 32'd0;
    memory[82] = 32'd0;
    memory[83] = 32'd0;
    memory[84] = 32'd0;
    memory[85] = 32'd0;
    memory[86] = 32'd0;
    memory[87] = 32'd0;
    memory[88] = 32'd0;
    memory[89] = 32'd0;
    memory[90] = 32'd0;
    memory[91] = 32'd0;
    memory[92] = 32'd0;
    memory[93] = 32'd0;
    memory[94] = 32'd0;
    memory[95] = 32'd0;
    memory[96] = 32'd0;
    memory[97] = 32'd0;
    memory[98] = 32'd0;
    memory[99] = 32'd0;
    memory[100] = 32'd0;
    memory[101] = 32'd0;
    memory[102] = 32'd0;
    memory[103] = 32'd0;
    memory[104] = 32'd0;
    memory[105] = 32'd0;
    memory[106] = 32'd0;
    memory[107] = 32'd0;
    memory[108] = 32'd0;
    memory[109] = 32'd0;
    memory[110] = 32'd0;
    memory[111] = 32'd0;
    memory[112] = 32'd0;
    memory[113] = 32'd0;
    memory[114] = 32'd0;
    memory[115] = 32'd0;
    memory[116] = 32'd0;
    memory[117] = 32'd0;
    memory[118] = 32'd0;
    memory[119] = 32'd0;
    memory[120] = 32'd0;
    memory[121] = 32'd0;
    memory[122] = 32'd0;
    memory[123] = 32'd0;
    memory[124] = 32'd0;
    memory[125] = 32'd0;
    memory[126] = 32'd0;
    memory[127] = 32'd0;
    memory[128] = 32'd0;
    memory[129] = 32'd0;
    memory[130] = 32'd0;
    memory[131] = 32'd0;
    memory[132] = 32'd0;
    memory[133] = 32'd0;
    memory[134] = 32'd0;
    memory[135] = 32'd0;
    memory[136] = 32'd0;
    memory[137] = 32'd0;
    memory[138] = 32'd0;
    memory[139] = 32'd0;
    memory[140] = 32'd0;
    memory[141] = 32'd0;
    memory[142] = 32'd0;
    memory[143] = 32'd0;
    memory[144] = 32'd0;
    memory[145] = 32'd0;
    memory[146] = 32'd0;
    memory[147] = 32'd0;
    memory[148] = 32'd0;
    memory[149] = 32'd0;
    memory[150] = 32'd0;
    memory[151] = 32'd0;
    memory[152] = 32'd0;
    memory[153] = 32'd0;
    memory[154] = 32'd0;
    memory[155] = 32'd0;
    memory[156] = 32'd0;
    memory[157] = 32'd0;
    memory[158] = 32'd0;
    memory[159] = 32'd0;
    memory[160] = 32'd0;
    memory[161] = 32'd0;
    memory[162] = 32'd0;
    memory[163] = 32'd0;
    memory[164] = 32'd0;
    memory[165] = 32'd0;
    memory[166] = 32'd0;
    memory[167] = 32'd0;
    memory[168] = 32'd0;
    memory[169] = 32'd0;
    memory[170] = 32'd0;
    memory[171] = 32'd0;
    memory[172] = 32'd0;
    memory[173] = 32'd0;
    memory[174] = 32'd0;
    memory[175] = 32'd0;
    memory[176] = 32'd0;
    memory[177] = 32'd0;
    memory[178] = 32'd0;
    memory[179] = 32'd0;
    memory[180] = 32'd0;
    memory[181] = 32'd0;
    memory[182] = 32'd0;
    memory[183] = 32'd0;
    memory[184] = 32'd0;
    memory[185] = 32'd0;
    memory[186] = 32'd0;
    memory[187] = 32'd0;
    memory[188] = 32'd0;
    memory[189] = 32'd0;
    memory[190] = 32'd0;
    memory[191] = 32'd0;
    memory[192] = 32'd0;
    memory[193] = 32'd0;
    memory[194] = 32'd0;
    memory[195] = 32'd0;
    memory[196] = 32'd0;
    memory[197] = 32'd0;
    memory[198] = 32'd0;
    memory[199] = 32'd0;
    memory[200] = 32'd0;
    memory[201] = 32'd0;
    memory[202] = 32'd0;
    memory[203] = 32'd0;
    memory[204] = 32'd0;
    memory[205] = 32'd0;
    memory[206] = 32'd0;
    memory[207] = 32'd0;
    memory[208] = 32'd0;
    memory[209] = 32'd0;
    memory[210] = 32'd0;
    memory[211] = 32'd0;
    memory[212] = 32'd0;
    memory[213] = 32'd0;
    memory[214] = 32'd0;
    memory[215] = 32'd0;
    memory[216] = 32'd0;
    memory[217] = 32'd0;
    memory[218] = 32'd0;
    memory[219] = 32'd0;
    memory[220] = 32'd0;
    memory[221] = 32'd0;
    memory[222] = 32'd0;
    memory[223] = 32'd0;
    memory[224] = 32'd0;
    memory[225] = 32'd0;
    memory[226] = 32'd0;
    memory[227] = 32'd0;
    memory[228] = 32'd0;
    memory[229] = 32'd0;
    memory[230] = 32'd0;
    memory[231] = 32'd0;
    memory[232] = 32'd0;
    memory[233] = 32'd0;
    memory[234] = 32'd0;
    memory[235] = 32'd0;
    memory[236] = 32'd0;
    memory[237] = 32'd0;
    memory[238] = 32'd0;
    memory[239] = 32'd0;
    memory[240] = 32'd0;
    memory[241] = 32'd0;
    memory[242] = 32'd0;
    memory[243] = 32'd0;
    memory[244] = 32'd0;
    memory[245] = 32'd0;
    memory[246] = 32'd0;
    memory[247] = 32'd0;
    memory[248] = 32'd0;
    memory[249] = 32'd0;
    memory[250] = 32'd0;
    memory[251] = 32'd0;
    memory[252] = 32'd0;
    memory[253] = 32'd0;
    memory[254] = 32'd0;
    memory[255] = 32'd0;
    memory[256] = 32'd0;
    memory[257] = 32'd0;
    memory[258] = 32'd0;
    memory[259] = 32'd0;
    memory[260] = 32'd0;
    memory[261] = 32'd0;
    memory[262] = 32'd0;
    memory[263] = 32'd0;
    memory[264] = 32'd0;
    memory[265] = 32'd0;
    memory[266] = 32'd0;
    memory[267] = 32'd0;
    memory[268] = 32'd0;
    memory[269] = 32'd0;
    memory[270] = 32'd0;
    memory[271] = 32'd0;
    memory[272] = 32'd0;
    memory[273] = 32'd0;
    memory[274] = 32'd0;
    memory[275] = 32'd0;
    memory[276] = 32'd0;
    memory[277] = 32'd0;
    memory[278] = 32'd0;
    memory[279] = 32'd0;
    memory[280] = 32'd0;
    memory[281] = 32'd0;
    memory[282] = 32'd0;
    memory[283] = 32'd0;
    memory[284] = 32'd0;
    memory[285] = 32'd0;
    memory[286] = 32'd0;
    memory[287] = 32'd0;
    memory[288] = 32'd0;
    memory[289] = 32'd0;
    memory[290] = 32'd0;
    memory[291] = 32'd0;
    memory[292] = 32'd0;
    memory[293] = 32'd0;
    memory[294] = 32'd0;
    memory[295] = 32'd0;
    memory[296] = 32'd0;
    memory[297] = 32'd0;
    memory[298] = 32'd0;
    memory[299] = 32'd0;
    memory[300] = 32'd0;
    memory[301] = 32'd0;
    memory[302] = 32'd0;
    memory[303] = 32'd0;
    memory[304] = 32'd0;
    memory[305] = 32'd0;
    memory[306] = 32'd0;
    memory[307] = 32'd0;
    memory[308] = 32'd0;
    memory[309] = 32'd0;
    memory[310] = 32'd0;
    memory[311] = 32'd0;
    memory[312] = 32'd0;
    memory[313] = 32'd0;
    memory[314] = 32'd0;
    memory[315] = 32'd0;
    memory[316] = 32'd0;
    memory[317] = 32'd0;
    memory[318] = 32'd0;
    memory[319] = 32'd0;
    memory[320] = 32'd0;
    memory[321] = 32'd0;
    memory[322] = 32'd0;
    memory[323] = 32'd0;
    memory[324] = 32'd0;
    memory[325] = 32'd0;
    memory[326] = 32'd0;
    memory[327] = 32'd0;
    memory[328] = 32'd0;
    memory[329] = 32'd0;
    memory[330] = 32'd0;
    memory[331] = 32'd0;
    memory[332] = 32'd0;
    memory[333] = 32'd0;
    memory[334] = 32'd0;
    memory[335] = 32'd0;
    memory[336] = 32'd0;
    memory[337] = 32'd0;
    memory[338] = 32'd0;
    memory[339] = 32'd0;
    memory[340] = 32'd0;
    memory[341] = 32'd0;
    memory[342] = 32'd0;
    memory[343] = 32'd0;
    memory[344] = 32'd0;
    memory[345] = 32'd0;
    memory[346] = 32'd0;
    memory[347] = 32'd0;
    memory[348] = 32'd0;
    memory[349] = 32'd0;
    memory[350] = 32'd0;
    memory[351] = 32'd0;
    memory[352] = 32'd0;
    memory[353] = 32'd0;
    memory[354] = 32'd0;
    memory[355] = 32'd0;
    memory[356] = 32'd0;
    memory[357] = 32'd0;
    memory[358] = 32'd0;
    memory[359] = 32'd0;
    memory[360] = 32'd0;
    memory[361] = 32'd0;
    memory[362] = 32'd0;
    memory[363] = 32'd0;
    memory[364] = 32'd0;
    memory[365] = 32'd0;
    memory[366] = 32'd0;
    memory[367] = 32'd0;
    memory[368] = 32'd0;
    memory[369] = 32'd0;
    memory[370] = 32'd0;
    memory[371] = 32'd0;
    memory[372] = 32'd0;
    memory[373] = 32'd0;
    memory[374] = 32'd0;
    memory[375] = 32'd0;
    memory[376] = 32'd0;
    memory[377] = 32'd0;
    memory[378] = 32'd0;
    memory[379] = 32'd0;
    memory[380] = 32'd0;
    memory[381] = 32'd0;
    memory[382] = 32'd0;
    memory[383] = 32'd0;
    memory[384] = 32'd0;
    memory[385] = 32'd0;
    memory[386] = 32'd0;
    memory[387] = 32'd0;
    memory[388] = 32'd0;
    memory[389] = 32'd0;
    memory[390] = 32'd0;
    memory[391] = 32'd0;
    memory[392] = 32'd0;
    memory[393] = 32'd0;
    memory[394] = 32'd0;
    memory[395] = 32'd0;
    memory[396] = 32'd0;
    memory[397] = 32'd0;
    memory[398] = 32'd0;
    memory[399] = 32'd0;
    memory[400] = 32'd0;
    memory[401] = 32'd0;
    memory[402] = 32'd0;
    memory[403] = 32'd0;
    memory[404] = 32'd0;
    memory[405] = 32'd0;
    memory[406] = 32'd0;
    memory[407] = 32'd0;
    memory[408] = 32'd0;
    memory[409] = 32'd0;
    memory[410] = 32'd0;
    memory[411] = 32'd0;
    memory[412] = 32'd0;
    memory[413] = 32'd0;
    memory[414] = 32'd0;
    memory[415] = 32'd0;
    memory[416] = 32'd0;
    memory[417] = 32'd0;
    memory[418] = 32'd0;
    memory[419] = 32'd0;
    memory[420] = 32'd0;
    memory[421] = 32'd0;
    memory[422] = 32'd0;
    memory[423] = 32'd0;
    memory[424] = 32'd0;
    memory[425] = 32'd0;
    memory[426] = 32'd0;
    memory[427] = 32'd0;
    memory[428] = 32'd0;
    memory[429] = 32'd0;
    memory[430] = 32'd0;
    memory[431] = 32'd0;
    memory[432] = 32'd0;
    memory[433] = 32'd0;
    memory[434] = 32'd0;
    memory[435] = 32'd0;
    memory[436] = 32'd0;
    memory[437] = 32'd0;
    memory[438] = 32'd0;
    memory[439] = 32'd0;
    memory[440] = 32'd0;
    memory[441] = 32'd0;
    memory[442] = 32'd0;
    memory[443] = 32'd0;
    memory[444] = 32'd0;
    memory[445] = 32'd0;
    memory[446] = 32'd0;
    memory[447] = 32'd0;
    memory[448] = 32'd0;
    memory[449] = 32'd0;
    memory[450] = 32'd0;
    memory[451] = 32'd0;
    memory[452] = 32'd0;
    memory[453] = 32'd0;
    memory[454] = 32'd0;
    memory[455] = 32'd0;
    memory[456] = 32'd0;
    memory[457] = 32'd0;
    memory[458] = 32'd0;
    memory[459] = 32'd0;
    memory[460] = 32'd0;
    memory[461] = 32'd0;
    memory[462] = 32'd0;
    memory[463] = 32'd0;
    memory[464] = 32'd0;
    memory[465] = 32'd0;
    memory[466] = 32'd0;
    memory[467] = 32'd0;
    memory[468] = 32'd0;
    memory[469] = 32'd0;
    memory[470] = 32'd0;
    memory[471] = 32'd0;
    memory[472] = 32'd0;
    memory[473] = 32'd0;
    memory[474] = 32'd0;
    memory[475] = 32'd0;
    memory[476] = 32'd0;
    memory[477] = 32'd0;
    memory[478] = 32'd0;
    memory[479] = 32'd0;
    memory[480] = 32'd0;
    memory[481] = 32'd0;
    memory[482] = 32'd0;
    memory[483] = 32'd0;
    memory[484] = 32'd0;
    memory[485] = 32'd0;
    memory[486] = 32'd0;
    memory[487] = 32'd0;
    memory[488] = 32'd0;
    memory[489] = 32'd0;
    memory[490] = 32'd0;
    memory[491] = 32'd0;
    memory[492] = 32'd0;
    memory[493] = 32'd0;
    memory[494] = 32'd0;
    memory[495] = 32'd0;
    memory[496] = 32'd0;
    memory[497] = 32'd0;
    memory[498] = 32'd0;
    memory[499] = 32'd0;
    memory[500] = 32'd0;
    memory[501] = 32'd0;
    memory[502] = 32'd0;
    memory[503] = 32'd0;
    memory[504] = 32'd0;
    memory[505] = 32'd0;
    memory[506] = 32'd0;
    memory[507] = 32'd0;
    memory[508] = 32'd0;
    memory[509] = 32'd0;
    memory[510] = 32'd0;
    memory[511] = 32'd0;
  end
  always @(posedge clk) begin
    if (memory_w_en)
      memory[memory_w_addr] <= memory_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (memory_r_en) begin
      _0_ <= memory[memory_r_addr];
    end
  end
  assign memory_r_data = _0_;
  assign \$2  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:86" *) write_enable;
  assign read_data = memory_r_data;
  assign memory_r_addr = read_addr;
  assign memory_w_data = write_data;
  assign memory_w_addr = write_addr;
  assign memory_r_en = \$2 ;
  assign memory_w_en = write_enable;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.owa" *)
(* generator = "nMigen" *)
module owa(rst, clk, half_mode, input__valid, input__payload, input__ready, output__valid, output__payload, reset);
  reg \$auto$verilog_backend.cc:2083:dump_module$258  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:598" *)
  wire [1:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
  wire \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *)
  wire \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:601" *)
  wire [2:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:620" *)
  wire [2:0] \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:620" *)
  wire [2:0] \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:601" *)
  wire [2:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:601" *)
  wire [2:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:600" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:588" *)
  reg [1:0] byte_count = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:588" *)
  reg [1:0] \byte_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:582" *)
  input half_mode;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  input [7:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:583" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:595" *)
  reg [1:0] last_pixel_index = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:595" *)
  reg [1:0] \last_pixel_index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:599" *)
  wire [1:0] next_pixel_index;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:584" *)
  output [31:0] output__payload;
  reg [31:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:584" *)
  output output__valid;
  reg output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:590" *)
  reg [1:0] pixel_index = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:590" *)
  reg [1:0] \pixel_index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/accelerator.py:126" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] sr_0 = 24'h000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] \sr_0$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] sr_1 = 24'h000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] \sr_1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] sr_2 = 24'h000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] \sr_2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] sr_3 = 24'h000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:593" *)
  reg [23:0] \sr_3$next ;
  assign \$12  = byte_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *) 2'h3;
  assign \$16  = byte_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *) 2'h3;
  assign \$1  = half_mode ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:598" *) 2'h1 : 2'h3;
  assign \$20  = byte_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *) 2'h3;
  assign \$24  = pixel_index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *) last_pixel_index;
  assign \$28  = pixel_index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *) last_pixel_index;
  assign \$31  = byte_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:620" *) 1'h1;
  assign \$4  = pixel_index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:601" *) 1'h1;
  assign \$7  = pixel_index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:600" *) last_pixel_index;
  assign \$6  = \$7  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:601" *) 3'h0 : \$4 ;
  always @(posedge clk)
    sr_0 <= \sr_0$next ;
  always @(posedge clk)
    sr_1 <= \sr_1$next ;
  always @(posedge clk)
    sr_2 <= \sr_2$next ;
  always @(posedge clk)
    sr_3 <= \sr_3$next ;
  always @(posedge clk)
    last_pixel_index <= \last_pixel_index$next ;
  always @(posedge clk)
    byte_count <= \byte_count$next ;
  always @(posedge clk)
    pixel_index <= \pixel_index$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    \last_pixel_index$next  = \$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \last_pixel_index$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last_pixel_index$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    \byte_count$next  = byte_count;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" *)
    casez (\$26 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *)
          casez (\$28 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" */
            1'h1:
                \byte_count$next  = \$31 [1:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \byte_count$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \byte_count$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    output__valid = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" *)
    casez (\$10 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" */
            1'h1:
                output__valid = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    output__payload = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" *)
    casez (\$14 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
          casez (\$16 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:605" *)
                casez (pixel_index)
                  2'h0:
                      output__payload = { input__payload, sr_0 };
                  2'h1:
                      output__payload = { input__payload, sr_1 };
                  2'h2:
                      output__payload = { input__payload, sr_2 };
                  2'h?:
                      output__payload = { input__payload, sr_3 };
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    \sr_0$next  = sr_0;
    \sr_1$next  = sr_1;
    \sr_2$next  = sr_2;
    \sr_3$next  = sr_3;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" *)
    casez (\$18 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" *)
          casez (\$20 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:606" */
            1'h1:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:611" */
            default:
              begin
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:613" *)
                casez (pixel_index)
                  2'h0:
                      \sr_0$next [23:16] = input__payload;
                  2'h1:
                      \sr_1$next [23:16] = input__payload;
                  2'h2:
                      \sr_2$next [23:16] = input__payload;
                  2'h?:
                      \sr_3$next [23:16] = input__payload;
                endcase
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:614" *)
                casez (pixel_index)
                  2'h0:
                      \sr_0$next [15:0] = sr_0[23:8];
                  2'h1:
                      \sr_1$next [15:0] = sr_1[23:8];
                  2'h2:
                      \sr_2$next [15:0] = sr_2[23:8];
                  2'h?:
                      \sr_3$next [15:0] = sr_3[23:8];
                endcase
              end
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
        begin
          \sr_0$next  = 24'h000000;
          \sr_1$next  = 24'h000000;
          \sr_2$next  = 24'h000000;
          \sr_3$next  = 24'h000000;
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
        begin
          \sr_0$next  = 24'h000000;
          \sr_1$next  = 24'h000000;
          \sr_2$next  = 24'h000000;
          \sr_3$next  = 24'h000000;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$258 ) begin end
    \pixel_index$next  = pixel_index;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" *)
    casez (\$22 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:604" */
      1'h1:
        begin
          \pixel_index$next  = next_pixel_index;
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" *)
          casez (\$24 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:618" */
            1'h1:
                \pixel_index$next  = 2'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:334" *)
    casez (reset)
      1'h1:
          \pixel_index$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pixel_index$next  = 2'h0;
    endcase
  end
  assign \$3  = \$6 ;
  assign \$30  = \$31 ;
  assign input__ready = 1'h1;
  assign next_pixel_index = \$6 [1:0];
  assign \$10  = input__valid;
  assign \$14  = input__valid;
  assign \$18  = input__valid;
  assign \$22  = input__valid;
  assign \$26  = input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader" *)
(* generator = "nMigen" *)
module param_reader(clk, reset, sizes__depth, sizes__repeats, mem_addr, mem_data, output_data__valid, output_data__payload__bias, output_data__payload__multiplier, output_data__payload__shift, output_data__ready, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$259  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  wire [15:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  wire [3:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:397" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:398" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:194" *)
  wire [8:0] addr_gen_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:191" *)
  reg addr_gen_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  wire [15:0] addr_gen_params_input__payload__count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  wire [3:0] addr_gen_params_input__payload__repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:190" *)
  wire addr_gen_params_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire [15:0] fifo_input__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire [31:0] fifo_input__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire [3:0] fifo_input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  wire fifo_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  reg fifo_input__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:51" *)
  reg \fifo_input__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire [15:0] fifo_output__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire [31:0] fifo_output__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire [3:0] fifo_output__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire fifo_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:52" *)
  wire fifo_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:376" *)
  output [8:0] mem_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:377" *)
  input [51:0] mem_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  output [15:0] output_data__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  output [31:0] output_data__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  output [3:0] output_data__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  input output_data__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:375" *)
  output output_data__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:374" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  input [9:0] sizes__depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *)
  input [2:0] sizes__repeats;
  assign \$9  = fifo_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) fifo_output__ready;
  assign \$11  = fifo_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) fifo_input__ready;
  assign \$1  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *) sizes__depth;
  assign \$3  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:373" *) sizes__repeats;
  assign \$5  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:397" *) reset;
  assign \$7  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:398" *) fifo_output__valid;
  always @(posedge clk)
    fifo_input__valid <= \fifo_input__valid$next ;
  addr_gen addr_gen (
    .addr(addr_gen_addr),
    .clk(clk),
    .next(addr_gen_next),
    .params_input__payload__count(addr_gen_params_input__payload__count),
    .params_input__payload__repeats(addr_gen_params_input__payload__repeats),
    .params_input__valid(addr_gen_params_input__valid),
    .rst(rst)
  );
  fifo fifo (
    .clk(clk),
    .input__payload__bias(fifo_input__payload__bias),
    .input__payload__multiplier(fifo_input__payload__multiplier),
    .input__payload__shift(fifo_input__payload__shift),
    .input__ready(fifo_input__ready),
    .input__valid(fifo_input__valid),
    .output__payload__bias(fifo_output__payload__bias),
    .output__payload__multiplier(fifo_output__payload__multiplier),
    .output__payload__shift(fifo_output__payload__shift),
    .output__ready(fifo_output__ready),
    .output__valid(fifo_output__valid),
    .reset(reset),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$259 ) begin end
    addr_gen_next = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:397" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:397" */
      1'h1:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:398" *)
          casez (\$7 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:398" */
            1'h1:
                addr_gen_next = 1'h1;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:400" *)
          casez (\$9 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:400" */
            1'h1:
                addr_gen_next = 1'h1;
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$259 ) begin end
    \fifo_input__valid$next  = fifo_input__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:406" *)
    casez (\$11 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:406" */
      1'h1:
          \fifo_input__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:408" *)
    casez (addr_gen_next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:408" */
      1'h1:
          \fifo_input__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fifo_input__valid$next  = 1'h0;
    endcase
  end
  assign fifo_output__ready = output_data__ready;
  assign output_data__valid = fifo_output__valid;
  assign { output_data__payload__shift, output_data__payload__multiplier, output_data__payload__bias } = { fifo_output__payload__shift, fifo_output__payload__multiplier, fifo_output__payload__bias };
  assign { fifo_input__payload__shift, fifo_input__payload__multiplier, fifo_input__payload__bias } = mem_data;
  assign mem_addr = addr_gen_addr;
  assign addr_gen_params_input__valid = reset;
  assign addr_gen_params_input__payload__repeats = \$3 ;
  assign addr_gen_params_input__payload__count = \$1 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_writer" *)
(* generator = "nMigen" *)
module param_writer(clk, input_data__valid, input_data__payload__bias, input_data__payload__multiplier, input_data__payload__shift, input_data__ready, reset, mem_we, mem_addr, mem_data, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$260  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:340" *)
  wire [9:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:340" *)
  wire [9:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:334" *)
  wire \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  input [15:0] input_data__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  input [31:0] input_data__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  input [3:0] input_data__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  output input_data__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:325" *)
  input input_data__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:327" *)
  output [8:0] mem_addr;
  reg [8:0] mem_addr = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:327" *)
  reg [8:0] \mem_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:328" *)
  output [51:0] mem_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:326" *)
  output mem_we;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:324" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = input_data__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input_data__ready;
  assign \$4  = mem_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:340" *) 1'h1;
  assign \$6  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:334" *) reset;
  assign \$8  = input_data__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input_data__ready;
  always @(posedge clk)
    mem_addr <= \mem_addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$260 ) begin end
    \mem_addr$next  = mem_addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:331" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:331" */
      1'h1:
          \mem_addr$next  = 9'h000;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:339" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:339" */
      1'h1:
          \mem_addr$next  = \$4 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \mem_addr$next  = 9'h000;
    endcase
  end
  assign \$3  = \$4 ;
  assign mem_we = \$8 ;
  assign mem_data = { input_data__payload__shift, input_data__payload__multiplier, input_data__payload__bias };
  assign input_data__ready = \$6 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.ping" *)
(* generator = "nMigen" *)
module ping(done, start, in0, in1, rst, clk, \output );
  reg \$auto$verilog_backend.cc:2083:dump_module$261  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:37" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:37" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  reg [31:0] \output  = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  reg [31:0] \output$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:34" *)
  reg [31:0] stored_value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:34" *)
  reg [31:0] \stored_value$next ;
  assign \$2  = in0 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:37" *) in1;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    \output  <= \output$next ;
  always @(posedge clk)
    stored_value <= \stored_value$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$261 ) begin end
    \stored_value$next  = stored_value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" */
      1'h1:
          \stored_value$next  = \$2 [31:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_value$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$261 ) begin end
    \output$next  = \output ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" */
      1'h1:
          \output$next  = stored_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$261 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:35" */
      1'h1:
          \done$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:41" */
      default:
          \done$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign in1s = in1;
  assign in0s = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f0.pixel_ag" *)
(* generator = "nMigen" *)
module pixel_ag(clk, base_addr, start, addr, next, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$262  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:82" *)
  wire [3:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:93" *)
  wire [18:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:93" *)
  wire [18:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire [8:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:89" *)
  wire [18:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:82" *)
  wire [3:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:89" *)
  wire [18:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:98" *)
  wire [18:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:98" *)
  wire [18:0] \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
  wire \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire [8:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:94" *)
  wire [8:0] \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:94" *)
  wire [8:0] \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
  wire \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire [8:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:72" *)
  output [17:0] addr;
  reg [17:0] addr = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:72" *)
  reg [17:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:71" *)
  input [17:0] base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:74" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:79" *)
  reg [2:0] next_count = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:79" *)
  reg [2:0] \next_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:78" *)
  reg [17:0] pixel_row_begin_addr = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:78" *)
  reg [17:0] \pixel_row_begin_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:77" *)
  reg [7:0] pixel_x = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:77" *)
  reg [7:0] \pixel_x$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:73" *)
  input start;
  assign \$11  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:93" *) 3'h4;
  assign \$13  = next_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *) 3'h7;
  assign \$15  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 1'h1;
  assign \$17  = \$15  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 7'h50;
  assign \$20  = pixel_row_begin_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:89" *) 10'h284;
  assign \$23  = base_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:98" *) 10'h284;
  assign \$25  = next_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *) 3'h7;
  assign \$27  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 1'h1;
  assign \$2  = next_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:82" *) 1'h1;
  assign \$29  = \$27  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 7'h50;
  assign \$32  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:94" *) 1'h1;
  assign \$4  = next_count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *) 3'h7;
  assign \$6  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 1'h1;
  assign \$8  = \$6  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:84" *) 7'h50;
  always @(posedge clk)
    pixel_x <= \pixel_x$next ;
  always @(posedge clk)
    pixel_row_begin_addr <= \pixel_row_begin_addr$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @(posedge clk)
    next_count <= \next_count$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$262 ) begin end
    \next_count$next  = next_count;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" */
      1'h1:
          \next_count$next  = \$2 [2:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" */
      1'h1:
          \next_count$next  = 3'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_count$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$262 ) begin end
    \addr$next  = addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
          casez (\$4 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" *)
                casez (\$8 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" */
                  1'h1:
                      \addr$next  = pixel_row_begin_addr;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:92" */
                  default:
                      \addr$next  = \$11 [17:0];
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" */
      1'h1:
          \addr$next  = base_addr;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 18'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$262 ) begin end
    \pixel_row_begin_addr$next  = pixel_row_begin_addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
          casez (\$13 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" *)
                casez (\$17 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" */
                  1'h1:
                      \pixel_row_begin_addr$next  = \$20 [17:0];
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" */
      1'h1:
          \pixel_row_begin_addr$next  = \$23 [17:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pixel_row_begin_addr$next  = 18'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$262 ) begin end
    \pixel_x$next  = pixel_x;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:81" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" *)
          casez (\$25 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:83" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" *)
                casez (\$29 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:85" */
                  1'h1:
                      \pixel_x$next  = 8'h00;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:92" */
                  default:
                      \pixel_x$next  = \$32 [7:0];
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:95" */
      1'h1:
          \pixel_x$next  = 8'h00;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pixel_x$next  = 8'h00;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$10  = \$11 ;
  assign \$19  = \$20 ;
  assign \$22  = \$23 ;
  assign \$31  = \$32 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.pixel_ag" *)
(* generator = "nMigen" *)
module \pixel_ag$1 (clk, base_addr, num_pixels_x, num_blocks_x, num_blocks_y, next, addr, start, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$263  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire [9:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:132" *)
  wire [14:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:132" *)
  wire [14:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:143" *)
  wire [14:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:143" *)
  wire [14:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire [9:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:138" *)
  wire [9:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:138" *)
  wire [9:0] \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:137" *)
  wire [14:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:137" *)
  wire [14:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *)
  wire [9:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:118" *)
  output [13:0] addr;
  reg [13:0] addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:118" *)
  reg [13:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:114" *)
  input [13:0] base_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:120" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:116" *)
  input [3:0] num_blocks_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:117" *)
  input [7:0] num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:115" *)
  input [8:0] num_pixels_x;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:124" *)
  reg [13:0] pixel_row_begin_addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:124" *)
  reg [13:0] \pixel_row_begin_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:123" *)
  reg [8:0] pixel_x = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:123" *)
  reg [8:0] \pixel_x$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:119" *)
  input start;
  assign \$10  = \$8  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) num_pixels_x;
  assign \$13  = pixel_row_begin_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:132" *) num_blocks_y;
  assign \$16  = base_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:143" *) num_blocks_y;
  assign \$18  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) 1'h1;
  assign \$1  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) 1'h1;
  assign \$20  = \$18  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) num_pixels_x;
  assign \$23  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:138" *) 1'h1;
  assign \$3  = \$1  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) num_pixels_x;
  assign \$6  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:137" *) num_blocks_x;
  assign \$8  = pixel_x + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:127" *) 1'h1;
  always @(posedge clk)
    pixel_x <= \pixel_x$next ;
  always @(posedge clk)
    pixel_row_begin_addr <= \pixel_row_begin_addr$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$263 ) begin end
    \addr$next  = addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" */
            1'h1:
                \addr$next  = pixel_row_begin_addr;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:135" */
            default:
                \addr$next  = \$6 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" */
      1'h1:
          \addr$next  = base_addr;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$263 ) begin end
    \pixel_row_begin_addr$next  = pixel_row_begin_addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" *)
          casez (\$10 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" */
            1'h1:
                \pixel_row_begin_addr$next  = \$13 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" */
      1'h1:
          \pixel_row_begin_addr$next  = \$16 [13:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pixel_row_begin_addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$263 ) begin end
    \pixel_x$next  = pixel_x;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:126" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" *)
          casez (\$20 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:128" */
            1'h1:
                \pixel_x$next  = 9'h000;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:135" */
            default:
                \pixel_x$next  = \$23 [8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:140" */
      1'h1:
          \pixel_x$next  = 9'h000;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pixel_x$next  = 9'h000;
    endcase
  end
  assign \$5  = \$6 ;
  assign \$12  = \$13 ;
  assign \$15  = \$16 ;
  assign \$22  = \$23 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.pool" *)
(* generator = "nMigen" *)
module pool(done, start, in0, in1, rst, clk, \output );
  reg \$auto$verilog_backend.cc:2083:dump_module$264  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire [7:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:219" *)
  reg [31:0] last2 = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:219" *)
  reg [31:0] \last2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  reg [31:0] \output  = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  reg [31:0] \output$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] result0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] \result0$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] result1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] \result1$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] result2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] \result2$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] result3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:208" *)
  reg [7:0] \result3$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] sb0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:212" *)
  reg [7:0] \sb0$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] sb1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:214" *)
  reg [7:0] \sb1$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:222" *)
  reg [31:0] this2;
  assign \$7  = \$8  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) in1[15:8] : in0[15:8];
  assign \$14  = $signed(\sb1$12 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$11 );
  assign \$13  = \$14  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) in1[23:16] : in0[23:16];
  assign \$20  = $signed(\sb1$18 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$17 );
  assign \$19  = \$20  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) in1[31:24] : in0[31:24];
  assign \$27  = $signed(\sb1$24 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$23 );
  assign \$26  = \$27  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) last2[7:0] : this2[7:0];
  assign \$2  = $signed(sb1) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(sb0);
  assign \$34  = $signed(\sb1$31 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$30 );
  assign \$33  = \$34  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) last2[15:8] : this2[15:8];
  assign \$1  = \$2  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) in1[7:0] : in0[7:0];
  assign \$41  = $signed(\sb1$38 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$37 );
  assign \$40  = \$41  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) last2[23:16] : this2[23:16];
  assign \$48  = $signed(\sb1$45 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$44 );
  assign \$47  = \$48  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) last2[31:24] : this2[31:24];
  assign \$8  = $signed(\sb1$6 ) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:216" *) $signed(\sb0$5 );
  always @(posedge clk)
    last2 <= \last2$next ;
  always @(posedge clk)
    \output  <= \output$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \done$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \done$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    sb0 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          sb0 = in0[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$17  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$17  = in0[31:24];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$18  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$18  = in1[31:24];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    result3 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          result3 = \$19 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    this2 = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          this2 = { result3, result2, result1, result0 };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$23  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$23  = this2[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$24  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$24  = last2[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \result0$25  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \result0$25  = \$26 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$30  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$30  = this2[15:8];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$31  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$31  = last2[15:8];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \result1$32  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \result1$32  = \$33 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    sb1 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          sb1 = in1[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$37  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$37  = this2[23:16];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$38  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$38  = last2[23:16];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \result2$39  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \result2$39  = \$40 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$44  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$44  = this2[31:24];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$45  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$45  = last2[31:24];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \result3$46  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \result3$46  = \$47 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \output$next  = \output ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \output$next  = { \result3$46 , \result2$39 , \result1$32 , \result0$25  };
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \last2$next  = last2;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \last2$next  = this2;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last2$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    result0 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          result0 = \$1 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$5  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$5  = in0[15:8];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$6  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$6  = in1[15:8];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    result1 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          result1 = \$7 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb0$11  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb0$11  = in0[23:16];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    \sb1$12  = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          \sb1$12  = in1[23:16];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$264 ) begin end
    result2 = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:221" */
      1'h1:
          result2 = \$13 ;
    endcase
  end
  assign in1s = in1;
  assign in0s = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.ppp" *)
(* generator = "nMigen" *)
module ppp(clk, input__valid, input__payload, input__ready, params__payload__bias, params__payload__multiplier, params__payload__shift, params__ready, offset, activation_min, activation_max, output__valid, output__payload, output__ready, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$265  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:261" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:261" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:241" *)
  wire [15:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:243" *)
  input [7:0] activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:242" *)
  input [7:0] activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:238" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:241" *)
  input [8:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  output [7:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:240" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  input [15:0] params__payload__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  input [31:0] params__payload__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  input [3:0] params__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] params__payload__shift_delay_0 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] \params__payload__shift_delay_0$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] params__payload__shift_delay_1 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] \params__payload__shift_delay_1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] params__payload__shift_delay_2 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:191" *)
  reg [3:0] \params__payload__shift_delay_2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:239" *)
  output params__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] rdbpot_input__payload__dividend;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [3:0] rdbpot_input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire rdbpot_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire rdbpot_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [31:0] rdbpot_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire rdbpot_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire rdbpot_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [15:0] sap_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire sap_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire sap_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:163" *)
  wire [7:0] sap_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:164" *)
  wire [7:0] sap_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:162" *)
  wire [15:0] sap_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [7:0] sap_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire sap_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire sap_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] srdhm_input__payload__a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] srdhm_input__payload__b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire srdhm_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [31:0] srdhm_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire srdhm_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire srdhm_output__valid;
  assign \$2  = $signed(input__payload) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:261" *) $signed(params__payload__bias);
  assign \$4  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:241" *) $signed(offset);
  always @(posedge clk)
    params__payload__shift_delay_2 <= \params__payload__shift_delay_2$next ;
  always @(posedge clk)
    params__payload__shift_delay_1 <= \params__payload__shift_delay_1$next ;
  always @(posedge clk)
    params__payload__shift_delay_0 <= \params__payload__shift_delay_0$next ;
  rdbpot rdbpot (
    .clk(clk),
    .input__payload__dividend(rdbpot_input__payload__dividend),
    .input__payload__shift(rdbpot_input__payload__shift),
    .input__ready(rdbpot_input__ready),
    .input__valid(rdbpot_input__valid),
    .output__payload(rdbpot_output__payload),
    .output__ready(rdbpot_output__ready),
    .output__valid(rdbpot_output__valid),
    .rst(rst)
  );
  sap sap (
    .clk(clk),
    .input__payload(sap_input__payload),
    .input__ready(sap_input__ready),
    .input__valid(sap_input__valid),
    .max(sap_max),
    .min(sap_min),
    .offset(sap_offset),
    .output__payload(sap_output__payload),
    .output__ready(sap_output__ready),
    .output__valid(sap_output__valid),
    .rst(rst)
  );
  srdhm srdhm (
    .clk(clk),
    .input__payload__a(srdhm_input__payload__a),
    .input__payload__b(srdhm_input__payload__b),
    .input__valid(srdhm_input__valid),
    .output__payload(srdhm_output__payload),
    .output__ready(srdhm_output__ready),
    .output__valid(srdhm_output__valid),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$265 ) begin end
    \params__payload__shift_delay_0$next  = params__payload__shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \params__payload__shift_delay_0$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$265 ) begin end
    \params__payload__shift_delay_1$next  = params__payload__shift_delay_0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \params__payload__shift_delay_1$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$265 ) begin end
    \params__payload__shift_delay_2$next  = params__payload__shift_delay_1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \params__payload__shift_delay_2$next  = 4'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign sap_output__ready = output__ready;
  assign output__payload = sap_output__payload;
  assign output__valid = sap_output__valid;
  assign sap_max = activation_max;
  assign sap_min = activation_min;
  assign sap_offset = \$4 ;
  assign rdbpot_output__ready = sap_input__ready;
  assign sap_input__payload = rdbpot_output__payload[15:0];
  assign sap_input__valid = rdbpot_output__valid;
  assign rdbpot_input__payload__shift = params__payload__shift_delay_2;
  assign rdbpot_input__payload__dividend = srdhm_output__payload;
  assign rdbpot_input__valid = srdhm_output__valid;
  assign srdhm_output__ready = rdbpot_input__ready;
  assign srdhm_input__payload__b = params__payload__multiplier;
  assign srdhm_input__payload__a = \$2 [31:0];
  assign params__ready = input__valid;
  assign srdhm_input__valid = input__valid;
  assign input__ready = 1'h1;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.ram_mux" *)
(* generator = "nMigen" *)
module ram_mux(clk, lram_addr0, lram_data0, data_out0, addr_in0, lram_addr1, lram_data1, data_out1, addr_in1, lram_addr2, lram_data2, data_out2, addr_in2, lram_addr3, lram_data3, data_out3, addr_in3, phase, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$266  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  input [13:0] addr_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  input [13:0] addr_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  input [13:0] addr_in2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:82" *)
  input [13:0] addr_in3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  output [31:0] data_out0;
  reg [31:0] data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  output [31:0] data_out1;
  reg [31:0] data_out1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  output [31:0] data_out2;
  reg [31:0] data_out2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:83" *)
  output [31:0] data_out3;
  reg [31:0] data_out3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:112" *)
  reg [1:0] last_phase = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:112" *)
  reg [1:0] \last_phase$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  output [13:0] lram_addr0;
  reg [13:0] lram_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  output [13:0] lram_addr1;
  reg [13:0] lram_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  output [13:0] lram_addr2;
  reg [13:0] lram_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:84" *)
  output [13:0] lram_addr3;
  reg [13:0] lram_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  input [31:0] lram_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  input [31:0] lram_data1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  input [31:0] lram_data2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:85" *)
  input [31:0] lram_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:81" *)
  input [1:0] phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  always @(posedge clk)
    last_phase <= \last_phase$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    \last_phase$next  = phase;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \last_phase$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          lram_addr0 = addr_in0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          lram_addr0 = addr_in1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          lram_addr0 = addr_in2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          lram_addr0 = addr_in3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          lram_addr1 = addr_in3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          lram_addr1 = addr_in0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          lram_addr1 = addr_in1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          lram_addr1 = addr_in2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          lram_addr2 = addr_in2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          lram_addr2 = addr_in3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          lram_addr2 = addr_in0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          lram_addr2 = addr_in1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          lram_addr3 = addr_in1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          lram_addr3 = addr_in2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          lram_addr3 = addr_in3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          lram_addr3 = addr_in0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (last_phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          data_out0 = lram_data0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          data_out0 = lram_data1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          data_out0 = lram_data2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          data_out0 = lram_data3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (last_phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          data_out1 = lram_data3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          data_out1 = lram_data0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          data_out1 = lram_data1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          data_out1 = lram_data2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (last_phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          data_out2 = lram_data2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          data_out2 = lram_data3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          data_out2 = lram_data0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          data_out2 = lram_data1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$266 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:89" *)
    casez (last_phase)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:90" */
      2'h0:
          data_out3 = lram_data1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:95" */
      2'h1:
          data_out3 = lram_data2;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:100" */
      2'h2:
          data_out3 = lram_data3;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/ram_mux.py:105" */
      2'h3:
          data_out3 = lram_data0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.addr_gen.rc" *)
(* generator = "nMigen" *)
module rc(clk, count, reset, next, last, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$267  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:141" *)
  wire [2:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:142" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *)
  wire [2:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *)
  wire [2:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:126" *)
  input [2:0] count;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:130" *)
  output last;
  reg last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:129" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:139" *)
  reg [1:0] next_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:127" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:128" *)
  reg [1:0] value = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:128" *)
  reg [1:0] \value$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:138" *)
  reg [2:0] value_p1;
  assign \$1  = value + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:141" *) 1'h1;
  assign \$3  = value_p1 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:142" *) count;
  assign \$6  = last ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:143" *) 3'h0 : value_p1;
  always @(posedge clk)
    value <= \value$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$267 ) begin end
    \value$next  = value;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          \value$next  = 2'h0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:145" *)
          casez (next)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:145" */
            1'h1:
                \value$next  = next_value;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \value$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$267 ) begin end
    value_p1 = 3'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          value_p1 = \$1 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$267 ) begin end
    last = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          last = \$3 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$267 ) begin end
    next_value = 2'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:134" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mem.py:137" */
      default:
          next_value = \$6 [1:0];
    endcase
  end
  assign \$5  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.ppp.rdbpot" *)
(* generator = "nMigen" *)
module rdbpot(clk, input__ready, input__valid, input__payload__dividend, input__payload__shift, output__valid, output__payload, output__ready, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$268  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$101 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$103 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$105 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$107 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *)
  wire [32:0] \$109 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *)
  wire [31:0] \$110 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *)
  wire \$111 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *)
  wire \$112 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *)
  wire [32:0] \$116 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [2:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [3:0] \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [4:0] \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [5:0] \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [6:0] \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$61 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [7:0] \$64 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$67 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$68 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$69 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [8:0] \$72 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$75 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$76 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$77 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [9:0] \$80 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [31:0] \$83 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$84 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire \$85 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *)
  wire [10:0] \$88 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *)
  wire [31:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$91 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$93 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$95 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$97 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:132" *)
  wire [31:0] \$99 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:115" *)
  reg [31:0] dividend = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:115" *)
  reg [31:0] \dividend$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__dividend;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [3:0] input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:124" *)
  reg [31:0] quotient;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:122" *)
  reg [31:0] remainder;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:121" *)
  reg [31:0] result = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:121" *)
  reg [31:0] \result$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:116" *)
  reg [3:0] shift = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:116" *)
  reg [3:0] \shift$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] sr = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] \sr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:123" *)
  reg [31:0] threshold;
  assign \$9  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd127);
  assign \$112  = $signed(remainder) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *) $signed(threshold);
  assign \$111  = \$112  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *) 1'h1 : 1'h0;
  assign \$110  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *) \$111 ;
  assign \$116  = $signed(quotient) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:133" *) $signed(\$110 );
  assign \$11  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd255);
  assign \$13  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd511);
  assign \$15  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd1023);
  assign \$17  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd2047);
  assign \$1  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd7);
  assign \$21  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$20  = \$21  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$24  = 2'h3 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$20 ;
  assign \$19  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$24 ;
  assign \$29  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$28  = \$29  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$32  = 3'h7 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$28 ;
  assign \$27  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$32 ;
  assign \$37  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$36  = \$37  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$3  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd15);
  assign \$40  = 4'hf + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$36 ;
  assign \$35  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$40 ;
  assign \$45  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$44  = \$45  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$48  = 5'h1f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$44 ;
  assign \$43  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$48 ;
  assign \$53  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$52  = \$53  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$56  = 6'h3f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$52 ;
  assign \$51  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$56 ;
  assign \$5  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd31);
  assign \$61  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$60  = \$61  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$64  = 7'h7f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$60 ;
  assign \$59  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$64 ;
  assign \$69  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$68  = \$69  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$72  = 8'hff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$68 ;
  assign \$67  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$72 ;
  assign \$77  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$76  = \$77  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$7  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:129" *) $signed(32'd63);
  assign \$80  = 9'h1ff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$76 ;
  assign \$75  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$80 ;
  assign \$85  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) $signed(32'd0);
  assign \$84  = \$85  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) 1'h1 : 1'h0;
  assign \$88  = 10'h3ff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$84 ;
  assign \$83  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:131" *) \$88 ;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    result <= \result$next ;
  always @(posedge clk)
    shift <= \shift$next ;
  always @(posedge clk)
    dividend <= \dividend$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    \sr$next  = { sr[1:0], input__valid };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    \dividend$next  = input__payload__dividend;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \dividend$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    \shift$next  = input__payload__shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shift$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    remainder = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:125" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h3:
          remainder = \$1 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h4:
          remainder = \$3 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h5:
          remainder = \$5 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h6:
          remainder = \$7 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h7:
          remainder = \$9 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h8:
          remainder = \$11 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h9:
          remainder = \$13 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'ha:
          remainder = \$15 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'hb:
          remainder = \$17 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    threshold = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:125" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h3:
          threshold = \$19 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h4:
          threshold = \$27 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h5:
          threshold = \$35 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h6:
          threshold = \$43 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h7:
          threshold = \$51 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h8:
          threshold = \$59 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h9:
          threshold = \$67 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'ha:
          threshold = \$75 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'hb:
          threshold = \$83 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    quotient = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:125" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h3:
          quotient = \$91 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h4:
          quotient = \$93 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h5:
          quotient = \$95 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h6:
          quotient = \$97 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h7:
          quotient = \$99 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h8:
          quotient = \$101 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'h9:
          quotient = \$103 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'ha:
          quotient = \$105 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:127" */
      4'hb:
          quotient = \$107 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    \result$next  = \$116 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \result$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$268 ) begin end
    \output__payload$next  = result;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  assign \$109  = \$116 ;
  assign output__valid = sr[2];
  assign input__ready = output__ready;
  assign \$91  = { dividend[31], dividend[31], dividend[31], dividend[31:3] };
  assign \$93  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:4] };
  assign \$95  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:5] };
  assign \$97  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:6] };
  assign \$99  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:7] };
  assign \$101  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:8] };
  assign \$103  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:9] };
  assign \$105  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:10] };
  assign \$107  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:11] };
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f0.reader" *)
(* generator = "nMigen" *)
module reader(clk, addr, ram_mux_phase, rm_addr0, rm_data0, rm_addr1, rm_addr2, rm_addr3, rm_data3, data_out0, data_out1, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$269  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *)
  wire [14:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *)
  wire [14:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:215" *)
  wire [14:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *)
  wire [14:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:194" *)
  input [17:0] addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:215" *)
  wire [13:0] block;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:226" *)
  reg byte_sel = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:226" *)
  reg \byte_sel$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:198" *)
  output [31:0] data_out0;
  reg [31:0] data_out0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:198" *)
  output [31:0] data_out1;
  reg [31:0] data_out1 = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:198" *)
  reg [31:0] \data_out1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:230" *)
  wire [31:0] dmix;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:195" *)
  output [1:0] ram_mux_phase;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  output [13:0] rm_addr0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  output [13:0] rm_addr1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  output [13:0] rm_addr2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:196" *)
  output [13:0] rm_addr3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  input [31:0] rm_data0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:197" *)
  input [31:0] rm_data3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *) byte_sel;
  assign \$12  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *) byte_sel;
  assign \$2  = block + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *) 1'h1;
  assign \$4  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:215" *) block;
  assign \$7  = ram_mux_phase == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *) 2'h3;
  assign \$6  = \$7  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:219" *) \$2  : \$4 ;
  always @(posedge clk)
    data_out1 <= \data_out1$next ;
  always @(posedge clk)
    byte_sel <= \byte_sel$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$269 ) begin end
    \byte_sel$next  = addr[1];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \byte_sel$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$269 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *)
    casez (\$10 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" */
      1'h1:
          data_out0 = rm_data0;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:235" */
      default:
          data_out0 = dmix;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$269 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" *)
    casez (\$12 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:232" */
      1'h1:
          \data_out1$next  = dmix;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:235" */
      default:
          \data_out1$next  = rm_data3;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_out1$next  = 32'd0;
    endcase
  end
  assign \$1  = \$6 ;
  assign dmix = { rm_data3[15:0], rm_data0[31:16] };
  assign ram_mux_phase = addr[3:2];
  assign rm_addr3 = \$6 [13:0];
  assign rm_addr0 = block;
  assign block = addr[17:4];
  assign rm_addr2 = 14'h0000;
  assign rm_addr1 = 14'h0000;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.repeater" *)
(* generator = "nMigen" *)
module repeater(clk, repeats, gen_next, gen_addr, start, addr, next, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$270  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:208" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:209" *)
  wire [7:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:209" *)
  wire [7:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" *)
  wire [7:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:207" *)
  wire [2:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:207" *)
  wire [2:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:185" *)
  output [13:0] addr;
  reg [13:0] addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:188" *)
  input [13:0] gen_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:187" *)
  output gen_next;
  reg gen_next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:191" *)
  reg [1:0] group = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:191" *)
  reg [1:0] \group$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] mem0 = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] \mem0$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] mem1 = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] \mem1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] mem2 = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] \mem2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] mem3 = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:193" *)
  reg [13:0] \mem3$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:184" *)
  input next;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:192" *)
  reg [6:0] repeat_count = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:192" *)
  reg [6:0] \repeat_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:183" *)
  input [6:0] repeats;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:186" *)
  input start;
  assign \$10  = group == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:208" *) 2'h3;
  assign \$13  = repeat_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:209" *) 1'h1;
  assign \$15  = repeat_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" *) 1'h1;
  assign \$17  = \$15  == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" *) repeats;
  assign \$1  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *) repeat_count;
  assign \$3  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *) repeat_count;
  assign \$5  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *) repeat_count;
  assign \$8  = group + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:207" *) 1'h1;
  always @(posedge clk)
    repeat_count <= \repeat_count$next ;
  always @(posedge clk)
    group <= \group$next ;
  always @(posedge clk)
    mem0 <= \mem0$next ;
  always @(posedge clk)
    mem1 <= \mem1$next ;
  always @(posedge clk)
    mem2 <= \mem2$next ;
  always @(posedge clk)
    mem3 <= \mem3$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$270 ) begin end
    gen_next = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" */
      1'h1:
          gen_next = next;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$270 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" */
      1'h1:
          addr = gen_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:201" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:203" *)
          casez (group)
            2'h0:
                addr = mem0;
            2'h1:
                addr = mem1;
            2'h2:
                addr = mem2;
            2'h?:
                addr = mem3;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$270 ) begin end
    \mem0$next  = mem0;
    \mem1$next  = mem1;
    \mem2$next  = mem2;
    \mem3$next  = mem3;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:195" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:199" *)
          casez (next)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:199" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:200" *)
                casez (group)
                  2'h0:
                      \mem0$next  = gen_addr;
                  2'h1:
                      \mem1$next  = gen_addr;
                  2'h2:
                      \mem2$next  = gen_addr;
                  2'h?:
                      \mem3$next  = gen_addr;
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
        begin
          \mem0$next  = 14'h0000;
          \mem1$next  = 14'h0000;
          \mem2$next  = 14'h0000;
          \mem3$next  = 14'h0000;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$270 ) begin end
    \group$next  = group;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:206" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:206" */
      1'h1:
          \group$next  = \$8 [1:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:213" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:213" */
      1'h1:
          \group$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \group$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$270 ) begin end
    \repeat_count$next  = repeat_count;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:206" *)
    casez (next)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:206" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:208" *)
          casez (\$10 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:208" */
            1'h1:
              begin
                \repeat_count$next  = \$13 [6:0];
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" *)
                casez (\$17 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:210" */
                  1'h1:
                      \repeat_count$next  = 7'h00;
                endcase
              end
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:213" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:213" */
      1'h1:
          \repeat_count$next  = 7'h00;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \repeat_count$next  = 7'h00;
    endcase
  end
  assign \$7  = \$8 ;
  assign \$12  = \$13 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.ppp.sap" *)
(* generator = "nMigen" *)
module sap(clk, input__valid, input__payload, input__ready, offset, min, max, output__valid, output__payload, output__ready, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$271  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:169" *)
  wire [31:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:169" *)
  wire [16:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:170" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:172" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [15:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:163" *)
  input [7:0] max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:164" *)
  input [7:0] min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:162" *)
  input [15:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [7:0] output__payload;
  reg [7:0] output__payload = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [7:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg sr = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg \sr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:168" *)
  wire [31:0] with_offset;
  assign \$2  = $signed(input__payload) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:169" *) $signed(offset);
  assign \$1  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:169" *) $signed(\$2 );
  assign \$5  = $signed(with_offset) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:170" *) $signed(max);
  assign \$7  = $signed(with_offset) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:172" *) $signed(min);
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$271 ) begin end
    \sr$next  = input__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$271 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:170" *)
    casez ({ \$7 , \$5  })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:170" */
      2'b?1:
          \output__payload$next  = max;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:172" */
      2'b1?:
          \output__payload$next  = min;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:174" */
      default:
          \output__payload$next  = with_offset[7:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 8'h00;
    endcase
  end
  assign with_offset = \$1 ;
  assign output__valid = sr;
  assign input__ready = output__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.set" *)
(* generator = "nMigen" *)
module set(accelerator_reset, config__mode, config__input_offset, config__num_filter_words, config__output_offset, config__output_activation_min, config__output_activation_max, config__input_base_addr, config__num_pixels_x, config__pixel_advance_x, config__pixel_advance_y, config__input_channel_depth, config__output_channel_depth, config__num_output_values, filter_output__valid, filter_output__payload__store, filter_output__payload__addr, filter_output__payload__data, post_process_params__valid, post_process_params__payload__bias, post_process_params__payload__multiplier
, post_process_params__payload__shift, reg_verify_value, done, start, in0, in1, funct7, rst, clk, accelerator_start);
  reg \$auto$verilog_backend.cc:2083:dump_module$272  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:123" *)
  output accelerator_reset;
  reg accelerator_reset = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:123" *)
  reg \accelerator_reset$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:122" *)
  output accelerator_start;
  reg accelerator_start = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:122" *)
  reg \accelerator_start$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [17:0] config__input_base_addr;
  reg [17:0] config__input_base_addr = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [17:0] \config__input_base_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [9:0] config__input_channel_depth;
  reg [9:0] config__input_channel_depth = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [9:0] \config__input_channel_depth$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [8:0] config__input_offset;
  reg [8:0] config__input_offset = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [8:0] \config__input_offset$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output config__mode;
  reg config__mode = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg \config__mode$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [9:0] config__num_filter_words;
  reg [9:0] config__num_filter_words = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [9:0] \config__num_filter_words$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [17:0] config__num_output_values;
  reg [17:0] config__num_output_values = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [17:0] \config__num_output_values$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [8:0] config__num_pixels_x;
  reg [8:0] config__num_pixels_x = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [8:0] \config__num_pixels_x$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [7:0] config__output_activation_max;
  reg [7:0] config__output_activation_max = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [7:0] \config__output_activation_max$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [7:0] config__output_activation_min;
  reg [7:0] config__output_activation_min = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [7:0] \config__output_activation_min$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [9:0] config__output_channel_depth;
  reg [9:0] config__output_channel_depth = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [9:0] \config__output_channel_depth$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [8:0] config__output_offset;
  reg [8:0] config__output_offset = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [8:0] \config__output_offset$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [3:0] config__pixel_advance_x;
  reg [3:0] config__pixel_advance_x = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [3:0] \config__pixel_advance_x$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  output [7:0] config__pixel_advance_y;
  reg [7:0] config__pixel_advance_y = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:124" *)
  reg [7:0] \config__pixel_advance_y$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  output [8:0] filter_output__payload__addr;
  reg [8:0] filter_output__payload__addr = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  reg [8:0] \filter_output__payload__addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  output [31:0] filter_output__payload__data;
  reg [31:0] filter_output__payload__data = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  reg [31:0] \filter_output__payload__data$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  output filter_output__payload__store;
  reg filter_output__payload__store = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  reg \filter_output__payload__store$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  output filter_output__valid;
  reg filter_output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:125" *)
  reg \filter_output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  input [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  output [15:0] post_process_params__payload__bias;
  reg [15:0] post_process_params__payload__bias = 16'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  reg [15:0] \post_process_params__payload__bias$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  output [31:0] post_process_params__payload__multiplier;
  reg [31:0] post_process_params__payload__multiplier = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  reg [31:0] \post_process_params__payload__multiplier$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  output [3:0] post_process_params__payload__shift;
  reg [3:0] post_process_params__payload__shift = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  reg [3:0] \post_process_params__payload__shift$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  output post_process_params__valid;
  reg post_process_params__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:126" *)
  reg \post_process_params__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:136" *)
  reg [15:0] pp_bias = 16'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:136" *)
  reg [15:0] \pp_bias$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:137" *)
  reg [3:0] pp_shift = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:137" *)
  reg [3:0] \pp_shift$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:121" *)
  output [31:0] reg_verify_value;
  reg [31:0] reg_verify_value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:121" *)
  reg [31:0] \reg_verify_value$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  always @(posedge clk)
    post_process_params__payload__multiplier <= \post_process_params__payload__multiplier$next ;
  always @(posedge clk)
    post_process_params__payload__shift <= \post_process_params__payload__shift$next ;
  always @(posedge clk)
    post_process_params__payload__bias <= \post_process_params__payload__bias$next ;
  always @(posedge clk)
    pp_shift <= \pp_shift$next ;
  always @(posedge clk)
    pp_bias <= \pp_bias$next ;
  always @(posedge clk)
    config__num_output_values <= \config__num_output_values$next ;
  always @(posedge clk)
    config__output_channel_depth <= \config__output_channel_depth$next ;
  always @(posedge clk)
    config__input_channel_depth <= \config__input_channel_depth$next ;
  always @(posedge clk)
    config__pixel_advance_y <= \config__pixel_advance_y$next ;
  always @(posedge clk)
    config__pixel_advance_x <= \config__pixel_advance_x$next ;
  always @(posedge clk)
    config__num_pixels_x <= \config__num_pixels_x$next ;
  always @(posedge clk)
    config__input_base_addr <= \config__input_base_addr$next ;
  always @(posedge clk)
    config__output_activation_max <= \config__output_activation_max$next ;
  always @(posedge clk)
    config__output_activation_min <= \config__output_activation_min$next ;
  always @(posedge clk)
    config__output_offset <= \config__output_offset$next ;
  always @(posedge clk)
    config__num_filter_words <= \config__num_filter_words$next ;
  always @(posedge clk)
    config__input_offset <= \config__input_offset$next ;
  always @(posedge clk)
    config__mode <= \config__mode$next ;
  always @(posedge clk)
    filter_output__payload__data <= \filter_output__payload__data$next ;
  always @(posedge clk)
    filter_output__payload__addr <= \filter_output__payload__addr$next ;
  always @(posedge clk)
    filter_output__payload__store <= \filter_output__payload__store$next ;
  always @(posedge clk)
    reg_verify_value <= \reg_verify_value$next ;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    post_process_params__valid <= \post_process_params__valid$next ;
  always @(posedge clk)
    filter_output__valid <= \filter_output__valid$next ;
  always @(posedge clk)
    accelerator_reset <= \accelerator_reset$next ;
  always @(posedge clk)
    accelerator_start <= \accelerator_start$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \accelerator_start$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                \accelerator_start$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accelerator_start$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \accelerator_reset$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                \accelerator_reset$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accelerator_reset$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__input_offset$next  = config__input_offset;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                \config__input_offset$next  = in0s[8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__input_offset$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__num_filter_words$next  = config__num_filter_words;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                \config__num_filter_words$next  = in0[9:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__num_filter_words$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__output_offset$next  = config__output_offset;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                \config__output_offset$next  = in0s[8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__output_offset$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__output_activation_min$next  = config__output_activation_min;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                \config__output_activation_min$next  = in0s[7:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__output_activation_min$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__output_activation_max$next  = config__output_activation_max;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                \config__output_activation_max$next  = in0s[7:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__output_activation_max$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__input_base_addr$next  = config__input_base_addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                \config__input_base_addr$next  = in0[17:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__input_base_addr$next  = 18'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__num_pixels_x$next  = config__num_pixels_x;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                \config__num_pixels_x$next  = in0[8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__num_pixels_x$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__pixel_advance_x$next  = config__pixel_advance_x;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                \config__pixel_advance_x$next  = in0[3:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__pixel_advance_x$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__pixel_advance_y$next  = config__pixel_advance_y;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                \config__pixel_advance_y$next  = in0[7:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__pixel_advance_y$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__input_channel_depth$next  = config__input_channel_depth;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                \config__input_channel_depth$next  = in0[9:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__input_channel_depth$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \filter_output__valid$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                \filter_output__valid$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \filter_output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__output_channel_depth$next  = config__output_channel_depth;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                \config__output_channel_depth$next  = in0[9:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__output_channel_depth$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__num_output_values$next  = config__num_output_values;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                \config__num_output_values$next  = in0[17:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__num_output_values$next  = 18'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \pp_bias$next  = pp_bias;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                \pp_bias$next  = in0s[15:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pp_bias$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \pp_shift$next  = pp_shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:186" */
            7'h12:
                \pp_shift$next  = in0[3:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pp_shift$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \post_process_params__payload__bias$next  = post_process_params__payload__bias;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:186" */
            7'h12:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:188" */
            7'h13:
                \post_process_params__payload__bias$next  = pp_bias;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \post_process_params__payload__bias$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \post_process_params__payload__shift$next  = post_process_params__payload__shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:186" */
            7'h12:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:188" */
            7'h13:
                \post_process_params__payload__shift$next  = pp_shift;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \post_process_params__payload__shift$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \post_process_params__payload__multiplier$next  = post_process_params__payload__multiplier;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:186" */
            7'h12:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:188" */
            7'h13:
                \post_process_params__payload__multiplier$next  = in0s;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \post_process_params__payload__multiplier$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \post_process_params__valid$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:160" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:162" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:164" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:166" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:168" */
            7'h09:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:170" */
            7'h0a:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:172" */
            7'h0b:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:174" */
            7'h0c:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:176" */
            7'h0d:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:178" */
            7'h0e:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:180" */
            7'h0f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:182" */
            7'h10:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:184" */
            7'h11:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:186" */
            7'h12:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:188" */
            7'h13:
                \post_process_params__valid$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \post_process_params__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \done$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          \done$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \reg_verify_value$next  = reg_verify_value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                \reg_verify_value$next  = in0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_verify_value$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \filter_output__payload__store$next  = filter_output__payload__store;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                \filter_output__payload__store$next  = in0[16];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \filter_output__payload__store$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \filter_output__payload__addr$next  = filter_output__payload__addr;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                \filter_output__payload__addr$next  = in0[8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \filter_output__payload__addr$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \filter_output__payload__data$next  = filter_output__payload__data;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                \filter_output__payload__data$next  = in1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \filter_output__payload__data$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$272 ) begin end
    \config__mode$next  = config__mode;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:143" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:144" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:145" */
            7'h00:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:147" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:149" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:151" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/hps_cfu.py:158" */
            7'h04:
                \config__mode$next  = in0[0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \config__mode$next  = 1'h0;
    endcase
  end
  assign in1s = in1;
  assign in0s = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.ppp.srdhm" *)
(* generator = "nMigen" *)
module srdhm(clk, input__valid, input__payload__a, input__payload__b, output__ready, output__valid, output__payload, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$273  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:77" *)
  wire [63:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:77" *)
  wire [63:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:80" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *)
  wire [63:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *)
  wire [62:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *)
  wire [30:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *)
  wire [63:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:84" *)
  wire [32:0] \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:82" *)
  wire [32:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:84" *)
  wire [32:0] \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:84" *)
  wire [32:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *)
  wire [32:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *)
  wire [32:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:82" *)
  wire [31:0] high_bits;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:69" *)
  reg [31:0] reg_a = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:69" *)
  reg [31:0] \reg_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:76" *)
  reg [62:0] reg_ab = 63'h0000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:76" *)
  reg [62:0] \reg_ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:70" *)
  reg [31:0] reg_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:70" *)
  reg [31:0] \reg_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] sr = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [1:0] \sr$13  = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [1:0] \sr$13$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] \sr$next ;
  assign \$11  = $signed(reg_a) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:77" *) $signed(reg_b);
  assign \$14  = $signed(input__payload__a) >= (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:80" *) $signed(32'd0);
  assign \$18  = \sr$13 [1] ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *) 31'h40000000 : 31'h3fffffff;
  assign \$17  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *) \$18 ;
  assign \$21  = $signed(reg_ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:81" *) $signed(\$17 );
  assign \$24  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:82" *) $signed(high_bits);
  assign \$26  = - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:84" *) $signed(high_bits);
  assign \$28  = \sr$13 [1] ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:84" *) \$24  : \$26 ;
  assign \$2  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *) $signed(input__payload__a);
  assign \$4  = - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *) $signed(input__payload__a);
  assign \$7  = $signed(input__payload__a) >= (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *) $signed(32'd0);
  assign \$6  = \$7  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:71" *) \$2  : \$4 ;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    \sr$13  <= \sr$13$next ;
  always @(posedge clk)
    reg_ab <= \reg_ab$next ;
  always @(posedge clk)
    reg_b <= \reg_b$next ;
  always @(posedge clk)
    reg_a <= \reg_a$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \sr$next  = { sr[1:0], input__valid };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \reg_a$next  = \$6 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_a$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \reg_b$next  = input__payload__b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \reg_ab$next  = \$11 [62:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_ab$next  = 63'h0000000000000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \sr$13$next  = { \sr$13 [0], \$14  };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$13$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$273 ) begin end
    \output__payload$next  = \$28 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  assign \$1  = \$6 ;
  assign \$10  = \$11 ;
  assign \$16  = \$21 ;
  assign \$23  = \$28 ;
  assign high_bits = \$21 [62:31];
  assign output__valid = sr[2];
  assign input__ready = output__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.sysarray" *)
(* generator = "nMigen" *)
module sysarray(clk, input_a0, input_a1, input_a2, input_a3, input_b0, input_b1, first, last, \$signal , \$signal$1 , \$signal$2 , \$signal$3 , \$signal$4 , \$signal$5 , \$signal$6 , \$signal$7 , \$signal$8 , \$signal$9 , \$signal$10 , \$signal$11 
, \$signal$12 , \$signal$13 , \$signal$14 , \$signal$15 , rst);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:97" *)
  output [31:0] \$signal$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:98" *)
  output \$signal$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:93" *)
  input first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  input [35:0] input_a0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  input [35:0] input_a1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  input [35:0] input_a2;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:89" *)
  input [35:0] input_a3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:91" *)
  input [31:0] input_b0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:91" *)
  input [31:0] input_b1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/sysarray.py:94" *)
  input last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_0_0_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_0_0_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_0_0_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_0_0_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  wire [35:0] macc_0_0_output_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_0_0_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_0_0_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_0_0_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  wire macc_0_0_output_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  wire macc_0_0_output_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_0_1_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_0_1_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_0_1_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_0_1_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_0_1_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_0_1_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_0_1_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_1_0_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_1_0_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_1_0_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_1_0_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  wire [35:0] macc_1_0_output_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_1_0_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_1_0_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_1_0_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  wire macc_1_0_output_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  wire macc_1_0_output_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_1_1_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_1_1_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_1_1_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_1_1_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_1_1_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_1_1_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_1_1_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_2_0_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_2_0_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_2_0_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_2_0_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  wire [35:0] macc_2_0_output_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_2_0_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_2_0_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_2_0_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  wire macc_2_0_output_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  wire macc_2_0_output_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_2_1_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_2_1_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_2_1_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_2_1_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_2_1_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_2_1_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:110" *)
  wire [31:0] macc_2_1_output_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_3_0_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_3_0_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_3_0_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_3_0_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:108" *)
  wire [35:0] macc_3_0_output_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_3_0_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_3_0_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:113" *)
  wire macc_3_0_output_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:115" *)
  wire macc_3_0_output_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:107" *)
  wire [35:0] macc_3_1_input_a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:109" *)
  wire [31:0] macc_3_1_input_b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:112" *)
  wire macc_3_1_input_first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:114" *)
  wire macc_3_1_input_last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:117" *)
  wire [31:0] macc_3_1_output_accumulator;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/macc.py:118" *)
  wire macc_3_1_output_accumulator_new;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  macc_0_0 macc_0_0 (
    .clk(clk),
    .input_a(macc_0_0_input_a),
    .input_b(macc_0_0_input_b),
    .input_first(macc_0_0_input_first),
    .input_last(macc_0_0_input_last),
    .output_a(macc_0_0_output_a),
    .output_accumulator(macc_0_0_output_accumulator),
    .output_accumulator_new(macc_0_0_output_accumulator_new),
    .output_b(macc_0_0_output_b),
    .output_first(macc_0_0_output_first),
    .output_last(macc_0_0_output_last),
    .rst(rst)
  );
  macc_0_1 macc_0_1 (
    .clk(clk),
    .input_a(macc_0_1_input_a),
    .input_b(macc_0_1_input_b),
    .input_first(macc_0_1_input_first),
    .input_last(macc_0_1_input_last),
    .output_accumulator(macc_0_1_output_accumulator),
    .output_accumulator_new(macc_0_1_output_accumulator_new),
    .output_b(macc_0_1_output_b),
    .rst(rst)
  );
  macc_1_0 macc_1_0 (
    .clk(clk),
    .input_a(macc_1_0_input_a),
    .input_b(macc_1_0_input_b),
    .input_first(macc_1_0_input_first),
    .input_last(macc_1_0_input_last),
    .output_a(macc_1_0_output_a),
    .output_accumulator(macc_1_0_output_accumulator),
    .output_accumulator_new(macc_1_0_output_accumulator_new),
    .output_b(macc_1_0_output_b),
    .output_first(macc_1_0_output_first),
    .output_last(macc_1_0_output_last),
    .rst(rst)
  );
  macc_1_1 macc_1_1 (
    .clk(clk),
    .input_a(macc_1_1_input_a),
    .input_b(macc_1_1_input_b),
    .input_first(macc_1_1_input_first),
    .input_last(macc_1_1_input_last),
    .output_accumulator(macc_1_1_output_accumulator),
    .output_accumulator_new(macc_1_1_output_accumulator_new),
    .output_b(macc_1_1_output_b),
    .rst(rst)
  );
  macc_2_0 macc_2_0 (
    .clk(clk),
    .input_a(macc_2_0_input_a),
    .input_b(macc_2_0_input_b),
    .input_first(macc_2_0_input_first),
    .input_last(macc_2_0_input_last),
    .output_a(macc_2_0_output_a),
    .output_accumulator(macc_2_0_output_accumulator),
    .output_accumulator_new(macc_2_0_output_accumulator_new),
    .output_b(macc_2_0_output_b),
    .output_first(macc_2_0_output_first),
    .output_last(macc_2_0_output_last),
    .rst(rst)
  );
  macc_2_1 macc_2_1 (
    .clk(clk),
    .input_a(macc_2_1_input_a),
    .input_b(macc_2_1_input_b),
    .input_first(macc_2_1_input_first),
    .input_last(macc_2_1_input_last),
    .output_accumulator(macc_2_1_output_accumulator),
    .output_accumulator_new(macc_2_1_output_accumulator_new),
    .output_b(macc_2_1_output_b),
    .rst(rst)
  );
  macc_3_0 macc_3_0 (
    .clk(clk),
    .input_a(macc_3_0_input_a),
    .input_b(macc_3_0_input_b),
    .input_first(macc_3_0_input_first),
    .input_last(macc_3_0_input_last),
    .output_a(macc_3_0_output_a),
    .output_accumulator(macc_3_0_output_accumulator),
    .output_accumulator_new(macc_3_0_output_accumulator_new),
    .output_first(macc_3_0_output_first),
    .output_last(macc_3_0_output_last),
    .rst(rst)
  );
  macc_3_1 macc_3_1 (
    .clk(clk),
    .input_a(macc_3_1_input_a),
    .input_b(macc_3_1_input_b),
    .input_first(macc_3_1_input_first),
    .input_last(macc_3_1_input_last),
    .output_accumulator(macc_3_1_output_accumulator),
    .output_accumulator_new(macc_3_1_output_accumulator_new),
    .rst(rst)
  );
  assign \$signal$15  = macc_3_1_output_accumulator_new;
  assign \$signal$14  = macc_3_1_output_accumulator;
  assign macc_3_1_input_last = macc_3_0_output_last;
  assign macc_3_1_input_first = macc_3_0_output_first;
  assign macc_3_1_input_b = macc_2_1_output_b;
  assign macc_3_1_input_a = macc_3_0_output_a;
  assign \$signal$7  = macc_3_0_output_accumulator_new;
  assign \$signal$6  = macc_3_0_output_accumulator;
  assign macc_3_0_input_last = macc_2_0_output_last;
  assign macc_3_0_input_first = macc_2_0_output_first;
  assign macc_3_0_input_b = macc_2_0_output_b;
  assign macc_3_0_input_a = input_a3;
  assign \$signal$13  = macc_2_1_output_accumulator_new;
  assign \$signal$12  = macc_2_1_output_accumulator;
  assign macc_2_1_input_last = macc_2_0_output_last;
  assign macc_2_1_input_first = macc_2_0_output_first;
  assign macc_2_1_input_b = macc_1_1_output_b;
  assign macc_2_1_input_a = macc_2_0_output_a;
  assign \$signal$5  = macc_2_0_output_accumulator_new;
  assign \$signal$4  = macc_2_0_output_accumulator;
  assign macc_2_0_input_last = macc_1_0_output_last;
  assign macc_2_0_input_first = macc_1_0_output_first;
  assign macc_2_0_input_b = macc_1_0_output_b;
  assign macc_2_0_input_a = input_a2;
  assign \$signal$11  = macc_1_1_output_accumulator_new;
  assign \$signal$10  = macc_1_1_output_accumulator;
  assign macc_1_1_input_last = macc_1_0_output_last;
  assign macc_1_1_input_first = macc_1_0_output_first;
  assign macc_1_1_input_b = macc_0_1_output_b;
  assign macc_1_1_input_a = macc_1_0_output_a;
  assign \$signal$3  = macc_1_0_output_accumulator_new;
  assign \$signal$2  = macc_1_0_output_accumulator;
  assign macc_1_0_input_last = macc_0_0_output_last;
  assign macc_1_0_input_first = macc_0_0_output_first;
  assign macc_1_0_input_b = macc_0_0_output_b;
  assign macc_1_0_input_a = input_a1;
  assign \$signal$9  = macc_0_1_output_accumulator_new;
  assign \$signal$8  = macc_0_1_output_accumulator;
  assign macc_0_1_input_last = macc_0_0_output_last;
  assign macc_0_1_input_first = macc_0_0_output_first;
  assign macc_0_1_input_b = input_b1;
  assign macc_0_1_input_a = macc_0_0_output_a;
  assign \$signal$1  = macc_0_0_output_accumulator_new;
  assign \$signal  = macc_0_0_output_accumulator;
  assign macc_0_0_input_last = last;
  assign macc_0_0_input_first = first;
  assign macc_0_0_input_b = input_b0;
  assign macc_0_0_input_a = input_a0;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.fifo.wrapped.unbuffered" *)
(* generator = "nMigen" *)
module unbuffered(clk, reset, w_data, w_en, w_rdy, r_data, r_en, r_rdy, level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$274  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *)
  wire [1:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *)
  wire [1:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *)
  wire [1:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *)
  wire [1:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [2:0] \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [2:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [2:0] \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [2:0] \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *)
  wire \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *)
  wire \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg consume = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg \consume$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  output [1:0] level;
  reg [1:0] level = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  reg [1:0] \level$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg produce = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg \produce$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [51:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [1:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:374" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire storage_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire [51:0] storage_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire storage_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire storage_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire [51:0] storage_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire storage_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [51:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [1:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  reg [51:0] storage [1:0];
  initial begin
    storage[0] = 52'h0000000000000;
    storage[1] = 52'h0000000000000;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [51:0] _0_;
  always @(posedge clk) begin
    if (storage_r_en) begin
      _0_ <= storage[storage_r_addr];
    end
  end
  assign storage_r_data = _0_;
  assign \$11  = produce + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *) 1'h1;
  assign \$13  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$16  = consume + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:91" *) 1'h1;
  assign \$18  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$21  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$20  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$21 ;
  assign \$24  = \$18  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$20 ;
  assign \$27  = level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *) 1'h1;
  assign \$2  = level != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *) 2'h2;
  assign \$29  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$32  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$31  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$32 ;
  assign \$35  = \$29  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$31 ;
  assign \$38  = level - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *) 1'h1;
  assign \$4  = | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *) level;
  assign \$6  = w_en & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  always @(posedge clk)
    level <= \level$next ;
  always @(posedge clk)
    consume <= \consume$next ;
  always @(posedge clk)
    produce <= \produce$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$274 ) begin end
    \consume$next  = consume;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" *)
    casez (\$13 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" */
      1'h1:
          \consume$next  = \$16 [0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:262" *)
    casez (reset)
      1'h1:
          \consume$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$274 ) begin end
    \level$next  = level;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
    casez (\$24 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" */
      1'h1:
          \level$next  = \$27 [1:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
    casez (\$35 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" */
      1'h1:
          \level$next  = \$38 [1:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:262" *)
    casez (reset)
      1'h1:
          \level$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \level$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$274 ) begin end
    \produce$next  = produce;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" *)
    casez (\$8 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" */
      1'h1:
          \produce$next  = \$11 [0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:262" *)
    casez (reset)
      1'h1:
          \produce$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce$next  = 1'h0;
    endcase
  end
  assign \$10  = \$11 ;
  assign \$15  = \$16 ;
  assign \$26  = \$27 ;
  assign \$37  = \$38 ;
  assign storage_r_en = r_en;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.fifo.wrapped.unbuffered" *)
(* generator = "nMigen" *)
module \unbuffered$4 (clk, w_data, w_en, w_rdy, r_data, r_en, r_rdy, level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$275  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [10:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [10:0] \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [10:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *)
  wire \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [10:0] \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [10:0] \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *)
  wire \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg [9:0] consume = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg [9:0] \consume$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  output [9:0] level;
  reg [9:0] level = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  reg [9:0] \level$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg [9:0] produce = 10'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg [9:0] \produce$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [31:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [9:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire [9:0] storage_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire [31:0] storage_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:145" *)
  wire storage_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire [9:0] storage_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire [31:0] storage_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire storage_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [31:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [9:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  reg [31:0] storage [1022:0];
  initial begin
    storage[0] = 32'd0;
    storage[1] = 32'd0;
    storage[2] = 32'd0;
    storage[3] = 32'd0;
    storage[4] = 32'd0;
    storage[5] = 32'd0;
    storage[6] = 32'd0;
    storage[7] = 32'd0;
    storage[8] = 32'd0;
    storage[9] = 32'd0;
    storage[10] = 32'd0;
    storage[11] = 32'd0;
    storage[12] = 32'd0;
    storage[13] = 32'd0;
    storage[14] = 32'd0;
    storage[15] = 32'd0;
    storage[16] = 32'd0;
    storage[17] = 32'd0;
    storage[18] = 32'd0;
    storage[19] = 32'd0;
    storage[20] = 32'd0;
    storage[21] = 32'd0;
    storage[22] = 32'd0;
    storage[23] = 32'd0;
    storage[24] = 32'd0;
    storage[25] = 32'd0;
    storage[26] = 32'd0;
    storage[27] = 32'd0;
    storage[28] = 32'd0;
    storage[29] = 32'd0;
    storage[30] = 32'd0;
    storage[31] = 32'd0;
    storage[32] = 32'd0;
    storage[33] = 32'd0;
    storage[34] = 32'd0;
    storage[35] = 32'd0;
    storage[36] = 32'd0;
    storage[37] = 32'd0;
    storage[38] = 32'd0;
    storage[39] = 32'd0;
    storage[40] = 32'd0;
    storage[41] = 32'd0;
    storage[42] = 32'd0;
    storage[43] = 32'd0;
    storage[44] = 32'd0;
    storage[45] = 32'd0;
    storage[46] = 32'd0;
    storage[47] = 32'd0;
    storage[48] = 32'd0;
    storage[49] = 32'd0;
    storage[50] = 32'd0;
    storage[51] = 32'd0;
    storage[52] = 32'd0;
    storage[53] = 32'd0;
    storage[54] = 32'd0;
    storage[55] = 32'd0;
    storage[56] = 32'd0;
    storage[57] = 32'd0;
    storage[58] = 32'd0;
    storage[59] = 32'd0;
    storage[60] = 32'd0;
    storage[61] = 32'd0;
    storage[62] = 32'd0;
    storage[63] = 32'd0;
    storage[64] = 32'd0;
    storage[65] = 32'd0;
    storage[66] = 32'd0;
    storage[67] = 32'd0;
    storage[68] = 32'd0;
    storage[69] = 32'd0;
    storage[70] = 32'd0;
    storage[71] = 32'd0;
    storage[72] = 32'd0;
    storage[73] = 32'd0;
    storage[74] = 32'd0;
    storage[75] = 32'd0;
    storage[76] = 32'd0;
    storage[77] = 32'd0;
    storage[78] = 32'd0;
    storage[79] = 32'd0;
    storage[80] = 32'd0;
    storage[81] = 32'd0;
    storage[82] = 32'd0;
    storage[83] = 32'd0;
    storage[84] = 32'd0;
    storage[85] = 32'd0;
    storage[86] = 32'd0;
    storage[87] = 32'd0;
    storage[88] = 32'd0;
    storage[89] = 32'd0;
    storage[90] = 32'd0;
    storage[91] = 32'd0;
    storage[92] = 32'd0;
    storage[93] = 32'd0;
    storage[94] = 32'd0;
    storage[95] = 32'd0;
    storage[96] = 32'd0;
    storage[97] = 32'd0;
    storage[98] = 32'd0;
    storage[99] = 32'd0;
    storage[100] = 32'd0;
    storage[101] = 32'd0;
    storage[102] = 32'd0;
    storage[103] = 32'd0;
    storage[104] = 32'd0;
    storage[105] = 32'd0;
    storage[106] = 32'd0;
    storage[107] = 32'd0;
    storage[108] = 32'd0;
    storage[109] = 32'd0;
    storage[110] = 32'd0;
    storage[111] = 32'd0;
    storage[112] = 32'd0;
    storage[113] = 32'd0;
    storage[114] = 32'd0;
    storage[115] = 32'd0;
    storage[116] = 32'd0;
    storage[117] = 32'd0;
    storage[118] = 32'd0;
    storage[119] = 32'd0;
    storage[120] = 32'd0;
    storage[121] = 32'd0;
    storage[122] = 32'd0;
    storage[123] = 32'd0;
    storage[124] = 32'd0;
    storage[125] = 32'd0;
    storage[126] = 32'd0;
    storage[127] = 32'd0;
    storage[128] = 32'd0;
    storage[129] = 32'd0;
    storage[130] = 32'd0;
    storage[131] = 32'd0;
    storage[132] = 32'd0;
    storage[133] = 32'd0;
    storage[134] = 32'd0;
    storage[135] = 32'd0;
    storage[136] = 32'd0;
    storage[137] = 32'd0;
    storage[138] = 32'd0;
    storage[139] = 32'd0;
    storage[140] = 32'd0;
    storage[141] = 32'd0;
    storage[142] = 32'd0;
    storage[143] = 32'd0;
    storage[144] = 32'd0;
    storage[145] = 32'd0;
    storage[146] = 32'd0;
    storage[147] = 32'd0;
    storage[148] = 32'd0;
    storage[149] = 32'd0;
    storage[150] = 32'd0;
    storage[151] = 32'd0;
    storage[152] = 32'd0;
    storage[153] = 32'd0;
    storage[154] = 32'd0;
    storage[155] = 32'd0;
    storage[156] = 32'd0;
    storage[157] = 32'd0;
    storage[158] = 32'd0;
    storage[159] = 32'd0;
    storage[160] = 32'd0;
    storage[161] = 32'd0;
    storage[162] = 32'd0;
    storage[163] = 32'd0;
    storage[164] = 32'd0;
    storage[165] = 32'd0;
    storage[166] = 32'd0;
    storage[167] = 32'd0;
    storage[168] = 32'd0;
    storage[169] = 32'd0;
    storage[170] = 32'd0;
    storage[171] = 32'd0;
    storage[172] = 32'd0;
    storage[173] = 32'd0;
    storage[174] = 32'd0;
    storage[175] = 32'd0;
    storage[176] = 32'd0;
    storage[177] = 32'd0;
    storage[178] = 32'd0;
    storage[179] = 32'd0;
    storage[180] = 32'd0;
    storage[181] = 32'd0;
    storage[182] = 32'd0;
    storage[183] = 32'd0;
    storage[184] = 32'd0;
    storage[185] = 32'd0;
    storage[186] = 32'd0;
    storage[187] = 32'd0;
    storage[188] = 32'd0;
    storage[189] = 32'd0;
    storage[190] = 32'd0;
    storage[191] = 32'd0;
    storage[192] = 32'd0;
    storage[193] = 32'd0;
    storage[194] = 32'd0;
    storage[195] = 32'd0;
    storage[196] = 32'd0;
    storage[197] = 32'd0;
    storage[198] = 32'd0;
    storage[199] = 32'd0;
    storage[200] = 32'd0;
    storage[201] = 32'd0;
    storage[202] = 32'd0;
    storage[203] = 32'd0;
    storage[204] = 32'd0;
    storage[205] = 32'd0;
    storage[206] = 32'd0;
    storage[207] = 32'd0;
    storage[208] = 32'd0;
    storage[209] = 32'd0;
    storage[210] = 32'd0;
    storage[211] = 32'd0;
    storage[212] = 32'd0;
    storage[213] = 32'd0;
    storage[214] = 32'd0;
    storage[215] = 32'd0;
    storage[216] = 32'd0;
    storage[217] = 32'd0;
    storage[218] = 32'd0;
    storage[219] = 32'd0;
    storage[220] = 32'd0;
    storage[221] = 32'd0;
    storage[222] = 32'd0;
    storage[223] = 32'd0;
    storage[224] = 32'd0;
    storage[225] = 32'd0;
    storage[226] = 32'd0;
    storage[227] = 32'd0;
    storage[228] = 32'd0;
    storage[229] = 32'd0;
    storage[230] = 32'd0;
    storage[231] = 32'd0;
    storage[232] = 32'd0;
    storage[233] = 32'd0;
    storage[234] = 32'd0;
    storage[235] = 32'd0;
    storage[236] = 32'd0;
    storage[237] = 32'd0;
    storage[238] = 32'd0;
    storage[239] = 32'd0;
    storage[240] = 32'd0;
    storage[241] = 32'd0;
    storage[242] = 32'd0;
    storage[243] = 32'd0;
    storage[244] = 32'd0;
    storage[245] = 32'd0;
    storage[246] = 32'd0;
    storage[247] = 32'd0;
    storage[248] = 32'd0;
    storage[249] = 32'd0;
    storage[250] = 32'd0;
    storage[251] = 32'd0;
    storage[252] = 32'd0;
    storage[253] = 32'd0;
    storage[254] = 32'd0;
    storage[255] = 32'd0;
    storage[256] = 32'd0;
    storage[257] = 32'd0;
    storage[258] = 32'd0;
    storage[259] = 32'd0;
    storage[260] = 32'd0;
    storage[261] = 32'd0;
    storage[262] = 32'd0;
    storage[263] = 32'd0;
    storage[264] = 32'd0;
    storage[265] = 32'd0;
    storage[266] = 32'd0;
    storage[267] = 32'd0;
    storage[268] = 32'd0;
    storage[269] = 32'd0;
    storage[270] = 32'd0;
    storage[271] = 32'd0;
    storage[272] = 32'd0;
    storage[273] = 32'd0;
    storage[274] = 32'd0;
    storage[275] = 32'd0;
    storage[276] = 32'd0;
    storage[277] = 32'd0;
    storage[278] = 32'd0;
    storage[279] = 32'd0;
    storage[280] = 32'd0;
    storage[281] = 32'd0;
    storage[282] = 32'd0;
    storage[283] = 32'd0;
    storage[284] = 32'd0;
    storage[285] = 32'd0;
    storage[286] = 32'd0;
    storage[287] = 32'd0;
    storage[288] = 32'd0;
    storage[289] = 32'd0;
    storage[290] = 32'd0;
    storage[291] = 32'd0;
    storage[292] = 32'd0;
    storage[293] = 32'd0;
    storage[294] = 32'd0;
    storage[295] = 32'd0;
    storage[296] = 32'd0;
    storage[297] = 32'd0;
    storage[298] = 32'd0;
    storage[299] = 32'd0;
    storage[300] = 32'd0;
    storage[301] = 32'd0;
    storage[302] = 32'd0;
    storage[303] = 32'd0;
    storage[304] = 32'd0;
    storage[305] = 32'd0;
    storage[306] = 32'd0;
    storage[307] = 32'd0;
    storage[308] = 32'd0;
    storage[309] = 32'd0;
    storage[310] = 32'd0;
    storage[311] = 32'd0;
    storage[312] = 32'd0;
    storage[313] = 32'd0;
    storage[314] = 32'd0;
    storage[315] = 32'd0;
    storage[316] = 32'd0;
    storage[317] = 32'd0;
    storage[318] = 32'd0;
    storage[319] = 32'd0;
    storage[320] = 32'd0;
    storage[321] = 32'd0;
    storage[322] = 32'd0;
    storage[323] = 32'd0;
    storage[324] = 32'd0;
    storage[325] = 32'd0;
    storage[326] = 32'd0;
    storage[327] = 32'd0;
    storage[328] = 32'd0;
    storage[329] = 32'd0;
    storage[330] = 32'd0;
    storage[331] = 32'd0;
    storage[332] = 32'd0;
    storage[333] = 32'd0;
    storage[334] = 32'd0;
    storage[335] = 32'd0;
    storage[336] = 32'd0;
    storage[337] = 32'd0;
    storage[338] = 32'd0;
    storage[339] = 32'd0;
    storage[340] = 32'd0;
    storage[341] = 32'd0;
    storage[342] = 32'd0;
    storage[343] = 32'd0;
    storage[344] = 32'd0;
    storage[345] = 32'd0;
    storage[346] = 32'd0;
    storage[347] = 32'd0;
    storage[348] = 32'd0;
    storage[349] = 32'd0;
    storage[350] = 32'd0;
    storage[351] = 32'd0;
    storage[352] = 32'd0;
    storage[353] = 32'd0;
    storage[354] = 32'd0;
    storage[355] = 32'd0;
    storage[356] = 32'd0;
    storage[357] = 32'd0;
    storage[358] = 32'd0;
    storage[359] = 32'd0;
    storage[360] = 32'd0;
    storage[361] = 32'd0;
    storage[362] = 32'd0;
    storage[363] = 32'd0;
    storage[364] = 32'd0;
    storage[365] = 32'd0;
    storage[366] = 32'd0;
    storage[367] = 32'd0;
    storage[368] = 32'd0;
    storage[369] = 32'd0;
    storage[370] = 32'd0;
    storage[371] = 32'd0;
    storage[372] = 32'd0;
    storage[373] = 32'd0;
    storage[374] = 32'd0;
    storage[375] = 32'd0;
    storage[376] = 32'd0;
    storage[377] = 32'd0;
    storage[378] = 32'd0;
    storage[379] = 32'd0;
    storage[380] = 32'd0;
    storage[381] = 32'd0;
    storage[382] = 32'd0;
    storage[383] = 32'd0;
    storage[384] = 32'd0;
    storage[385] = 32'd0;
    storage[386] = 32'd0;
    storage[387] = 32'd0;
    storage[388] = 32'd0;
    storage[389] = 32'd0;
    storage[390] = 32'd0;
    storage[391] = 32'd0;
    storage[392] = 32'd0;
    storage[393] = 32'd0;
    storage[394] = 32'd0;
    storage[395] = 32'd0;
    storage[396] = 32'd0;
    storage[397] = 32'd0;
    storage[398] = 32'd0;
    storage[399] = 32'd0;
    storage[400] = 32'd0;
    storage[401] = 32'd0;
    storage[402] = 32'd0;
    storage[403] = 32'd0;
    storage[404] = 32'd0;
    storage[405] = 32'd0;
    storage[406] = 32'd0;
    storage[407] = 32'd0;
    storage[408] = 32'd0;
    storage[409] = 32'd0;
    storage[410] = 32'd0;
    storage[411] = 32'd0;
    storage[412] = 32'd0;
    storage[413] = 32'd0;
    storage[414] = 32'd0;
    storage[415] = 32'd0;
    storage[416] = 32'd0;
    storage[417] = 32'd0;
    storage[418] = 32'd0;
    storage[419] = 32'd0;
    storage[420] = 32'd0;
    storage[421] = 32'd0;
    storage[422] = 32'd0;
    storage[423] = 32'd0;
    storage[424] = 32'd0;
    storage[425] = 32'd0;
    storage[426] = 32'd0;
    storage[427] = 32'd0;
    storage[428] = 32'd0;
    storage[429] = 32'd0;
    storage[430] = 32'd0;
    storage[431] = 32'd0;
    storage[432] = 32'd0;
    storage[433] = 32'd0;
    storage[434] = 32'd0;
    storage[435] = 32'd0;
    storage[436] = 32'd0;
    storage[437] = 32'd0;
    storage[438] = 32'd0;
    storage[439] = 32'd0;
    storage[440] = 32'd0;
    storage[441] = 32'd0;
    storage[442] = 32'd0;
    storage[443] = 32'd0;
    storage[444] = 32'd0;
    storage[445] = 32'd0;
    storage[446] = 32'd0;
    storage[447] = 32'd0;
    storage[448] = 32'd0;
    storage[449] = 32'd0;
    storage[450] = 32'd0;
    storage[451] = 32'd0;
    storage[452] = 32'd0;
    storage[453] = 32'd0;
    storage[454] = 32'd0;
    storage[455] = 32'd0;
    storage[456] = 32'd0;
    storage[457] = 32'd0;
    storage[458] = 32'd0;
    storage[459] = 32'd0;
    storage[460] = 32'd0;
    storage[461] = 32'd0;
    storage[462] = 32'd0;
    storage[463] = 32'd0;
    storage[464] = 32'd0;
    storage[465] = 32'd0;
    storage[466] = 32'd0;
    storage[467] = 32'd0;
    storage[468] = 32'd0;
    storage[469] = 32'd0;
    storage[470] = 32'd0;
    storage[471] = 32'd0;
    storage[472] = 32'd0;
    storage[473] = 32'd0;
    storage[474] = 32'd0;
    storage[475] = 32'd0;
    storage[476] = 32'd0;
    storage[477] = 32'd0;
    storage[478] = 32'd0;
    storage[479] = 32'd0;
    storage[480] = 32'd0;
    storage[481] = 32'd0;
    storage[482] = 32'd0;
    storage[483] = 32'd0;
    storage[484] = 32'd0;
    storage[485] = 32'd0;
    storage[486] = 32'd0;
    storage[487] = 32'd0;
    storage[488] = 32'd0;
    storage[489] = 32'd0;
    storage[490] = 32'd0;
    storage[491] = 32'd0;
    storage[492] = 32'd0;
    storage[493] = 32'd0;
    storage[494] = 32'd0;
    storage[495] = 32'd0;
    storage[496] = 32'd0;
    storage[497] = 32'd0;
    storage[498] = 32'd0;
    storage[499] = 32'd0;
    storage[500] = 32'd0;
    storage[501] = 32'd0;
    storage[502] = 32'd0;
    storage[503] = 32'd0;
    storage[504] = 32'd0;
    storage[505] = 32'd0;
    storage[506] = 32'd0;
    storage[507] = 32'd0;
    storage[508] = 32'd0;
    storage[509] = 32'd0;
    storage[510] = 32'd0;
    storage[511] = 32'd0;
    storage[512] = 32'd0;
    storage[513] = 32'd0;
    storage[514] = 32'd0;
    storage[515] = 32'd0;
    storage[516] = 32'd0;
    storage[517] = 32'd0;
    storage[518] = 32'd0;
    storage[519] = 32'd0;
    storage[520] = 32'd0;
    storage[521] = 32'd0;
    storage[522] = 32'd0;
    storage[523] = 32'd0;
    storage[524] = 32'd0;
    storage[525] = 32'd0;
    storage[526] = 32'd0;
    storage[527] = 32'd0;
    storage[528] = 32'd0;
    storage[529] = 32'd0;
    storage[530] = 32'd0;
    storage[531] = 32'd0;
    storage[532] = 32'd0;
    storage[533] = 32'd0;
    storage[534] = 32'd0;
    storage[535] = 32'd0;
    storage[536] = 32'd0;
    storage[537] = 32'd0;
    storage[538] = 32'd0;
    storage[539] = 32'd0;
    storage[540] = 32'd0;
    storage[541] = 32'd0;
    storage[542] = 32'd0;
    storage[543] = 32'd0;
    storage[544] = 32'd0;
    storage[545] = 32'd0;
    storage[546] = 32'd0;
    storage[547] = 32'd0;
    storage[548] = 32'd0;
    storage[549] = 32'd0;
    storage[550] = 32'd0;
    storage[551] = 32'd0;
    storage[552] = 32'd0;
    storage[553] = 32'd0;
    storage[554] = 32'd0;
    storage[555] = 32'd0;
    storage[556] = 32'd0;
    storage[557] = 32'd0;
    storage[558] = 32'd0;
    storage[559] = 32'd0;
    storage[560] = 32'd0;
    storage[561] = 32'd0;
    storage[562] = 32'd0;
    storage[563] = 32'd0;
    storage[564] = 32'd0;
    storage[565] = 32'd0;
    storage[566] = 32'd0;
    storage[567] = 32'd0;
    storage[568] = 32'd0;
    storage[569] = 32'd0;
    storage[570] = 32'd0;
    storage[571] = 32'd0;
    storage[572] = 32'd0;
    storage[573] = 32'd0;
    storage[574] = 32'd0;
    storage[575] = 32'd0;
    storage[576] = 32'd0;
    storage[577] = 32'd0;
    storage[578] = 32'd0;
    storage[579] = 32'd0;
    storage[580] = 32'd0;
    storage[581] = 32'd0;
    storage[582] = 32'd0;
    storage[583] = 32'd0;
    storage[584] = 32'd0;
    storage[585] = 32'd0;
    storage[586] = 32'd0;
    storage[587] = 32'd0;
    storage[588] = 32'd0;
    storage[589] = 32'd0;
    storage[590] = 32'd0;
    storage[591] = 32'd0;
    storage[592] = 32'd0;
    storage[593] = 32'd0;
    storage[594] = 32'd0;
    storage[595] = 32'd0;
    storage[596] = 32'd0;
    storage[597] = 32'd0;
    storage[598] = 32'd0;
    storage[599] = 32'd0;
    storage[600] = 32'd0;
    storage[601] = 32'd0;
    storage[602] = 32'd0;
    storage[603] = 32'd0;
    storage[604] = 32'd0;
    storage[605] = 32'd0;
    storage[606] = 32'd0;
    storage[607] = 32'd0;
    storage[608] = 32'd0;
    storage[609] = 32'd0;
    storage[610] = 32'd0;
    storage[611] = 32'd0;
    storage[612] = 32'd0;
    storage[613] = 32'd0;
    storage[614] = 32'd0;
    storage[615] = 32'd0;
    storage[616] = 32'd0;
    storage[617] = 32'd0;
    storage[618] = 32'd0;
    storage[619] = 32'd0;
    storage[620] = 32'd0;
    storage[621] = 32'd0;
    storage[622] = 32'd0;
    storage[623] = 32'd0;
    storage[624] = 32'd0;
    storage[625] = 32'd0;
    storage[626] = 32'd0;
    storage[627] = 32'd0;
    storage[628] = 32'd0;
    storage[629] = 32'd0;
    storage[630] = 32'd0;
    storage[631] = 32'd0;
    storage[632] = 32'd0;
    storage[633] = 32'd0;
    storage[634] = 32'd0;
    storage[635] = 32'd0;
    storage[636] = 32'd0;
    storage[637] = 32'd0;
    storage[638] = 32'd0;
    storage[639] = 32'd0;
    storage[640] = 32'd0;
    storage[641] = 32'd0;
    storage[642] = 32'd0;
    storage[643] = 32'd0;
    storage[644] = 32'd0;
    storage[645] = 32'd0;
    storage[646] = 32'd0;
    storage[647] = 32'd0;
    storage[648] = 32'd0;
    storage[649] = 32'd0;
    storage[650] = 32'd0;
    storage[651] = 32'd0;
    storage[652] = 32'd0;
    storage[653] = 32'd0;
    storage[654] = 32'd0;
    storage[655] = 32'd0;
    storage[656] = 32'd0;
    storage[657] = 32'd0;
    storage[658] = 32'd0;
    storage[659] = 32'd0;
    storage[660] = 32'd0;
    storage[661] = 32'd0;
    storage[662] = 32'd0;
    storage[663] = 32'd0;
    storage[664] = 32'd0;
    storage[665] = 32'd0;
    storage[666] = 32'd0;
    storage[667] = 32'd0;
    storage[668] = 32'd0;
    storage[669] = 32'd0;
    storage[670] = 32'd0;
    storage[671] = 32'd0;
    storage[672] = 32'd0;
    storage[673] = 32'd0;
    storage[674] = 32'd0;
    storage[675] = 32'd0;
    storage[676] = 32'd0;
    storage[677] = 32'd0;
    storage[678] = 32'd0;
    storage[679] = 32'd0;
    storage[680] = 32'd0;
    storage[681] = 32'd0;
    storage[682] = 32'd0;
    storage[683] = 32'd0;
    storage[684] = 32'd0;
    storage[685] = 32'd0;
    storage[686] = 32'd0;
    storage[687] = 32'd0;
    storage[688] = 32'd0;
    storage[689] = 32'd0;
    storage[690] = 32'd0;
    storage[691] = 32'd0;
    storage[692] = 32'd0;
    storage[693] = 32'd0;
    storage[694] = 32'd0;
    storage[695] = 32'd0;
    storage[696] = 32'd0;
    storage[697] = 32'd0;
    storage[698] = 32'd0;
    storage[699] = 32'd0;
    storage[700] = 32'd0;
    storage[701] = 32'd0;
    storage[702] = 32'd0;
    storage[703] = 32'd0;
    storage[704] = 32'd0;
    storage[705] = 32'd0;
    storage[706] = 32'd0;
    storage[707] = 32'd0;
    storage[708] = 32'd0;
    storage[709] = 32'd0;
    storage[710] = 32'd0;
    storage[711] = 32'd0;
    storage[712] = 32'd0;
    storage[713] = 32'd0;
    storage[714] = 32'd0;
    storage[715] = 32'd0;
    storage[716] = 32'd0;
    storage[717] = 32'd0;
    storage[718] = 32'd0;
    storage[719] = 32'd0;
    storage[720] = 32'd0;
    storage[721] = 32'd0;
    storage[722] = 32'd0;
    storage[723] = 32'd0;
    storage[724] = 32'd0;
    storage[725] = 32'd0;
    storage[726] = 32'd0;
    storage[727] = 32'd0;
    storage[728] = 32'd0;
    storage[729] = 32'd0;
    storage[730] = 32'd0;
    storage[731] = 32'd0;
    storage[732] = 32'd0;
    storage[733] = 32'd0;
    storage[734] = 32'd0;
    storage[735] = 32'd0;
    storage[736] = 32'd0;
    storage[737] = 32'd0;
    storage[738] = 32'd0;
    storage[739] = 32'd0;
    storage[740] = 32'd0;
    storage[741] = 32'd0;
    storage[742] = 32'd0;
    storage[743] = 32'd0;
    storage[744] = 32'd0;
    storage[745] = 32'd0;
    storage[746] = 32'd0;
    storage[747] = 32'd0;
    storage[748] = 32'd0;
    storage[749] = 32'd0;
    storage[750] = 32'd0;
    storage[751] = 32'd0;
    storage[752] = 32'd0;
    storage[753] = 32'd0;
    storage[754] = 32'd0;
    storage[755] = 32'd0;
    storage[756] = 32'd0;
    storage[757] = 32'd0;
    storage[758] = 32'd0;
    storage[759] = 32'd0;
    storage[760] = 32'd0;
    storage[761] = 32'd0;
    storage[762] = 32'd0;
    storage[763] = 32'd0;
    storage[764] = 32'd0;
    storage[765] = 32'd0;
    storage[766] = 32'd0;
    storage[767] = 32'd0;
    storage[768] = 32'd0;
    storage[769] = 32'd0;
    storage[770] = 32'd0;
    storage[771] = 32'd0;
    storage[772] = 32'd0;
    storage[773] = 32'd0;
    storage[774] = 32'd0;
    storage[775] = 32'd0;
    storage[776] = 32'd0;
    storage[777] = 32'd0;
    storage[778] = 32'd0;
    storage[779] = 32'd0;
    storage[780] = 32'd0;
    storage[781] = 32'd0;
    storage[782] = 32'd0;
    storage[783] = 32'd0;
    storage[784] = 32'd0;
    storage[785] = 32'd0;
    storage[786] = 32'd0;
    storage[787] = 32'd0;
    storage[788] = 32'd0;
    storage[789] = 32'd0;
    storage[790] = 32'd0;
    storage[791] = 32'd0;
    storage[792] = 32'd0;
    storage[793] = 32'd0;
    storage[794] = 32'd0;
    storage[795] = 32'd0;
    storage[796] = 32'd0;
    storage[797] = 32'd0;
    storage[798] = 32'd0;
    storage[799] = 32'd0;
    storage[800] = 32'd0;
    storage[801] = 32'd0;
    storage[802] = 32'd0;
    storage[803] = 32'd0;
    storage[804] = 32'd0;
    storage[805] = 32'd0;
    storage[806] = 32'd0;
    storage[807] = 32'd0;
    storage[808] = 32'd0;
    storage[809] = 32'd0;
    storage[810] = 32'd0;
    storage[811] = 32'd0;
    storage[812] = 32'd0;
    storage[813] = 32'd0;
    storage[814] = 32'd0;
    storage[815] = 32'd0;
    storage[816] = 32'd0;
    storage[817] = 32'd0;
    storage[818] = 32'd0;
    storage[819] = 32'd0;
    storage[820] = 32'd0;
    storage[821] = 32'd0;
    storage[822] = 32'd0;
    storage[823] = 32'd0;
    storage[824] = 32'd0;
    storage[825] = 32'd0;
    storage[826] = 32'd0;
    storage[827] = 32'd0;
    storage[828] = 32'd0;
    storage[829] = 32'd0;
    storage[830] = 32'd0;
    storage[831] = 32'd0;
    storage[832] = 32'd0;
    storage[833] = 32'd0;
    storage[834] = 32'd0;
    storage[835] = 32'd0;
    storage[836] = 32'd0;
    storage[837] = 32'd0;
    storage[838] = 32'd0;
    storage[839] = 32'd0;
    storage[840] = 32'd0;
    storage[841] = 32'd0;
    storage[842] = 32'd0;
    storage[843] = 32'd0;
    storage[844] = 32'd0;
    storage[845] = 32'd0;
    storage[846] = 32'd0;
    storage[847] = 32'd0;
    storage[848] = 32'd0;
    storage[849] = 32'd0;
    storage[850] = 32'd0;
    storage[851] = 32'd0;
    storage[852] = 32'd0;
    storage[853] = 32'd0;
    storage[854] = 32'd0;
    storage[855] = 32'd0;
    storage[856] = 32'd0;
    storage[857] = 32'd0;
    storage[858] = 32'd0;
    storage[859] = 32'd0;
    storage[860] = 32'd0;
    storage[861] = 32'd0;
    storage[862] = 32'd0;
    storage[863] = 32'd0;
    storage[864] = 32'd0;
    storage[865] = 32'd0;
    storage[866] = 32'd0;
    storage[867] = 32'd0;
    storage[868] = 32'd0;
    storage[869] = 32'd0;
    storage[870] = 32'd0;
    storage[871] = 32'd0;
    storage[872] = 32'd0;
    storage[873] = 32'd0;
    storage[874] = 32'd0;
    storage[875] = 32'd0;
    storage[876] = 32'd0;
    storage[877] = 32'd0;
    storage[878] = 32'd0;
    storage[879] = 32'd0;
    storage[880] = 32'd0;
    storage[881] = 32'd0;
    storage[882] = 32'd0;
    storage[883] = 32'd0;
    storage[884] = 32'd0;
    storage[885] = 32'd0;
    storage[886] = 32'd0;
    storage[887] = 32'd0;
    storage[888] = 32'd0;
    storage[889] = 32'd0;
    storage[890] = 32'd0;
    storage[891] = 32'd0;
    storage[892] = 32'd0;
    storage[893] = 32'd0;
    storage[894] = 32'd0;
    storage[895] = 32'd0;
    storage[896] = 32'd0;
    storage[897] = 32'd0;
    storage[898] = 32'd0;
    storage[899] = 32'd0;
    storage[900] = 32'd0;
    storage[901] = 32'd0;
    storage[902] = 32'd0;
    storage[903] = 32'd0;
    storage[904] = 32'd0;
    storage[905] = 32'd0;
    storage[906] = 32'd0;
    storage[907] = 32'd0;
    storage[908] = 32'd0;
    storage[909] = 32'd0;
    storage[910] = 32'd0;
    storage[911] = 32'd0;
    storage[912] = 32'd0;
    storage[913] = 32'd0;
    storage[914] = 32'd0;
    storage[915] = 32'd0;
    storage[916] = 32'd0;
    storage[917] = 32'd0;
    storage[918] = 32'd0;
    storage[919] = 32'd0;
    storage[920] = 32'd0;
    storage[921] = 32'd0;
    storage[922] = 32'd0;
    storage[923] = 32'd0;
    storage[924] = 32'd0;
    storage[925] = 32'd0;
    storage[926] = 32'd0;
    storage[927] = 32'd0;
    storage[928] = 32'd0;
    storage[929] = 32'd0;
    storage[930] = 32'd0;
    storage[931] = 32'd0;
    storage[932] = 32'd0;
    storage[933] = 32'd0;
    storage[934] = 32'd0;
    storage[935] = 32'd0;
    storage[936] = 32'd0;
    storage[937] = 32'd0;
    storage[938] = 32'd0;
    storage[939] = 32'd0;
    storage[940] = 32'd0;
    storage[941] = 32'd0;
    storage[942] = 32'd0;
    storage[943] = 32'd0;
    storage[944] = 32'd0;
    storage[945] = 32'd0;
    storage[946] = 32'd0;
    storage[947] = 32'd0;
    storage[948] = 32'd0;
    storage[949] = 32'd0;
    storage[950] = 32'd0;
    storage[951] = 32'd0;
    storage[952] = 32'd0;
    storage[953] = 32'd0;
    storage[954] = 32'd0;
    storage[955] = 32'd0;
    storage[956] = 32'd0;
    storage[957] = 32'd0;
    storage[958] = 32'd0;
    storage[959] = 32'd0;
    storage[960] = 32'd0;
    storage[961] = 32'd0;
    storage[962] = 32'd0;
    storage[963] = 32'd0;
    storage[964] = 32'd0;
    storage[965] = 32'd0;
    storage[966] = 32'd0;
    storage[967] = 32'd0;
    storage[968] = 32'd0;
    storage[969] = 32'd0;
    storage[970] = 32'd0;
    storage[971] = 32'd0;
    storage[972] = 32'd0;
    storage[973] = 32'd0;
    storage[974] = 32'd0;
    storage[975] = 32'd0;
    storage[976] = 32'd0;
    storage[977] = 32'd0;
    storage[978] = 32'd0;
    storage[979] = 32'd0;
    storage[980] = 32'd0;
    storage[981] = 32'd0;
    storage[982] = 32'd0;
    storage[983] = 32'd0;
    storage[984] = 32'd0;
    storage[985] = 32'd0;
    storage[986] = 32'd0;
    storage[987] = 32'd0;
    storage[988] = 32'd0;
    storage[989] = 32'd0;
    storage[990] = 32'd0;
    storage[991] = 32'd0;
    storage[992] = 32'd0;
    storage[993] = 32'd0;
    storage[994] = 32'd0;
    storage[995] = 32'd0;
    storage[996] = 32'd0;
    storage[997] = 32'd0;
    storage[998] = 32'd0;
    storage[999] = 32'd0;
    storage[1000] = 32'd0;
    storage[1001] = 32'd0;
    storage[1002] = 32'd0;
    storage[1003] = 32'd0;
    storage[1004] = 32'd0;
    storage[1005] = 32'd0;
    storage[1006] = 32'd0;
    storage[1007] = 32'd0;
    storage[1008] = 32'd0;
    storage[1009] = 32'd0;
    storage[1010] = 32'd0;
    storage[1011] = 32'd0;
    storage[1012] = 32'd0;
    storage[1013] = 32'd0;
    storage[1014] = 32'd0;
    storage[1015] = 32'd0;
    storage[1016] = 32'd0;
    storage[1017] = 32'd0;
    storage[1018] = 32'd0;
    storage[1019] = 32'd0;
    storage[1020] = 32'd0;
    storage[1021] = 32'd0;
    storage[1022] = 32'd0;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (storage_r_en) begin
      _0_ <= storage[storage_r_addr];
    end
  end
  assign storage_r_data = _0_;
  assign \$11  = produce + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 1'h1;
  assign \$14  = produce == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 10'h3fe;
  assign \$13  = \$14  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 11'h000 : \$11 ;
  assign \$17  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$20  = consume + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 1'h1;
  assign \$23  = consume == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 10'h3fe;
  assign \$22  = \$23  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 11'h000 : \$20 ;
  assign \$26  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$2  = level != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *) 10'h3ff;
  assign \$29  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$28  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$29 ;
  assign \$32  = \$26  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$28 ;
  assign \$35  = level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *) 1'h1;
  assign \$37  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$40  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$39  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$40 ;
  assign \$43  = \$37  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$39 ;
  assign \$46  = level - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *) 1'h1;
  assign \$4  = | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *) level;
  assign \$6  = w_en & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  always @(posedge clk)
    level <= \level$next ;
  always @(posedge clk)
    consume <= \consume$next ;
  always @(posedge clk)
    produce <= \produce$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$275 ) begin end
    \consume$next  = consume;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" *)
    casez (\$17 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" */
      1'h1:
          \consume$next  = \$22 [9:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$275 ) begin end
    \level$next  = level;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
    casez (\$32 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" */
      1'h1:
          \level$next  = \$35 [9:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
    casez (\$43 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" */
      1'h1:
          \level$next  = \$46 [9:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \level$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$275 ) begin end
    \produce$next  = produce;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" *)
    casez (\$8 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" */
      1'h1:
          \produce$next  = \$13 [9:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce$next  = 10'h000;
    endcase
  end
  assign \$10  = \$13 ;
  assign \$19  = \$22 ;
  assign \$34  = \$35 ;
  assign \$45  = \$46 ;
  assign storage_r_en = r_en;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f0.value_ag" *)
(* generator = "nMigen" *)
module value_ag(clk, reset, start, start_addr, last, addr_out, first, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$276  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:151" *)
  wire [2:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:157" *)
  wire \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:157" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:158" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:158" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:151" *)
  wire [2:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:155" *)
  wire [17:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:154" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:156" *)
  wire [18:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:156" *)
  wire [18:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:145" *)
  output [17:0] addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:149" *)
  reg [1:0] count = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:149" *)
  reg [1:0] \count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:143" *)
  output first;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:144" *)
  output last;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:153" *)
  reg [17:0] next_row = 18'h00000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:153" *)
  reg [17:0] \next_row$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:140" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:148" *)
  reg running = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:148" *)
  reg \running$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:141" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:142" *)
  input [17:0] start_addr;
  assign \$9  = addr_out + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:156" *) 9'h142;
  assign \$11  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:157" *) count;
  assign \$13  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:157" *) \$11 ;
  assign \$15  = count == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:158" *) 2'h3;
  assign \$17  = running & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:158" *) \$15 ;
  assign \$2  = count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:151" *) 1'h1;
  assign \$5  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:154" *) count;
  assign \$4  = \$5  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:155" *) start_addr : next_row;
  always @(posedge clk)
    running <= \running$next ;
  always @(posedge clk)
    next_row <= \next_row$next ;
  always @(posedge clk)
    count <= \count$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$276 ) begin end
    \count$next  = count;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:150" *)
    casez (running)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:150" */
      1'h1:
          \count$next  = \$2 [1:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:160" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:160" */
      1'h1:
          \count$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:163" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:163" */
      1'h1:
          \count$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \count$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$276 ) begin end
    \next_row$next  = \$9 [17:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_row$next  = 18'h00000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$276 ) begin end
    \running$next  = running;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:160" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:160" */
      1'h1:
          \running$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:163" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode0_input.py:163" */
      1'h1:
          \running$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \running$next  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$8  = \$9 ;
  assign last = \$17 ;
  assign first = \$13 ;
  assign addr_out = \$4 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.value_ag0" *)
(* generator = "nMigen" *)
module value_ag0(clk, start_addr, depth, num_blocks_y, start, addr_out, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$277  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  output [13:0] addr_out;
  reg [13:0] addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  input [2:0] depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] next_row_addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] \next_row_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  input [9:0] num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  input [13:0] start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] x_count = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] \x_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:269" *)
  reg [6:0] x_size;
  assign \$10  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$12  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$10 ;
  assign \$15  = x_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *) 1'h1;
  assign \$18  = start_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *) num_blocks_y;
  assign \$1  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$20  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$22  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$20 ;
  assign \$25  = next_row_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *) num_blocks_y;
  assign \$3  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$1 ;
  assign \$5  = x_count[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *) 2'h3;
  assign \$8  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *) 1'h1;
  always @(posedge clk)
    next_row_addr <= \next_row_addr$next ;
  always @(posedge clk)
    x_count <= \x_count$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$277 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          addr_out = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          addr_out = addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$277 ) begin end
    \addr$next  = addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \addr$next  = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
                casez (\$5 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" */
                  1'h1:
                      \addr$next  = \$8 [13:0];
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \addr$next  = next_row_addr;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$277 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \x_count$next  = 7'h01;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                \x_count$next  = \$15 [6:0];
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \x_count$next  = 7'h00;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \x_count$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$277 ) begin end
    \next_row_addr$next  = next_row_addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \next_row_addr$next  = \$18 [13:0];
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$22 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \next_row_addr$next  = \$25 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_row_addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$277 ) begin end
    x_size = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          x_size = \$28 [6:0];
    endcase
  end
  assign \$7  = \$8 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$28  = { 3'h0, depth, 4'h0 };
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.value_ag1" *)
(* generator = "nMigen" *)
module value_ag1(clk, start_addr, depth, num_blocks_y, start, addr_out, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$278  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  output [13:0] addr_out;
  reg [13:0] addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  input [2:0] depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] next_row_addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] \next_row_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  input [9:0] num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  input [13:0] start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] x_count = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] \x_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:269" *)
  reg [6:0] x_size;
  assign \$10  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$12  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$10 ;
  assign \$15  = x_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *) 1'h1;
  assign \$18  = start_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *) num_blocks_y;
  assign \$1  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$20  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$22  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$20 ;
  assign \$25  = next_row_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *) num_blocks_y;
  assign \$3  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$1 ;
  assign \$5  = x_count[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *) 2'h3;
  assign \$8  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *) 1'h1;
  always @(posedge clk)
    next_row_addr <= \next_row_addr$next ;
  always @(posedge clk)
    x_count <= \x_count$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$278 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          addr_out = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          addr_out = addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$278 ) begin end
    \addr$next  = addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \addr$next  = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
                casez (\$5 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" */
                  1'h1:
                      \addr$next  = \$8 [13:0];
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \addr$next  = next_row_addr;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$278 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \x_count$next  = 7'h01;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                \x_count$next  = \$15 [6:0];
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \x_count$next  = 7'h00;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \x_count$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$278 ) begin end
    \next_row_addr$next  = next_row_addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \next_row_addr$next  = \$18 [13:0];
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$22 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \next_row_addr$next  = \$25 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_row_addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$278 ) begin end
    x_size = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          x_size = \$28 [6:0];
    endcase
  end
  assign \$7  = \$8 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$28  = { 3'h0, depth, 4'h0 };
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.value_ag2" *)
(* generator = "nMigen" *)
module value_ag2(clk, start_addr, depth, num_blocks_y, start, addr_out, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$279  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  output [13:0] addr_out;
  reg [13:0] addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  input [2:0] depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] next_row_addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] \next_row_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  input [9:0] num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  input [13:0] start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] x_count = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] \x_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:269" *)
  reg [6:0] x_size;
  assign \$10  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$12  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$10 ;
  assign \$15  = x_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *) 1'h1;
  assign \$18  = start_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *) num_blocks_y;
  assign \$1  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$20  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$22  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$20 ;
  assign \$25  = next_row_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *) num_blocks_y;
  assign \$3  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$1 ;
  assign \$5  = x_count[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *) 2'h3;
  assign \$8  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *) 1'h1;
  always @(posedge clk)
    next_row_addr <= \next_row_addr$next ;
  always @(posedge clk)
    x_count <= \x_count$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$279 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          addr_out = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          addr_out = addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$279 ) begin end
    \addr$next  = addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \addr$next  = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
                casez (\$5 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" */
                  1'h1:
                      \addr$next  = \$8 [13:0];
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \addr$next  = next_row_addr;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$279 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \x_count$next  = 7'h01;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                \x_count$next  = \$15 [6:0];
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \x_count$next  = 7'h00;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \x_count$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$279 ) begin end
    \next_row_addr$next  = next_row_addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \next_row_addr$next  = \$18 [13:0];
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$22 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \next_row_addr$next  = \$25 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_row_addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$279 ) begin end
    x_size = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          x_size = \$28 [6:0];
    endcase
  end
  assign \$7  = \$8 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$28  = { 3'h0, depth, 4'h0 };
endmodule

(* \nmigen.hierarchy  = "Cfu.core.f1.value_ag3" *)
(* generator = "nMigen" *)
module value_ag3(clk, start_addr, depth, num_blocks_y, start, addr_out, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$280  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *)
  wire [7:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *)
  wire [14:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire [7:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *)
  wire [14:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:270" *)
  wire [9:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *)
  wire [14:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:256" *)
  reg [13:0] \addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:251" *)
  output [13:0] addr_out;
  reg [13:0] addr_out;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:249" *)
  input [2:0] depth;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] next_row_addr = 14'h0000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:255" *)
  reg [13:0] \next_row_addr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:250" *)
  input [9:0] num_blocks_y;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:247" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:248" *)
  input [13:0] start_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] x_count = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:254" *)
  reg [6:0] \x_count$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:269" *)
  reg [6:0] x_size;
  assign \$10  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$12  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$10 ;
  assign \$15  = x_count + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:272" *) 1'h1;
  assign \$18  = start_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:264" *) num_blocks_y;
  assign \$1  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$20  = x_size - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) 1'h1;
  assign \$22  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$20 ;
  assign \$25  = next_row_addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:279" *) num_blocks_y;
  assign \$3  = x_count != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *) \$1 ;
  assign \$5  = x_count[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *) 2'h3;
  assign \$8  = addr + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:274" *) 1'h1;
  always @(posedge clk)
    next_row_addr <= \next_row_addr$next ;
  always @(posedge clk)
    x_count <= \x_count$next ;
  always @(posedge clk)
    addr <= \addr$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$280 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          addr_out = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          addr_out = addr;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$280 ) begin end
    \addr$next  = addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \addr$next  = start_addr;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" *)
                casez (\$5 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:273" */
                  1'h1:
                      \addr$next  = \$8 [13:0];
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \addr$next  = next_row_addr;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$280 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \x_count$next  = 7'h01;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                \x_count$next  = \$15 [6:0];
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \x_count$next  = 7'h00;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \x_count$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$280 ) begin end
    \next_row_addr$next  = next_row_addr;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          \next_row_addr$next  = \$18 [13:0];
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" *)
          casez (\$22 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:271" */
            1'h1:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:275" */
            default:
                \next_row_addr$next  = \$25 [13:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_row_addr$next  = 14'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$280 ) begin end
    x_size = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:258" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/mode1_input.py:266" */
      default:
          x_size = \$28 [6:0];
    endcase
  end
  assign \$7  = \$8 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$28  = { 3'h0, depth, 4'h0 };
endmodule

(* \nmigen.hierarchy  = "Cfu.core.param_reader.fifo.wrapped" *)
(* generator = "nMigen" *)
module wrapped(clk, reset, w_en, w_data, w_rdy, r_rdy, r_data, r_en, r_level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$281  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *)
  wire [2:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *)
  wire [2:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:225" *)
  wire [1:0] level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [51:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  output [1:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen2/post_process.py:374" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  wire [1:0] unbuffered_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [51:0] unbuffered_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire unbuffered_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [51:0] unbuffered_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [51:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [1:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_rdy;
  assign \$3  = \$1  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_en;
  assign \$5  = unbuffered_r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) \$3 ;
  assign \$8  = unbuffered_level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *) r_rdy;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  unbuffered unbuffered (
    .clk(clk),
    .level(unbuffered_level),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_rdy(unbuffered_r_rdy),
    .reset(reset),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$281 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" *)
    casez ({ r_en, unbuffered_r_en })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" */
      2'b?1:
          \r_rdy$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:253" */
      2'b1?:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:262" *)
    casez (reset)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  assign \$7  = \$8 ;
  assign r_level = level;
  assign w_level = level;
  assign level = \$8 [1:0];
  assign unbuffered_r_en = \$5 ;
  assign r_data = unbuffered_r_data;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
endmodule

(* \nmigen.hierarchy  = "Cfu.fifo.wrapped" *)
(* generator = "nMigen" *)
module \wrapped$3 (clk, w_en, w_data, w_rdy, r_rdy, r_data, r_en, r_level, rst);
  reg \$auto$verilog_backend.cc:2083:dump_module$282  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *)
  wire [10:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:225" *)
  wire [10:0] level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [31:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  output [10:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  wire [9:0] unbuffered_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [31:0] unbuffered_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire unbuffered_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [31:0] unbuffered_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [31:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [10:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_rdy;
  assign \$3  = \$1  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_en;
  assign \$5  = unbuffered_r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *) r_rdy;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  \unbuffered$4  unbuffered (
    .clk(clk),
    .level(unbuffered_level),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_rdy(unbuffered_r_rdy),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$282 ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" *)
    casez ({ r_en, unbuffered_r_en })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" */
      2'b?1:
          \r_rdy$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:253" */
      2'b1?:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  assign r_level = level;
  assign w_level = level;
  assign level = \$7 ;
  assign unbuffered_r_en = \$5 ;
  assign r_data = unbuffered_r_data;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
endmodule
