// Seed: 323495063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_10;
  always @(posedge 1) begin
    id_10 <= ~1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(id_1[1'b0]) 1 == id_3)
  else if (1) begin
    id_3 = id_3;
  end
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3, id_3, id_3
  );
endmodule
