{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757275550730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757275550730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  7 22:05:50 2025 " "Processing started: Sun Sep  7 22:05:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757275550730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275550730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_hash -c full_hash_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_hash -c full_hash_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275550731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757275551205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757275551205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/xor_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/xor_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_shift " "Found entity 1: xor_shift" {  } { { "../db/xor_shift.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/xor_shift.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../db/sbox.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/sbox.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<<<\";  expecting \"end\" operative_part.sv(65) " "Verilog HDL syntax error at operative_part.sv(65) near text: \"<<<\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757275560259 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"===\";  expecting \";\" operative_part.sv(67) " "Verilog HDL syntax error at operative_part.sv(67) near text: \"===\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757275560259 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\">>>\";  expecting \";\" operative_part.sv(69) " "Verilog HDL syntax error at operative_part.sv(69) near text: \">>>\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757275560259 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" operative_part.sv(75) " "Verilog HDL syntax error at operative_part.sv(75) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757275560259 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "operative_part operative_part.sv(1) " "Ignored design unit \"operative_part\" at operative_part.sv(1) due to previous errors" {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1757275560260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/operative_part.sv 0 0 " "Found 0 design units, including 0 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/operative_part.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/m6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/m6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M6 " "Found entity 1: M6" {  } { { "../db/m6.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/m6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/inverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/inverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "../db/inverter.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/inverter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/full_hash_v3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/full_hash_v3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_hash " "Found entity 1: full_hash" {  } { { "../db/full_hash_v3.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/full_hash_v3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/control_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/control_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_part " "Found entity 1: control_part" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/c6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/c6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C6 " "Found entity 1: C6" {  } { { "../db/c6.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/c6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757275560267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560267 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757275560338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep  7 22:06:00 2025 " "Processing ended: Sun Sep  7 22:06:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757275560338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757275560338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757275560338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757275560338 ""}
