{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770549724385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770549724385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 16:52:04 2026 " "Processing started: Sun Feb  8 16:52:04 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770549724385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549724385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549724385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770549724642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770549724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmemi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEMI " "Found entity 1: DMEMI" {  } { { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reset_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729739 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_7_bit.v(9) " "Verilog HDL information at BCD_7_bit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1770549729742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_bit " "Found entity 1: BCD_7_bit" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_3_bit " "Found entity 1: XOR_3_bit" {  } { { "XOR_3_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_7_bit " "Found entity 1: OR_7_bit" {  } { { "OR_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_5_bit " "Found entity 1: OR_5_bit" {  } { { "OR_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_to_8 " "Found entity 1: bit_1_to_8" {  } { { "bit_1_to_8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/bit_1_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_7_bit " "Found entity 1: AND_7_bit" {  } { { "AND_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_5_bit " "Found entity 1: AND_5_bit" {  } { { "AND_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FinalProject.bdf " "Can't analyze file -- file FinalProject.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1770549729771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_decoder " "Found entity 1: Opcode_decoder" {  } { { "Opcode_decoder.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/Opcode_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoder1to2.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_8_bit " "Found entity 1: NOT_8_bit" {  } { { "NOT_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/NOT_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(20) " "Verilog HDL warning at Logic_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770549729776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(34) " "Verilog HDL warning at Logic_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770549729776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Shifter " "Found entity 1: Logic_Shifter" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Arithmetic_Shifter.v(17) " "Verilog HDL warning at Arithmetic_Shifter.v(17): extended using \"x\" or \"z\"" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770549729777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Shifter " "Found entity 1: Arithmetic_Shifter" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(20) " "Verilog HDL warning at Circular_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770549729778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(34) " "Verilog HDL warning at Circular_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770549729778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file circular_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter " "Found entity 1: Circular_Shifter" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxn_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxn_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmuxN_2_to_1 " "Found entity 1: busmuxN_2_to_1" {  } { { "busmuxN_2_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmuxN_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770549729780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549729780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770549729874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 144 1464 1616 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst2 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -336 1856 2080 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 Control_Unit:inst2\|decoder4to16:opdef1 " "Elaborating entity \"decoder4to16\" for hierarchy \"Control_Unit:inst2\|decoder4to16:opdef1\"" {  } { { "Control_Unit.v" "opdef1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Control_Unit:inst2\|Decoder2to4:opdec0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Control_Unit:inst2\|Decoder2to4:opdec0\"" {  } { { "Control_Unit.v" "opdec0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 -72 64 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_16_to_1 IMEM:inst\|busmux_16_to_1:inst16 " "Elaborating entity \"busmux_16_to_1\" for hierarchy \"IMEM:inst\|busmux_16_to_1:inst16\"" {  } { { "IMEM.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -160 1384 1544 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549729983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16_bit IMEM:inst\|reg_16_bit:inst14 " "Elaborating entity \"reg_16_bit\" for hierarchy \"IMEM:inst\|reg_16_bit:inst14\"" {  } { { "IMEM.bdf" "inst14" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -888 920 1096 -776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 IMEM:inst\|busmuxN_2_to_1:inst20 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"IMEM:inst\|busmuxN_2_to_1:inst20\"" {  } { { "IMEM.bdf" "inst20" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -712 440 640 -600 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_PRGM IMEM:inst\|IMEM_PRGM:inst17 " "Elaborating entity \"IMEM_PRGM\" for hierarchy \"IMEM:inst\|IMEM_PRGM:inst17\"" {  } { { "IMEM.bdf" "inst17" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { 128 144 280 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 40 -240 -104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 208 1216 1392 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AS " "Converted elements in bus name \"AS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2..0\] AS2..0 " "Converted element name(s) from \"AS\[2..0\]\" to \"AS2..0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770549730115 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2\] AS2 " "Converted element name(s) from \"AS\[2\]\" to \"AS2\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 448 976 1104 464 "AS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770549730115 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[1\] AS1 " "Converted element name(s) from \"AS\[1\]\" to \"AS1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 464 976 1104 480 "AS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770549730115 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[0\] AS0 " "Converted element name(s) from \"AS\[0\]\" to \"AS0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770549730115 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } { 448 976 1104 464 "AS\[2\]" "" } { 464 976 1104 480 "AS\[1\]" "" } { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1770549730115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8_bit ALU:inst3\|CLA_8_bit:inst1 " "Elaborating entity \"CLA_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 288 616 816 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730115 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 5032 5080 816 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst23 " "Block or symbol \"AND3\" of instance \"inst23\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4816 4864 816 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst24 " "Block or symbol \"AND4\" of instance \"inst24\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4504 4584 816 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst19 " "Block or symbol \"XOR_3_bit\" of instance \"inst19\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4232 4344 880 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst30 " "Block or symbol \"AND4\" of instance \"inst30\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 4048 4128 816 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst22 " "Block or symbol \"XOR_3_bit\" of instance \"inst22\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3760 3872 880 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst37 " "Block or symbol \"AND_5_bit\" of instance \"inst37\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3520 3664 880 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst21 " "Block or symbol \"XOR_3_bit\" of instance \"inst21\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 3160 3272 880 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst41 " "Block or symbol \"AND6\" of instance \"inst41\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2888 3000 816 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst44 " "Block or symbol \"AND4\" of instance \"inst44\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2680 2760 816 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst28 " "Block or symbol \"XOR_3_bit\" of instance \"inst28\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2392 2504 880 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_7_bit inst49 " "Block or symbol \"AND_7_bit\" of instance \"inst49\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 2088 2264 880 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst51 " "Block or symbol \"AND_5_bit\" of instance \"inst51\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1848 1992 880 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst20 " "Block or symbol \"XOR_3_bit\" of instance \"inst20\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1488 1600 880 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst58 " "Block or symbol \"AND8\" of instance \"inst58\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1216 1360 816 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst60 " "Block or symbol \"AND6\" of instance \"inst60\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 944 1056 816 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst63 " "Block or symbol \"AND4\" of instance \"inst63\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 736 816 816 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1770549730133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69\"" {  } { { "CLA_8_bit.bdf" "inst69" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 312 712 896 392 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_1_to_8 ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68 " "Elaborating entity \"bit_1_to_8\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68\"" {  } { { "CLA_8_bit.bdf" "inst68" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 256 536 680 336 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_5_bit ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61 " "Elaborating entity \"AND_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61\"" {  } { { "CLA_8_bit.bdf" "inst61" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 808 952 880 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_7_bit ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59 " "Elaborating entity \"AND_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59\"" {  } { { "CLA_8_bit.bdf" "inst59" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 1048 1224 880 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16 " "Elaborating entity \"XOR_3_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16\"" {  } { { "CLA_8_bit.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 752 5072 5184 880 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_5_bit ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35 " "Elaborating entity \"OR_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35\"" {  } { { "CLA_8_bit.bdf" "inst35" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 896 3992 4136 1024 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_7_bit ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47 " "Elaborating entity \"OR_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47\"" {  } { { "CLA_8_bit.bdf" "inst47" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { { 904 2688 2864 1032 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 ALU:inst3\|busmux_8_to_1:inst9 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"ALU:inst3\|busmux_8_to_1:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 528 1136 1296 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_8_bit ALU:inst3\|NOT_8_bit:inst " "Elaborating entity \"NOT_8_bit\" for hierarchy \"ALU:inst3\|NOT_8_bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 688 616 776 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Shifter ALU:inst3\|Logic_Shifter:inst6 " "Elaborating entity \"Logic_Shifter\" for hierarchy \"ALU:inst3\|Logic_Shifter:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 784 616 808 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Shifter ALU:inst3\|Arithmetic_Shifter:inst7 " "Elaborating entity \"Arithmetic_Shifter\" for hierarchy \"ALU:inst3\|Arithmetic_Shifter:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 912 616 808 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_Shifter ALU:inst3\|Circular_Shifter:inst8 " "Elaborating entity \"Circular_Shifter\" for hierarchy \"ALU:inst3\|Circular_Shifter:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 1008 616 808 1120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 104 336 520 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 mainreg:inst7\|busmux_4_to_1:opa " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"mainreg:inst7\|busmux_4_to_1:opa\"" {  } { { "mainreg.v" "opa" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst33 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst33\"" {  } { { "CPU.bdf" "inst33" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 344 1696 1880 536 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEMI DMEM:inst33\|DMEMI:inst " "Elaborating entity \"DMEMI\" for hierarchy \"DMEM:inst33\|DMEMI:inst\"" {  } { { "DMEM.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { { 224 928 1112 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 DMEM:inst33\|DMEMI:inst\|busmuxN_2_to_1:inst23 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|busmuxN_2_to_1:inst23\"" {  } { { "DMEMI.bdf" "inst23" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 248 488 688 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4\"" {  } { { "DMEMI.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 264 304 456 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_PRGM DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24 " "Elaborating entity \"DMEM_PRGM\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24\"" {  } { { "DMEMI.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEMI.bdf" { { 432 296 432 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 busmuxN_2_to_1:inst1 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"busmuxN_2_to_1:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 408 1360 1560 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549730553 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730604 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730605 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730606 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730607 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730608 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730609 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730610 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730611 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730612 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730613 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730614 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730615 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730616 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730617 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730618 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1770549730619 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770549731154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_EN GND " "Pin \"OUT_EN\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 2120 2296 24 "OUT_EN" "" } { 0 2080 2129 16 "OUT_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|OUT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[15\] GND " "Pin \"IM\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[14\] GND " "Pin \"IM\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[9\] GND " "Pin \"IM\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[8\] GND " "Pin \"IM\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[7\] GND " "Pin \"IM\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[6\] GND " "Pin \"IM\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[5\] GND " "Pin \"IM\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[4\] GND " "Pin \"IM\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[3\] GND " "Pin \"IM\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[2\] GND " "Pin \"IM\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[0\] GND " "Pin \"IM\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|IM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[6\] GND " "Pin \"MemB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[4\] GND " "Pin \"MemB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[2\] GND " "Pin \"MemB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[1\] GND " "Pin \"MemB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[0\] GND " "Pin \"MemB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[7\] GND " "Pin \"MemD\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[6\] GND " "Pin \"MemD\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[5\] GND " "Pin \"MemD\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[4\] GND " "Pin \"MemD\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[3\] GND " "Pin \"MemD\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[2\] GND " "Pin \"MemD\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[7\] GND " "Pin \"MemE\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[6\] GND " "Pin \"MemE\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[4\] GND " "Pin \"MemE\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[3\] GND " "Pin \"MemE\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[2\] GND " "Pin \"MemE\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[0\] GND " "Pin \"MemE\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[7\] GND " "Pin \"MemF\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[6\] GND " "Pin \"MemF\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[5\] GND " "Pin \"MemF\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[4\] GND " "Pin \"MemF\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[3\] GND " "Pin \"MemF\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[2\] GND " "Pin \"MemF\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[1\] GND " "Pin \"MemF\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[0\] GND " "Pin \"MemF\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[7\] GND " "Pin \"MemG\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[6\] GND " "Pin \"MemG\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[5\] GND " "Pin \"MemG\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[2\] GND " "Pin \"MemG\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[1\] GND " "Pin \"MemG\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[0\] GND " "Pin \"MemG\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[7\] GND " "Pin \"MemH\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[6\] GND " "Pin \"MemH\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[5\] GND " "Pin \"MemH\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[4\] GND " "Pin \"MemH\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[3\] GND " "Pin \"MemH\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[2\] GND " "Pin \"MemH\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[1\] GND " "Pin \"MemH\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[0\] GND " "Pin \"MemH\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|MemH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[7\] GND " "Pin \"RegB\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[6\] GND " "Pin \"RegB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[5\] GND " "Pin \"RegB\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[4\] GND " "Pin \"RegB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[3\] GND " "Pin \"RegB\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[2\] GND " "Pin \"RegB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[1\] GND " "Pin \"RegB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[0\] GND " "Pin \"RegB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[7\] GND " "Pin \"RegC\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[6\] GND " "Pin \"RegC\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[5\] GND " "Pin \"RegC\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[4\] GND " "Pin \"RegC\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[3\] GND " "Pin \"RegC\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[2\] GND " "Pin \"RegC\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[1\] GND " "Pin \"RegC\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[0\] GND " "Pin \"RegC\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[7\] GND " "Pin \"RegIX\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[6\] GND " "Pin \"RegIX\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[5\] GND " "Pin \"RegIX\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[4\] GND " "Pin \"RegIX\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[3\] GND " "Pin \"RegIX\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[2\] GND " "Pin \"RegIX\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[1\] GND " "Pin \"RegIX\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[0\] GND " "Pin \"RegIX\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770549731273 "|CPU|RegIX[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770549731273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770549731330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549731692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770549731825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770549731825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770549731889 "|CPU|IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770549731889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770549731889 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770549731889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770549731889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770549731889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770549731925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 16:52:11 2026 " "Processing ended: Sun Feb  8 16:52:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770549731925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770549731925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770549731925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770549731925 ""}
