0.6
2018.2
Jun 14 2018
20:41:02
<<<<<<< HEAD
E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v,1601552406,verilog,,,,glbl,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v,1602846019,verilog,,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sim_1/new/controlUnit_testbench.v,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/defines.v,ControlUnit,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/RAM_Module.v,1601552406,verilog,,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ROM_Module.v,,RAM_Module,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ROM_Module.v,1601619316,verilog,,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/Registers_Module.v,,ROM_Module,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/Registers_Module.v,1601619316,verilog,,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/defines.v,,Registers_Module,,,,,,,,
E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/defines.v,1602845154,verilog,,E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v,,,,,,,,,,
=======
D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v,1602945574,verilog,,,,glbl,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v,1602945599,verilog,,,,ALU_TestBench,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v,1602945599,verilog,,D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v,,ALU_control_unit_testbench,,,,,,,,
>>>>>>> ALU_Block
