
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.960134                       # Number of seconds simulated
sim_ticks                                1960133601000                       # Number of ticks simulated
final_tick                               2899171549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59215                       # Simulator instruction rate (inst/s)
host_op_rate                                    89609                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116069549                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216984                       # Number of bytes of host memory used
host_seconds                                 16887.58                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            751168                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         178204928                       # Number of bytes read from this memory
system.physmem.bytes_read::total            178956096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       751168                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          751168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    174867904                       # Number of bytes written to this memory
system.physmem.bytes_written::total         174867904                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              11737                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2784452                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2796189                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2732311                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2732311                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               383223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             90914685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91297907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          383223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             383223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89212237                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89212237                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89212237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              383223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            90914685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180510145                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2779967                       # number of replacements
system.l2.tagsinuse                      16111.961500                       # Cycle average of tags in use
system.l2.total_refs                          4915303                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2796109                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.757908                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         14853.630653                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              58.094455                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1200.236392                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.906594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003546                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.073257                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.983396                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 4812                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              4159037                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4163849                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3484253                       # number of Writeback hits
system.l2.Writeback_hits::total               3484253                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             191371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191371                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  4812                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4350408                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4355220                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4812                       # number of overall hits
system.l2.overall_hits::cpu.data              4350408                       # number of overall hits
system.l2.overall_hits::total                 4355220                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              11737                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              51573                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 63310                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2732879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2732879                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               11737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2784452                       # number of demand (read+write) misses
system.l2.demand_misses::total                2796189                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              11737                       # number of overall misses
system.l2.overall_misses::cpu.data            2784452                       # number of overall misses
system.l2.overall_misses::total               2796189                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    615699000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2706830000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3322529000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 142621821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  142621821000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     615699000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  145328651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     145944350000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    615699000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 145328651000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    145944350000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            16549                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          4210610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4227159                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3484253                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3484253                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2924250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2924250                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             16549                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7134860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7151409                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            16549                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7134860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7151409                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.709227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.012248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.014977                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.934557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.934557                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.709227                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.390260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.390998                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.709227                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.390260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.390998                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52457.953480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52485.409032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52480.319065                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52187.389562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52187.389562                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52457.953480                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52192.909413                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52194.021935                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52457.953480                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52192.909413                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52194.021935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2732311                       # number of writebacks
system.l2.writebacks::total                   2732311                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         11737                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         51573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            63310                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2732879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2732879                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          11737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2784452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2796189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         11737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2784452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2796189                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    472206500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2075805500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2548012000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 109329405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109329405500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    472206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 111405211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111877417500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    472206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 111405211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111877417500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.709227                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.012248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.014977                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.934557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.934557                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.709227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.390260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.390998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.709227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.390260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.390998                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40232.299565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40249.849728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40246.596114                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40005.212635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40005.212635                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40232.299565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40009.743749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40010.677926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40232.299565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40009.743749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40010.677926                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48070563                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48070563                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            180797                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31643520                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31621074                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.929066                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                       3920267202                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78219758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1000459862                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48070563                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31621074                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     803470194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  361594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles             2994845516                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  77781873                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1922                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         3876716265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.390522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.787675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               3104034841     80.07%     80.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 31419594      0.81%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                741261830     19.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           3876716265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.012262                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.255202                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                632497665                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            2471412722                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 514710838                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             257914240                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 180797                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1513831384                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 180797                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                840575735                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              1944132086                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             64                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 322401142                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             769426440                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1513573085                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents              462640483                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   427                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2107920364                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5376779901                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5372709864                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4070037                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   306233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1024699014                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            430824623                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153358187                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1390                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              782                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1513440823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2969                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1513440168                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               799                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          147599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       435694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    3876716265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.390392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.556210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2501642845     64.53%     64.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1236706672     31.90%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           138366748      3.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3876716265                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14039456     98.51%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                212480      1.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            331237      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             927415217     61.28%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1512186      0.10%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            430824439     28.47%     89.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153357089     10.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1513440168                       # Type of FU issued
system.cpu.iq.rate                           0.386055                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14251936                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009417                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         6913981066                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1511760003                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1511461153                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3868270                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1831388                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1823575                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1525320574                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2040293                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             9866                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       137953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5638                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 180797                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               484010334                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles             140289741                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1513443792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             31249                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             430824623                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153358187                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents               56142070                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   239                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          99121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        81676                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               180797                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1513291716                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             430693659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            148452                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    584047772                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48058289                       # Number of branches executed
system.cpu.iew.exec_stores                  153354113                       # Number of stores executed
system.cpu.iew.exec_rate                     0.386017                       # Inst execution rate
system.cpu.iew.wb_sent                     1513284855                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1513284728                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 404830758                       # num instructions producing a value
system.cpu.iew.wb_consumers                 541394920                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.386016                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.747755                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          169041                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            180797                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   3876535468                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.390368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.527531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2441389548     62.98%     62.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1357017089     35.01%     97.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     78128831      2.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   3876535468                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              78128831                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   5311850429                       # The number of ROB reads
system.cpu.rob.rob_writes                  3027068381                       # The number of ROB writes
system.cpu.timesIdled                         3793957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        43550937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.920267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.920267                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.255085                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.255085                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4693615086                       # number of integer regfile reads
system.cpu.int_regfile_writes              2106136261                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2709018                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1485833                       # number of floating regfile writes
system.cpu.misc_regfile_reads               679716051                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  16169                       # number of replacements
system.cpu.icache.tagsinuse                314.067947                       # Cycle average of tags in use
system.cpu.icache.total_refs                 77765114                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  16549                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                4699.082361                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     314.067947                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.613414                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.613414                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     77765114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        77765114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      77765114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         77765114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     77765114                       # number of overall hits
system.cpu.icache.overall_hits::total        77765114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        16759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16759                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        16759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        16759                       # number of overall misses
system.cpu.icache.overall_misses::total         16759                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    722898000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    722898000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    722898000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    722898000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    722898000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    722898000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     77781873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77781873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     77781873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77781873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     77781873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77781873                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43134.912584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43134.912584                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43134.912584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43134.912584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43134.912584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43134.912584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          210                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        16549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16549                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        16549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        16549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16549                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    680439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    680439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    680439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    680439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    680439500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    680439500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41116.653574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41116.653574                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41116.653574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41116.653574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41116.653574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41116.653574                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                7134348                       # number of replacements
system.cpu.dcache.tagsinuse                511.981200                       # Cycle average of tags in use
system.cpu.dcache.total_refs                576844034                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                7134860                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  80.848683                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939385542000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.981200                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999963                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999963                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    426415632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       426415632                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    150428402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      150428402                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     576844034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        576844034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    576844034                       # number of overall hits
system.cpu.dcache.overall_hits::total       576844034                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4271783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4271783                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2924289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2924289                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      7196072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7196072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      7196072                       # number of overall misses
system.cpu.dcache.overall_misses::total       7196072                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  57859013500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57859013500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 153318523000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 153318523000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 211177536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211177536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 211177536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211177536500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    430687415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    430687415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    584040106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584040106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    584040106                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584040106                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009919                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019069                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012321                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13544.464571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13544.464571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52429.333421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52429.333421                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29346.223398                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29346.223398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29346.223398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29346.223398                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3484253                       # number of writebacks
system.cpu.dcache.writebacks::total           3484253                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        51913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51913                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9299                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        61212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        61212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61212                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4219870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4219870                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2914990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2914990                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7134860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7134860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7134860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7134860                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  48630342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48630342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 147363082500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 147363082500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 195993424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195993424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 195993424500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195993424500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012216                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11524.132734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11524.132734                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50553.546496                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50553.546496                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27469.834657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27469.834657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27469.834657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27469.834657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
