{
    "name": "example_module_empty",
    "bus": {
        "type": "axi",
        "addr_width": 32,
        "data_width": 32,
        "reset": "async"
    },
    "addr_width": 32,
    "data_width": 32,
    "baseaddr": "0x0",
    "register": [],
    "description": "An example module that contain\nzero registers."
}
