Warning (10268): Verilog HDL information at Etapa1_DivisorDeFrequencia.v(8): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/SistemasDigitais-ProjetosQartus/ProjetoCompleto/ProjetoCompleto4Bits/Etapa1_DivisorDeFrequencia/Etapa1_DivisorDeFrequencia.v Line: 8
