Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Mar 10 19:26:58 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_unit_timing_summary_routed.rpt -pb RAM_unit_timing_summary_routed.pb -rpx RAM_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM_unit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               924         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8099)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (924)
5. checking no_input_delay (14)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8099)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: instruction_waiting (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: mem_op_R_or_w (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[0] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[1] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[2] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[3] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[4] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[5] (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: mem_op_address[6] (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: mem_op_waiting (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (924)
--------------------------------------------------
 There are 924 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  975          inf        0.000                      0                  975           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           975 Endpoints
Min Delay           975 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.409ns  (logic 1.975ns (15.913%)  route 10.434ns (84.087%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         8.310     9.261    mem_op_address_IBUF[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.385 r  instruction_out_reg[18]_i_28/O
                         net (fo=1, routed)           0.000     9.385    instruction_out_reg[18]_i_28_n_0
    SLICE_X15Y53         MUXF7 (Prop_muxf7_I0_O)      0.238     9.623 r  instruction_out_reg[18]_i_12/O
                         net (fo=1, routed)           0.000     9.623    instruction_out_reg[18]_i_12_n_0
    SLICE_X15Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     9.727 r  instruction_out_reg[18]_i_4/O
                         net (fo=1, routed)           0.900    10.628    instruction_out_reg[18]_i_4_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.944 r  instruction_out_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    10.944    instruction_out_reg[18]_i_2_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    11.185 r  instruction_out_reg[18]_i_1/O
                         net (fo=2, routed)           1.224    12.409    memoryArray[4]
    SLICE_X0Y56          LDCE                                         r  instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.346ns  (logic 1.917ns (15.524%)  route 10.429ns (84.476%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         7.669     8.621    mem_op_address_IBUF[0]
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.745 r  instruction_out_reg[17]_i_59/O
                         net (fo=1, routed)           0.000     8.745    instruction_out_reg[17]_i_59_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     8.962 r  instruction_out_reg[17]_i_27/O
                         net (fo=1, routed)           0.000     8.962    instruction_out_reg[17]_i_27_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     9.056 r  instruction_out_reg[17]_i_11/O
                         net (fo=1, routed)           1.266    10.322    instruction_out_reg[17]_i_11_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.638 r  instruction_out_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    10.638    instruction_out_reg[17]_i_3_n_0
    SLICE_X12Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    10.852 r  instruction_out_reg[17]_i_1/O
                         net (fo=2, routed)           1.494    12.346    memoryArray[3]
    SLICE_X0Y56          LDCE                                         r  instruction_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.194ns  (logic 1.975ns (16.193%)  route 10.220ns (83.807%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         8.310     9.261    mem_op_address_IBUF[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.385 r  instruction_out_reg[18]_i_28/O
                         net (fo=1, routed)           0.000     9.385    instruction_out_reg[18]_i_28_n_0
    SLICE_X15Y53         MUXF7 (Prop_muxf7_I0_O)      0.238     9.623 r  instruction_out_reg[18]_i_12/O
                         net (fo=1, routed)           0.000     9.623    instruction_out_reg[18]_i_12_n_0
    SLICE_X15Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     9.727 r  instruction_out_reg[18]_i_4/O
                         net (fo=1, routed)           0.900    10.628    instruction_out_reg[18]_i_4_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.944 r  instruction_out_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    10.944    instruction_out_reg[18]_i_2_n_0
    SLICE_X12Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    11.185 r  instruction_out_reg[18]_i_1/O
                         net (fo=2, routed)           1.009    12.194    memoryArray[4]
    SLICE_X0Y36          LDCE                                         r  mem_op_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.098ns  (logic 1.917ns (15.842%)  route 10.182ns (84.158%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         7.669     8.621    mem_op_address_IBUF[0]
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.745 r  instruction_out_reg[17]_i_59/O
                         net (fo=1, routed)           0.000     8.745    instruction_out_reg[17]_i_59_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     8.962 r  instruction_out_reg[17]_i_27/O
                         net (fo=1, routed)           0.000     8.962    instruction_out_reg[17]_i_27_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     9.056 r  instruction_out_reg[17]_i_11/O
                         net (fo=1, routed)           1.266    10.322    instruction_out_reg[17]_i_11_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.638 r  instruction_out_reg[17]_i_3/O
                         net (fo=1, routed)           0.000    10.638    instruction_out_reg[17]_i_3_n_0
    SLICE_X12Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    10.852 r  instruction_out_reg[17]_i_1/O
                         net (fo=2, routed)           1.246    12.098    memoryArray[3]
    SLICE_X0Y37          LDCE                                         r  mem_op_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[1]
                            (input port)
  Destination:            instruction_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 1.951ns (16.613%)  route 9.795ns (83.387%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  mem_op_address[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[1]
    M14                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  mem_op_address_IBUF[1]_inst/O
                         net (fo=725, routed)         7.645     8.595    mem_op_address_IBUF[1]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.124     8.719 r  instruction_out_reg[16]_i_29/O
                         net (fo=1, routed)           0.000     8.719    instruction_out_reg[16]_i_29_n_0
    SLICE_X4Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     8.964 r  instruction_out_reg[16]_i_12/O
                         net (fo=1, routed)           0.000     8.964    instruction_out_reg[16]_i_12_n_0
    SLICE_X4Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     9.068 r  instruction_out_reg[16]_i_4/O
                         net (fo=1, routed)           1.446    10.514    instruction_out_reg[16]_i_4_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.316    10.830 r  instruction_out_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    10.830    instruction_out_reg[16]_i_2_n_0
    SLICE_X4Y40          MUXF7 (Prop_muxf7_I0_O)      0.212    11.042 r  instruction_out_reg[16]_i_1/O
                         net (fo=2, routed)           0.704    11.746    memoryArray[2]
    SLICE_X0Y47          LDCE                                         r  instruction_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[1]
                            (input port)
  Destination:            mem_op_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.951ns (16.698%)  route 9.735ns (83.302%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  mem_op_address[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[1]
    M14                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  mem_op_address_IBUF[1]_inst/O
                         net (fo=725, routed)         7.645     8.595    mem_op_address_IBUF[1]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.124     8.719 r  instruction_out_reg[16]_i_29/O
                         net (fo=1, routed)           0.000     8.719    instruction_out_reg[16]_i_29_n_0
    SLICE_X4Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     8.964 r  instruction_out_reg[16]_i_12/O
                         net (fo=1, routed)           0.000     8.964    instruction_out_reg[16]_i_12_n_0
    SLICE_X4Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     9.068 r  instruction_out_reg[16]_i_4/O
                         net (fo=1, routed)           1.446    10.514    instruction_out_reg[16]_i_4_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.316    10.830 r  instruction_out_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    10.830    instruction_out_reg[16]_i_2_n_0
    SLICE_X4Y40          MUXF7 (Prop_muxf7_I0_O)      0.212    11.042 r  instruction_out_reg[16]_i_1/O
                         net (fo=2, routed)           0.644    11.687    memoryArray[2]
    SLICE_X0Y37          LDCE                                         r  mem_op_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 1.948ns (17.099%)  route 9.443ns (82.901%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         6.645     7.596    mem_op_address_IBUF[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  instruction_out_reg[20]_i_52/O
                         net (fo=1, routed)           0.000     7.720    instruction_out_reg[20]_i_52_n_0
    SLICE_X18Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     7.961 r  instruction_out_reg[20]_i_24/O
                         net (fo=1, routed)           0.000     7.961    instruction_out_reg[20]_i_24_n_0
    SLICE_X18Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     8.059 r  instruction_out_reg[20]_i_10/O
                         net (fo=1, routed)           1.573     9.632    instruction_out_reg[20]_i_10_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.319     9.951 r  instruction_out_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     9.951    instruction_out_reg[20]_i_3_n_0
    SLICE_X6Y42          MUXF7 (Prop_muxf7_I1_O)      0.214    10.165 r  instruction_out_reg[20]_i_1/O
                         net (fo=2, routed)           1.225    11.390    memoryArray[6]
    SLICE_X0Y56          LDCE                                         r  instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[1]
                            (input port)
  Destination:            mem_op_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 1.918ns (17.091%)  route 9.306ns (82.909%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  mem_op_address[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[1]
    M14                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  mem_op_address_IBUF[1]_inst/O
                         net (fo=725, routed)         6.603     7.553    mem_op_address_IBUF[1]
    SLICE_X16Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.677 r  instruction_out_reg[14]_i_55/O
                         net (fo=1, routed)           0.000     7.677    instruction_out_reg[14]_i_55_n_0
    SLICE_X16Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     7.894 r  instruction_out_reg[14]_i_25/O
                         net (fo=1, routed)           0.000     7.894    instruction_out_reg[14]_i_25_n_0
    SLICE_X16Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     7.988 r  instruction_out_reg[14]_i_10/O
                         net (fo=1, routed)           1.409     9.397    instruction_out_reg[14]_i_10_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.713 r  instruction_out_reg[14]_i_3/O
                         net (fo=1, routed)           0.000     9.713    instruction_out_reg[14]_i_3_n_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     9.930 r  instruction_out_reg[14]_i_1/O
                         net (fo=2, routed)           1.295    11.225    memoryArray[0]
    SLICE_X0Y37          LDCE                                         r  mem_op_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.952ns (17.567%)  route 9.158ns (82.433%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         8.307     9.258    mem_op_address_IBUF[0]
    SLICE_X14Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.382 r  instruction_out_reg[4]_i_29/O
                         net (fo=1, routed)           0.000     9.382    instruction_out_reg[4]_i_29_n_0
    SLICE_X14Y53         MUXF7 (Prop_muxf7_I1_O)      0.247     9.629 r  instruction_out_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     9.629    instruction_out_reg[4]_i_12_n_0
    SLICE_X14Y53         MUXF8 (Prop_muxf8_I0_O)      0.098     9.727 r  instruction_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.851    10.579    instruction_out_reg[4]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.319    10.898 r  instruction_out_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    10.898    instruction_out_reg[4]_i_2_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    11.110 r  instruction_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.110    instruction_out_reg[4]_i_1_n_0
    SLICE_X13Y44         LDCE                                         r  instruction_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.105ns  (logic 1.909ns (17.188%)  route 9.196ns (82.812%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    M15                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=723, routed)         8.032     8.983    mem_op_address_IBUF[0]
    SLICE_X12Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  instruction_out_reg[0]_i_31/O
                         net (fo=1, routed)           0.000     9.107    instruction_out_reg[0]_i_31_n_0
    SLICE_X12Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     9.321 r  instruction_out_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     9.321    instruction_out_reg[0]_i_13_n_0
    SLICE_X12Y54         MUXF8 (Prop_muxf8_I1_O)      0.088     9.409 r  instruction_out_reg[0]_i_4/O
                         net (fo=1, routed)           1.164    10.574    instruction_out_reg[0]_i_4_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.319    10.893 r  instruction_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    10.893    instruction_out_reg[0]_i_2_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I0_O)      0.212    11.105 r  instruction_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.105    instruction_out_reg[0]_i_1_n_0
    SLICE_X9Y43          LDCE                                         r  instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[123][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.163ns (32.699%)  route 0.335ns (67.301%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=128, routed)         0.335     0.498    mem_op_data_IBUF[2]
    SLICE_X1Y40          LDCE                                         r  memoryArray_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[126][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.163ns (30.746%)  route 0.367ns (69.254%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=128, routed)         0.367     0.530    mem_op_data_IBUF[2]
    SLICE_X1Y39          LDCE                                         r  memoryArray_reg[126][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[114][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.163ns (30.577%)  route 0.370ns (69.423%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=128, routed)         0.370     0.533    mem_op_data_IBUF[2]
    SLICE_X0Y39          LDCE                                         r  memoryArray_reg[114][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[5]
                            (input port)
  Destination:            memoryArray_reg[39][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.189ns (35.031%)  route 0.351ns (64.969%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  mem_op_data[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[5]
    K12                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  mem_op_data_IBUF[5]_inst/O
                         net (fo=128, routed)         0.351     0.541    mem_op_data_IBUF[5]
    SLICE_X2Y43          LDCE                                         r  memoryArray_reg[39][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[6]
                            (input port)
  Destination:            memoryArray_reg[42][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.194ns (35.485%)  route 0.353ns (64.515%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K11                                               0.000     0.000 r  mem_op_data[6] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[6]
    K11                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  mem_op_data_IBUF[6]_inst/O
                         net (fo=128, routed)         0.353     0.547    mem_op_data_IBUF[6]
    SLICE_X1Y43          LDCE                                         r  memoryArray_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[1]
                            (input port)
  Destination:            memoryArray_reg[120][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.167ns (29.806%)  route 0.392ns (70.194%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  mem_op_data[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[1]
    K15                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  mem_op_data_IBUF[1]_inst/O
                         net (fo=128, routed)         0.392     0.559    mem_op_data_IBUF[1]
    SLICE_X5Y39          LDCE                                         r  memoryArray_reg[120][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[5]
                            (input port)
  Destination:            memoryArray_reg[42][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.189ns (32.288%)  route 0.397ns (67.712%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  mem_op_data[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[5]
    K12                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  mem_op_data_IBUF[5]_inst/O
                         net (fo=128, routed)         0.397     0.587    mem_op_data_IBUF[5]
    SLICE_X1Y43          LDCE                                         r  memoryArray_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[115][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.163ns (27.081%)  route 0.439ns (72.919%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=128, routed)         0.439     0.602    mem_op_data_IBUF[2]
    SLICE_X2Y39          LDCE                                         r  memoryArray_reg[115][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[117][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.163ns (27.081%)  route 0.439ns (72.919%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=128, routed)         0.439     0.602    mem_op_data_IBUF[2]
    SLICE_X3Y39          LDCE                                         r  memoryArray_reg[117][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[1]
                            (input port)
  Destination:            memoryArray_reg[119][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.167ns (26.475%)  route 0.462ns (73.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  mem_op_data[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[1]
    K15                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  mem_op_data_IBUF[1]_inst/O
                         net (fo=128, routed)         0.462     0.629    mem_op_data_IBUF[1]
    SLICE_X1Y35          LDCE                                         r  memoryArray_reg[119][1]/D
  -------------------------------------------------------------------    -------------------





