Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 21 20:54:38 2025
| Host         : LAPTOP-TDIUQR79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SABER_wrapper_timing_summary_routed.rpt -pb SABER_wrapper_timing_summary_routed.pb -rpx SABER_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SABER_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.374        0.000                      0                14715        0.012        0.000                      0                14715        3.000        0.000                       0                  5183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ADC_8_bits_clk_wiz_0_0                 {0.000 50.000}       100.000         10.000          
  clkfbout_ADC_8_bits_clk_wiz_0_0                 {0.000 10.000}       20.000          50.000          
clk_fpga_0                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ADC_8_bits_clk_wiz_0_0                      96.656        0.000                      0                    1        0.803        0.000                      0                    1       96.000        0.000                       0                     3  
  clkfbout_ADC_8_bits_clk_wiz_0_0                                                                                                                                                                  17.845        0.000                       0                     3  
clk_fpga_0                                              1.374        0.000                      0                11986        0.012        0.000                      0                11986        4.020        0.000                       0                  5176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ADC_8_bits_clk_wiz_0_0  clk_fpga_0                             6.148        0.000                      0                   24        0.188        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.623        0.000                      0                 2720        0.455        0.000                      0                 2720  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_ADC_8_bits_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
  To Clock:  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ADC_8_bits_clk_wiz_0_0
  To Clock:  clk_out1_ADC_8_bits_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       96.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.656ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ADC_8_bits_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ADC_8_bits_clk_wiz_0_0 rise@100.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 101.708 - 100.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     3.426 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/EOC
                         net (fo=1, routed)           0.820     4.246    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst_n_2
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.612   101.612    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    98.187 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    99.912    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.705   101.708    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                         clock pessimism              0.191   101.899    
                         clock uncertainty           -0.149   101.750    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848   100.902    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst
  -------------------------------------------------------------------
                         required time                        100.902    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                 96.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ADC_8_bits_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.379ns (53.111%)  route 0.335ns (46.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379     1.035 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/EOC
                         net (fo=1, routed)           0.335     1.370    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst_n_2
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.864     0.864    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.924     0.926    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                         clock pessimism             -0.270     0.656    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089     0.567    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.803    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ADC_8_bits_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         100.000     96.000     XADC_X0Y0        SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ADC_8_bits_clk_wiz_0_0
  To Clock:  clkfbout_ADC_8_bits_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ADC_8_bits_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[282]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[282]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[282]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[282]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[314]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[314]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[314]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[314]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[346]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[346]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[346]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[346]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[442]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[442]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[442]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[442]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[474]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[474]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[474]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[474]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[506]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[506]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[506]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[506]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[602]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[602]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[602]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[602]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[634]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.768    11.114    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[634]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X67Y59         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[634]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.488    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[634]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[268]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 0.580ns (7.104%)  route 7.584ns (92.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.760    11.105    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X65Y57         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[268]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540    12.719    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X65Y57         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[268]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X65Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.489    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[268]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[332]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 0.580ns (7.104%)  route 7.584ns (92.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.647     2.941    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X37Y86         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/send_sync_d1_reg/Q
                         net (fo=3, routed)           0.824     4.221    SABER_i/wifi_pack_reg_0/inst/send_sync_d1
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  SABER_i/wifi_pack_reg_0/inst/buf_r[1791]_i_1/O
                         net (fo=1745, routed)        6.760    11.105    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1791]_0[0]
    SLICE_X65Y57         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[332]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.540    12.719    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X65Y57         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[332]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X65Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.489    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[332]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.101%)  route 0.202ns (58.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.551     0.887    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X49Y65         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[4][4]/Q
                         net (fo=1, routed)           0.202     1.230    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[132]
    SLICE_X52Y63         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.815     1.181    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X52Y63         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[132]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.072     1.218    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[53][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1709]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.039%)  route 0.160ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.542     0.878    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X50Y71         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[53][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.148     1.026 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[53][13]/Q
                         net (fo=1, routed)           0.160     1.186    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[1709]
    SLICE_X49Y72         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1709]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.811     1.177    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X49Y72         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1709]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.024     1.166    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1709]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.607%)  route 0.215ns (60.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.540     0.876    SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/clock_i
    SLICE_X51Y76         FDCE                                         r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.141     1.017 r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[107]/Q
                         net (fo=1, routed)           0.215     1.232    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][31]_0[107]
    SLICE_X47Y75         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.808     1.174    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X47Y75         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][11]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X47Y75         FDCE (Hold_fdce_C_D)         0.071     1.210    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][11]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.710%)  route 0.223ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.542     0.878    SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/clock_i
    SLICE_X52Y77         FDCE                                         r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.141     1.019 r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[114]/Q
                         net (fo=1, routed)           0.223     1.242    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][31]_0[114]
    SLICE_X47Y77         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.811     1.177    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X47Y77         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][18]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y77         FDCE (Hold_fdce_C_D)         0.071     1.213    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][18]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[35][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.233%)  route 0.161ns (55.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.549     0.885    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X51Y62         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[35][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.128     1.013 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[35][21]/Q
                         net (fo=1, routed)           0.161     1.174    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[1141]
    SLICE_X48Y63         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1141]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)        -0.007     1.143    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1141]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[46][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.500%)  route 0.166ns (56.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.539     0.875    SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/clock_i
    SLICE_X52Y74         FDCE                                         r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.128     1.003 r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[9]/Q
                         net (fo=1, routed)           0.166     1.169    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][31]_0[9]
    SLICE_X49Y74         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[46][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.808     1.174    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X49Y74         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[46][9]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X49Y74         FDCE (Hold_fdce_C_D)        -0.006     1.133    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[46][9]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[5][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.417%)  route 0.160ns (55.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.551     0.887    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X49Y65         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[5][24]/Q
                         net (fo=1, routed)           0.160     1.175    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[184]
    SLICE_X53Y66         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.813     1.179    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X53Y66         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[184]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)        -0.007     1.137    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[7][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.898%)  route 0.170ns (57.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.548     0.884    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X51Y64         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[7][8]/Q
                         net (fo=1, routed)           0.170     1.182    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[232]
    SLICE_X47Y64         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X47Y64         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[232]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)        -0.006     1.144    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[52][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1685]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.742%)  route 0.220ns (57.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.542     0.878    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X50Y71         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[52][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.164     1.042 r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[52][21]/Q
                         net (fo=1, routed)           0.220     1.261    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/data_i[1685]
    SLICE_X45Y71         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1685]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.812     1.178    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/s00_axi_aclk
    SLICE_X45Y71         FDRE                                         r  SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1685]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X45Y71         FDRE (Hold_fdre_C_D)         0.078     1.221    SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/buf_r_reg[1685]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.742%)  route 0.220ns (57.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.543     0.879    SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/clock_i
    SLICE_X50Y79         FDCE                                         r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDCE (Prop_fdce_C_Q)         0.164     1.043 r  SABER_i/encryptor_system_0/inst/ascon_0/U3/UTag/data_s_reg[110]/Q
                         net (fo=1, routed)           0.220     1.262    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][31]_0[110]
    SLICE_X45Y79         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.813     1.179    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X45Y79         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][14]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y79         FDCE (Hold_fdce_C_D)         0.076     1.220    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[49][14]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X36Y92    SABER_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y92    SABER_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y92    SABER_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y91    SABER_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y91    SABER_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    SABER_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    SABER_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    SABER_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    SABER_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y90    SABER_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ADC_8_bits_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.367ns (31.090%)  route 3.030ns (68.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[13]
                         net (fo=3, routed)           3.030     6.143    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[5]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.296 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[5]_i_1/O
                         net (fo=1, routed)           0.000     6.296    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[5]_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.536    12.715    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[5]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.346    12.369    
    SLICE_X65Y85         FDCE (Setup_fdce_C_D)        0.075    12.444    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.214ns (28.659%)  route 3.022ns (71.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[14]
                         net (fo=3, routed)           3.022     6.135    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[6]
    SLICE_X59Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.533    12.712    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X59Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[6]/C
                         clock pessimism              0.000    12.712    
                         clock uncertainty           -0.346    12.366    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.040    12.326    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.338ns (31.477%)  route 2.913ns (68.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[14]
                         net (fo=3, routed)           2.913     6.026    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[6]
    SLICE_X61Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.150 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[6]_i_1/O
                         net (fo=1, routed)           0.000     6.150    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[6]_i_1_n_0
    SLICE_X61Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X61Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[6]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X61Y85         FDCE (Setup_fdce_C_D)        0.029    12.397    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.214ns (29.508%)  route 2.900ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[12]
                         net (fo=3, routed)           2.900     6.013    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[4]
    SLICE_X60Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X60Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[4]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)       -0.062    12.306    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.360ns (32.126%)  route 2.873ns (67.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[11]
                         net (fo=3, routed)           2.873     5.986    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[3]
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.146     6.132 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[3]_i_1/O
                         net (fo=1, routed)           0.000     6.132    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[3]_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X62Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[3]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.118    12.486    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.338ns (32.780%)  route 2.744ns (67.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[14]
                         net (fo=3, routed)           2.744     5.857    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[6]
    SLICE_X61Y86         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[30]_i_1/O
                         net (fo=1, routed)           0.000     5.981    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[30]_i_1_n_0
    SLICE_X61Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X61Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[30]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X61Y86         FDCE (Setup_fdce_C_D)        0.031    12.399    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[30]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.338ns (33.113%)  route 2.703ns (66.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[10]
                         net (fo=3, routed)           2.703     5.816    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[2]
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.940 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[2]_i_1/O
                         net (fo=1, routed)           0.000     5.940    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[2]_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X62Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[2]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.077    12.445    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.214ns (31.378%)  route 2.655ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[8]
                         net (fo=3, routed)           2.655     5.768    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[0]
    SLICE_X64Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.536    12.715    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X64Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[0]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.346    12.369    
    SLICE_X64Y86         FDCE (Setup_fdce_C_D)       -0.095    12.274    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.338ns (33.740%)  route 2.628ns (66.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[10]
                         net (fo=3, routed)           2.628     5.741    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[2]
    SLICE_X63Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.865 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[26]_i_1/O
                         net (fo=1, routed)           0.000     5.865    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[26]_i_1_n_0
    SLICE_X63Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.535    12.714    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X63Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[26]/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.346    12.368    
    SLICE_X63Y85         FDCE (Setup_fdce_C_D)        0.031    12.399    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[26]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.338ns (33.982%)  route 2.599ns (66.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806     1.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.896     1.899    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     3.113 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[12]
                         net (fo=3, routed)           2.599     5.712    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[4]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.836 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[4]_i_1/O
                         net (fo=1, routed)           0.000     5.836    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[4]_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.536    12.715    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[4]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.346    12.369    
    SLICE_X65Y85         FDCE (Setup_fdce_C_D)        0.031    12.400    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  6.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.301ns (24.932%)  route 0.906ns (75.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[13]
                         net (fo=3, routed)           0.906     1.818    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[5]
    SLICE_X58Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.863 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[29]_i_1/O
                         net (fo=1, routed)           0.000     1.863    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[29]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X58Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[29]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.121     1.676    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.302ns (24.858%)  route 0.913ns (75.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[9]
                         net (fo=3, routed)           0.913     1.825    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[1]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.046     1.871 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[1]_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[1]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.107     1.662    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.256ns (21.580%)  route 0.930ns (78.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[11]
                         net (fo=3, routed)           0.930     1.842    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[3]
    SLICE_X63Y88         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.846     1.212    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X63Y88         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[3]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.346     1.558    
    SLICE_X63Y88         FDCE (Hold_fdce_C_D)         0.075     1.633    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.256ns (21.371%)  route 0.942ns (78.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[13]
                         net (fo=3, routed)           0.942     1.854    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[5]
    SLICE_X59Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X59Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[5]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.076     1.631    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.256ns (21.847%)  route 0.916ns (78.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[9]
                         net (fo=3, routed)           0.916     1.828    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[1]
    SLICE_X64Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X64Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[1]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.047     1.602    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.301ns (23.985%)  route 0.954ns (76.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[8]
                         net (fo=3, routed)           0.954     1.866    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[0]
    SLICE_X65Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.911 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[24]_i_1/O
                         net (fo=1, routed)           0.000     1.911    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[24]_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X65Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[24]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.092     1.647    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.256ns (20.428%)  route 0.997ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[15]
                         net (fo=3, routed)           0.997     1.909    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[7]
    SLICE_X57Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X57Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[7]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X57Y87         FDCE (Hold_fdce_C_D)         0.078     1.633    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.300ns (23.332%)  route 0.986ns (76.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[15]
                         net (fo=3, routed)           0.986     1.898    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[7]
    SLICE_X61Y85         LUT2 (Prop_lut2_I1_O)        0.044     1.942 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[7]_i_1/O
                         net (fo=1, routed)           0.000     1.942    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[7]_i_1_n_0
    SLICE_X61Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X61Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[7]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.107     1.662    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.256ns (20.389%)  route 1.000ns (79.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[10]
                         net (fo=3, routed)           1.000     1.912    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[2]
    SLICE_X63Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X63Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[2]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.072     1.627    SABER_i/encryptor_system_0/inst/data_reg_0/sh_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_ADC_8_bits_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ADC_8_bits_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.301ns (23.159%)  route 0.999ns (76.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_out1_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.654     0.656    SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     0.912 r  SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst/DO[9]
                         net (fo=3, routed)           0.999     1.911    SABER_i/encryptor_system_0/inst/data_reg_0/data_i[1]
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[25]_i_1/O
                         net (fo=1, routed)           0.000     1.956    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o[25]_i_1_n_0
    SLICE_X64Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.843     1.209    SABER_i/encryptor_system_0/inst/data_reg_0/clock_i
    SLICE_X64Y85         FDCE                                         r  SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[25]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.346     1.555    
    SLICE_X64Y85         FDCE (Hold_fdce_C_D)         0.092     1.647    SABER_i/encryptor_system_0/inst/data_reg_0/plain_text_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][12]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][25]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][29]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][10]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][12]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][16]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][16]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][25]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][25]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.746ns (9.922%)  route 6.773ns (90.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.399    10.463    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X61Y58         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X61Y58         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][29]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X61Y58         FDCE (Recov_fdce_C_CLR)     -0.607    12.086    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[1][29]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[12][17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.746ns (9.890%)  route 6.797ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.424    10.487    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X62Y57         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X62Y57         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[12][17]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.521    12.172    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[12][17]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[13][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.746ns (9.890%)  route 6.797ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.650     2.944    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         1.373     4.736    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X39Y85         LUT2 (Prop_lut2_I0_O)        0.327     5.063 f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/words[55][31]_i_2/O
                         net (fo=1739, routed)        5.424    10.487    SABER_i/encryptor_system_0/inst/cipher_reg_0/cipher_cnt_reg[4]_0
    SLICE_X62Y57         FDCE                                         f  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[13][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.539    12.718    SABER_i/encryptor_system_0/inst/cipher_reg_0/clock_i
    SLICE_X62Y57         FDCE                                         r  SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[13][12]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.521    12.172    SABER_i/encryptor_system_0/inst/cipher_reg_0/words_reg[13][12]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.398%)  route 0.234ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.234     1.254    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y86         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[5]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.121     0.800    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.398%)  route 0.234ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.234     1.254    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y86         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[6]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.121     0.800    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.398%)  route 0.234ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.234     1.254    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y86         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[7]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.121     0.800    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.398%)  route 0.234ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.234     1.254    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y86         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.819     1.185    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y86         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[8]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.121     0.800    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.125%)  route 0.297ns (69.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.297     1.317    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y87         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.820     1.186    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[10]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.121     0.801    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.125%)  route 0.297ns (69.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.297     1.317    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y87         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.820     1.186    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[11]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.121     0.801    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.125%)  route 0.297ns (69.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.297     1.317    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y87         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.820     1.186    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[12]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.121     0.801    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.125%)  route 0.297ns (69.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.297     1.317    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y87         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.820     1.186    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y87         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[9]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.121     0.801    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.761%)  route 0.350ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.350     1.371    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y88         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.822     1.188    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y88         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[13]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.121     0.803    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.761%)  route 0.350ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.557     0.893    SABER_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  SABER_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=596, routed)         0.350     1.371    SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i
    SLICE_X36Y88         FDCE                                         f  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.822     1.188    SABER_i/encryptor_system_0/inst/fsm_SABER_0/clock_i
    SLICE_X36Y88         FDCE                                         r  SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[14]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.121     0.803    SABER_i/encryptor_system_0/inst/fsm_SABER_0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.568    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.124ns (7.791%)  route 1.468ns (92.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SABER_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.468     1.468    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     1.592 r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.592    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y88         FDRE                                         r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.476     2.655    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y88         FDRE                                         r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.346%)  route 0.568ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SABER_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.568     0.568    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.613 r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.613    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y88         FDRE                                         r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.822     1.188    SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y88         FDRE                                         r  SABER_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 0.580ns (16.450%)  route 2.946ns (83.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.043 f  <hidden>
                         net (fo=3, routed)           0.622     6.665    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 0.580ns (16.450%)  route 2.946ns (83.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.043 f  <hidden>
                         net (fo=3, routed)           0.622     6.665    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 0.580ns (16.450%)  route 2.946ns (83.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.043 f  <hidden>
                         net (fo=3, routed)           0.622     6.665    <hidden>
    SLICE_X33Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y94         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.609ns (17.338%)  route 2.904ns (82.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     6.072 f  <hidden>
                         net (fo=3, routed)           0.580     6.652    <hidden>
    SLICE_X33Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.609ns (17.338%)  route 2.904ns (82.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     6.072 f  <hidden>
                         net (fo=3, routed)           0.580     6.652    <hidden>
    SLICE_X33Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.609ns (17.338%)  route 2.904ns (82.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.324     5.919    <hidden>
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     6.072 f  <hidden>
                         net (fo=3, routed)           0.580     6.652    <hidden>
    SLICE_X33Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X33Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 0.609ns (17.791%)  route 2.814ns (82.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.092     5.687    <hidden>
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.153     5.840 f  <hidden>
                         net (fo=3, routed)           0.722     6.562    <hidden>
    SLICE_X38Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X38Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 0.609ns (17.791%)  route 2.814ns (82.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.092     5.687    <hidden>
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.153     5.840 f  <hidden>
                         net (fo=3, routed)           0.722     6.562    <hidden>
    SLICE_X38Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X38Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 0.609ns (17.791%)  route 2.814ns (82.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.092     5.687    <hidden>
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.153     5.840 f  <hidden>
                         net (fo=3, routed)           0.722     6.562    <hidden>
    SLICE_X38Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X38Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.856%)  route 2.668ns (82.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.845     3.139    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.092     5.687    <hidden>
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  <hidden>
                         net (fo=3, routed)           0.576     6.387    <hidden>
    SLICE_X38Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.479     2.658    <hidden>
    SLICE_X38Y94         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.185ns (25.993%)  route 0.527ns (74.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.044     1.493 f  <hidden>
                         net (fo=3, routed)           0.194     1.687    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.185ns (25.993%)  route 0.527ns (74.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.044     1.493 f  <hidden>
                         net (fo=3, routed)           0.194     1.687    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.185ns (25.993%)  route 0.527ns (74.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.044     1.493 f  <hidden>
                         net (fo=3, routed)           0.194     1.687    <hidden>
    SLICE_X35Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y101        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.586%)  route 0.541ns (74.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  <hidden>
                         net (fo=3, routed)           0.208     1.702    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.586%)  route 0.541ns (74.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  <hidden>
                         net (fo=3, routed)           0.208     1.702    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.586%)  route 0.541ns (74.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.333     1.449    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  <hidden>
                         net (fo=3, routed)           0.208     1.702    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.185ns (24.229%)  route 0.579ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.347     1.463    <hidden>
    SLICE_X35Y102        LUT1 (Prop_lut1_I0_O)        0.044     1.507 f  <hidden>
                         net (fo=3, routed)           0.232     1.739    <hidden>
    SLICE_X35Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.185ns (24.229%)  route 0.579ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.347     1.463    <hidden>
    SLICE_X35Y102        LUT1 (Prop_lut1_I0_O)        0.044     1.507 f  <hidden>
                         net (fo=3, routed)           0.232     1.739    <hidden>
    SLICE_X35Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.185ns (24.229%)  route 0.579ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.347     1.463    <hidden>
    SLICE_X35Y102        LUT1 (Prop_lut1_I0_O)        0.044     1.507 f  <hidden>
                         net (fo=3, routed)           0.232     1.739    <hidden>
    SLICE_X35Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X35Y102        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.356%)  route 0.578ns (75.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.639     0.975    SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y101        FDRE                                         r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SABER_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.347     1.463    <hidden>
    SLICE_X35Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.508 f  <hidden>
                         net (fo=3, routed)           0.231     1.739    <hidden>
    SLICE_X34Y102        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SABER_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SABER_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.912     1.278    <hidden>
    SLICE_X34Y102        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ADC_8_bits_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ADC_8_bits_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ADC_8_bits_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        1.806    11.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     8.013 f  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     9.902    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkfbout_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.003 f  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    11.806    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkfbout_buf_ADC_8_bits_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ADC_8_bits_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ADC_8_bits_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SABER_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5177, routed)        0.597     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkfbout_ADC_8_bits_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkfbout_buf_ADC_8_bits_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





