

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Mon Mar 11 22:05:31 2013

* Version:        2013.1 (build date: Fri Mar 08 17:28:03 PM 2013)
* Project:        zynqBTC
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.16|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  811|  811|  811|  811|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         4|          -|          -|    16|    no    |
        |- Loop 2  |  288|  288|         6|          -|          -|    48|    no    |
        |- Loop 3  |  448|  448|         7|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1337|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    432|
|Register         |        -|      -|    1481|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1481|   1769|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-------+--------------------+---------+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+------+-----+------+-------------+
    |k_U    |sha256_transform_k  |        1|    64|   32|     1|         2048|
    |m_U    |sha256_transform_m  |        1|    64|   32|     1|         2048|
    +-------+--------------------+---------+------+-----+------+-------------+
    |Total  |                    |        2|   128|   64|     2|         4096|
    +-------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a_2_fu_1014_p2       |     +    |      0|  0|  32|          32|          32|
    |e_2_fu_1005_p2       |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_574_p2        |     +    |      0|  0|   7|           7|           5|
    |i_3_fu_752_p2        |     +    |      0|  0|   7|           7|           1|
    |t1_fu_923_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_713_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_730_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_909_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_913_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_918_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp18_fu_1010_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_542_p2       |     +    |      0|  0|   6|           6|           1|
    |tmp6_fu_552_p2       |     +    |      0|  0|   6|           6|           4|
    |tmp7_fu_563_p2       |     +    |      0|  0|   6|           6|           4|
    |tmp_22_fu_736_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_23_fu_806_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_811_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_25_fu_816_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_26_fu_1018_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_27_fu_1023_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_28_fu_826_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_29_fu_1028_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_519_p2      |     +    |      0|  0|   5|           5|           1|
    |tmp_s_fu_821_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_40_fu_758_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_41_fu_770_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_54_fu_788_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_55_fu_794_p2     |    and   |      0|  0|  44|          32|          32|
    |exitcond5_fu_746_p2  |   icmp   |      0|  0|   8|           7|           8|
    |exitcond6_fu_584_p2  |   icmp   |      0|  0|   6|           6|           6|
    |exitcond7_fu_513_p2  |   icmp   |      0|  0|   6|           5|           6|
    |not_fu_764_p2        |    xor   |      0|  0|  44|          32|           2|
    |tmp10_fu_707_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp13_fu_897_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp17_fu_993_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp9_fu_640_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_12_fu_652_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_21_fu_725_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_39_fu_903_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_42_fu_776_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_52_fu_999_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_53_fu_782_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_56_fu_800_p2     |    xor   |      0|  0|  44|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|1337|        1143|        1094|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |b_2_reg_419                   |  32|          2|   32|         64|
    |c_2_reg_408                   |  32|          2|   32|         64|
    |ctx_transform_state_address0  |   4|          8|    2|         16|
    |ctx_transform_state_address1  |   4|          8|    2|         16|
    |ctx_transform_state_d0        |  32|          4|   32|        128|
    |ctx_transform_state_d1        |  32|          4|   32|        128|
    |d_1_reg_387                   |  32|          2|   32|         64|
    |d_2_reg_397                   |  32|          2|   32|         64|
    |data_transform_address0       |   5|          2|    5|         10|
    |data_transform_address1       |   5|          2|    5|         10|
    |f_2_reg_376                   |  32|          2|   32|         64|
    |g_2_reg_365                   |  32|          2|   32|         64|
    |h_1_reg_344                   |  32|          2|   32|         64|
    |h_2_reg_354                   |  32|          2|   32|         64|
    |i_2_reg_430                   |   7|          2|    7|         14|
    |i_reg_322                     |   5|          2|    5|         10|
    |indvar_reg_333                |   6|          2|    6|         12|
    |m_address0                    |   6|          5|    6|         30|
    |m_address1                    |   6|          2|    6|         12|
    |m_d0                          |  32|          2|   32|         64|
    |reg_442                       |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 432|         61|  428|       1026|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+-----+-----------+
    |                 Name                | FF | Bits| Const Bits|
    +-------------------------------------+----+-----+-----------+
    |a_reg_1184                           |  32|   32|          0|
    |ap_CS_fsm                            |   5|    5|          0|
    |b_2_reg_419                          |  32|   32|          0|
    |b_reg_1190                           |  32|   32|          0|
    |c_2_reg_408                          |  32|   32|          0|
    |c_reg_1206                           |  32|   32|          0|
    |ctx_transform_state_addr_1_reg_1124  |   0|    3|          3|
    |ctx_transform_state_addr_2_reg_1196  |   0|    3|          3|
    |ctx_transform_state_addr_3_reg_1201  |   0|    3|          3|
    |ctx_transform_state_addr_4_reg_1218  |   0|    3|          3|
    |ctx_transform_state_addr_5_reg_1223  |   0|    3|          3|
    |ctx_transform_state_addr_6_reg_1240  |   0|    3|          3|
    |ctx_transform_state_addr_7_reg_1245  |   0|    3|          3|
    |ctx_transform_state_addr_reg_1119    |   0|    3|          3|
    |d_1_reg_387                          |  32|   32|          0|
    |d_2_reg_397                          |  32|   32|          0|
    |d_reg_1212                           |  32|   32|          0|
    |data_transform_addr_1_reg_1043       |   4|    6|          2|
    |data_transform_addr_reg_1038         |   4|    6|          2|
    |data_transform_load_1_reg_1071       |   8|    8|          0|
    |data_transform_load_2_reg_1076       |   8|    8|          0|
    |data_transform_load_3_reg_1081       |   8|    8|          0|
    |data_transform_load_reg_1066         |   8|    8|          0|
    |e_2_reg_1351                         |  32|   32|          0|
    |e_reg_1228                           |  32|   32|          0|
    |f_2_reg_376                          |  32|   32|          0|
    |f_reg_1234                           |  32|   32|          0|
    |g_2_reg_365                          |  32|   32|          0|
    |g_reg_1250                           |  32|   32|          0|
    |h_1_reg_344                          |  32|   32|          0|
    |h_2_reg_354                          |  32|   32|          0|
    |h_reg_1256                           |  32|   32|          0|
    |i_1_cast_reg_1101                    |   7|   32|         25|
    |i_2_reg_430                          |   7|    7|          0|
    |i_3_reg_1265                         |   7|    7|          0|
    |i_cast_reg_1033                      |   5|   32|         27|
    |i_reg_322                            |   5|    5|          0|
    |indvar_cast_reg_1086                 |   6|   32|         26|
    |indvar_reg_333                       |   6|    6|          0|
    |k_load_reg_1320                      |  32|   32|          0|
    |reg_442                              |  32|   32|          0|
    |t1_reg_1340                          |  32|   32|          0|
    |tmp10_reg_1164                       |  32|   32|          0|
    |tmp11_reg_1169                       |  32|   32|          0|
    |tmp12_reg_1174                       |  32|   32|          0|
    |tmp14_reg_1325                       |  32|   32|          0|
    |tmp15_reg_1330                       |  32|   32|          0|
    |tmp16_reg_1335                       |  32|   32|          0|
    |tmp18_reg_1356                       |  32|   32|          0|
    |tmp5_cast_reg_1096                   |   6|   32|         26|
    |tmp5_reg_1091                        |   6|    6|          0|
    |tmp9_reg_1139                        |  32|   32|          0|
    |tmp_16_reg_1154                      |  14|   14|          0|
    |tmp_17_reg_1159                      |  18|   18|          0|
    |tmp_22_reg_1179                      |  32|   32|          0|
    |tmp_23_reg_1290                      |  32|   32|          0|
    |tmp_24_reg_1295                      |  32|   32|          0|
    |tmp_25_reg_1300                      |  32|   32|          0|
    |tmp_26_reg_1366                      |  32|   32|          0|
    |tmp_27_reg_1371                      |  32|   32|          0|
    |tmp_28_reg_1310                      |  32|   32|          0|
    |tmp_29_reg_1376                      |  32|   32|          0|
    |tmp_2_reg_1061                       |   5|    5|          0|
    |tmp_39_reg_1315                      |  32|   32|          0|
    |tmp_42_reg_1270                      |  32|   32|          0|
    |tmp_52_reg_1346                      |  32|   32|          0|
    |tmp_56_reg_1285                      |  32|   32|          0|
    |tmp_7_reg_1129                       |  13|   13|          0|
    |tmp_8_reg_1134                       |  19|   19|          0|
    |tmp_s_reg_1305                       |  32|   32|          0|
    +-------------------------------------+----+-----+-----------+
    |Total                                |1481| 1613|        132|
    +-------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+-----------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol |    Source Object    |    C Type    |
+------------------------------+-----+-----+-----------+---------------------+--------------+
|ap_clk                        |  in |    1|          -|   sha256_transform  | return value |
|ap_rst                        |  in |    1|          -|   sha256_transform  | return value |
|ap_start                      |  in |    1|          -|   sha256_transform  | return value |
|ap_done                       | out |    1|          -|   sha256_transform  | return value |
|ap_idle                       | out |    1|          -|   sha256_transform  | return value |
|ap_ready                      | out |    1|          -|   sha256_transform  | return value |
|ctx_transform_state_address0  | out |    3| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_ce0       | out |    1| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_we0       | out |    1| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_d0        | out |   32| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_q0        |  in |   32| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_address1  | out |    3| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_ce1       | out |    1| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_we1       | out |    1| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_d1        | out |   32| ap_memory | ctx_transform_state |     array    |
|ctx_transform_state_q1        |  in |   32| ap_memory | ctx_transform_state |     array    |
|data_transform_address0       | out |    6| ap_memory |    data_transform   |     array    |
|data_transform_ce0            | out |    1| ap_memory |    data_transform   |     array    |
|data_transform_q0             |  in |    8| ap_memory |    data_transform   |     array    |
|data_transform_address1       | out |    6| ap_memory |    data_transform   |     array    |
|data_transform_ce1            | out |    1| ap_memory |    data_transform   |     array    |
|data_transform_q1             |  in |    8| ap_memory |    data_transform   |     array    |
+------------------------------+-----+-----+-----------+---------------------+--------------+

