{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700022724457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700022724460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 23:32:04 2023 " "Processing started: Tue Nov 14 23:32:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700022724460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022724460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SampleCPU -c SampleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SampleCPU -c SampleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022724460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700022725993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700022726000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "PC.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU " "Found entity 1: SCPU" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_utils.v 3 3 " "Found 3 design units, including 3 entities, in source file modules_utils.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753621 ""} { "Info" "ISGN_ENTITY_NAME" "2 EightBitAdder " "Found entity 2: EightBitAdder" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753621 ""} { "Info" "ISGN_ENTITY_NAME" "3 TwoToOneMux " "Found entity 3: TwoToOneMux" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_mem.v 2 2 " "Found 2 design units, including 2 entities, in source file modules_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Modules_Mem.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753695 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstructionMemory " "Found entity 2: InstructionMemory" {  } { { "Modules_Mem.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Mem.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_regs.v 5 5 " "Found 5 design units, including 5 entities, in source file modules_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainRegister " "Found entity 1: MainRegister" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753851 ""} { "Info" "ISGN_ENTITY_NAME" "2 RfIfId " "Found entity 2: RfIfId" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753851 ""} { "Info" "ISGN_ENTITY_NAME" "3 RfIdExe " "Found entity 3: RfIdExe" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753851 ""} { "Info" "ISGN_ENTITY_NAME" "4 RfExeDm " "Found entity 4: RfExeDm" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753851 ""} { "Info" "ISGN_ENTITY_NAME" "5 RfDmWb " "Found entity 5: RfDmWb" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Modules_EXE.v(11) " "Verilog HDL information at Modules_EXE.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700022753957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file modules_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022753969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022753969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPU " "Elaborating entity \"SCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700022754250 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "aluo SimpleCPU.v(38) " "Verilog HDL Port Connection error at SimpleCPU.v(38): output or inout port \"aluo\" must be connected to a structural net expression" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 38 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1700022754262 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700022754263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/CAProject/CP_Project/output_files/SampleCPU.map.smsg " "Generated suppressed messages file /CAProject/CP_Project/output_files/SampleCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022754419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700022754663 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 23:32:34 2023 " "Processing ended: Tue Nov 14 23:32:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700022754663 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700022754663 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700022754663 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022754663 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022755624 ""}
