Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : lcd.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/PSTYROFPGA-SP3/CODE/EXA-9a/lcd.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "D:/PSTYROFPGA-SP3/CODE/EXA-9a/lcd.vhd" is newer than current system time.
Entity <lcd> compiled.
Entity <lcd> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lcd> (Architecture <Behavioral>).
Entity <lcd> analyzed. Unit <lcd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd>.
    Related source file is "D:/PSTYROFPGA-SP3/CODE/EXA-9a/lcd.vhd".
    Found 1-bit register for signal <lcd_e>.
    Found 1-bit register for signal <lcd_rs>.
    Found 8-bit register for signal <data>.
    Found 32-bit 4-to-1 multiplexer for signal <$n0005>.
    Found 32-bit comparator lessequal for signal <$n0007> created at line 55.
    Found 32-bit comparator less for signal <$n0008> created at line 58.
    Found 32-bit comparator lessequal for signal <$n0010> created at line 66.
    Found 32-bit adder for signal <$n0011>.
    Found 32-bit adder for signal <$n0012> created at line 63.
    Found 32-bit register for signal <i>.
    Found 32-bit register for signal <j>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <lcd> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 3
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx.

Optimizing unit <lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd.ngr
Top Level Output File Name         : lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 407
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 31
#      LUT1_L                      : 37
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT2_L                      : 5
#      LUT3                        : 53
#      LUT3_D                      : 2
#      LUT3_L                      : 24
#      LUT4                        : 28
#      LUT4_D                      : 2
#      LUT4_L                      : 32
#      MUXCY                       : 112
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 74
#      FDE                         : 40
#      FDR                         : 31
#      FDS                         : 2
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                     122  out of   1920     6%  
 Number of Slice Flip Flops:            72  out of   3840     1%  
 Number of 4 input LUTs:               218  out of   3840     5%  
 Number of bonded IOBs:                 12  out of     97    12%  
    IOB Flip Flops: 2
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.458ns (Maximum Frequency: 74.308MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.458ns (frequency: 74.308MHz)
  Total number of paths / destination ports: 60326 / 147
-------------------------------------------------------------------------
Delay:               13.458ns (Levels of Logic = 23)
  Source:            i_7 (FF)
  Destination:       j_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_7 to j_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.720   1.256  i_7 (i_7)
     LUT1_L:I0->LO         1   0.551   0.000  i_7_rt1 (i_7_rt1)
     MUXCY:S->O            1   0.500   0.000  Mcompar__n0008_andcy (Mcompar__n0008_and_cyo)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy (Mcompar__n0008_nor_cyo)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_andcy_rn_0 (Mcompar__n0008_and_cyo1)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy_rn_0 (Mcompar__n0008_nor_cyo1)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_andcy_rn_1 (Mcompar__n0008_and_cyo2)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy_rn_1 (Mcompar__n0008_nor_cyo2)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_andcy_rn_2 (Mcompar__n0008_and_cyo3)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy_rn_2 (Mcompar__n0008_nor_cyo3)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy_rn_3 (Mcompar__n0008_nor_cyo4)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0008_norcy_rn_4 (Mcompar__n0008_nor_cyo5)
     MUXCY:CI->O          38   0.303   2.082  Mcompar__n0008_gecy (Mcompar__n0008_ge_cyo)
     LUT2_D:I1->O          1   0.551   0.827  Ker01_SW1 (N133)
     LUT4_D:I3->O          2   0.551   0.945  _n0001<2>1 (_n0001<2>)
     LUT4_L:I2->LO         1   0.551   0.000  _n0006_wg_sel (N110)
     MUXCY:S->O            1   0.500   0.000  _n0006_wg_cy (_n0006_wg_cy)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_0 (_n0006_wg_cy1)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_1 (_n0006_wg_cy2)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_2 (_n0006_wg_cy3)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_3 (_n0006_wg_cy4)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_4 (_n0006_wg_cy5)
     MUXCY:CI->O           1   0.064   0.000  _n0006_wg_cy_rn_5 (_n0006_wg_cy6)
     MUXCY:CI->O          32   0.281   1.853  _n0006_wg_cy_rn_6 (_n0006_wg_cy7)
     FDR:R                     1.026          j_30
    ----------------------------------------
    Total                     13.458ns (6.494ns logic, 6.964ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            lcd_e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk rising

  Data Path: lcd_e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.720   0.801  lcd_e (lcd_e_OBUF)
     OBUF:I->O                 5.644          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
CPU : 19.69 / 20.31 s | Elapsed : 20.00 / 20.00 s
 
--> 

Total memory usage is 110792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

