{
   "dera1": {
      "var": {
         "name2ind": {
            "vmax_after_tvl1_trip": 10, 
            "time_fl_expires": 18, 
            "pfaref": 1, 
            "time_vl1_expires": 15, 
            "time_fh_expires": 19, 
            "pref": 3, 
            "dbd1_dbd2_out_1": 6, 
            "dbd1_dbd2_out_0": 5, 
            "time_vh1_expires": 17, 
            "ov_block_mult_out": 12, 
            "uv_block_mult_out": 11, 
            "df_ref": 2, 
            "freq_block_mult_out": 13, 
            "time_vl0_expires": 14, 
            "iqinj": 22, 
            "vmin_after_tvl1_trip": 9, 
            "ipcmd": 7, 
            "vt_prev": 20, 
            "vang_prev": 21, 
            "time_vh0_expires": 16, 
            "iqcmd": 8, 
            "qref": 4, 
            "vref0": 0
         }, 
         "description": {
            "vmax_after_tvl1_trip": "Vmax (vh1 <= Vmin <= vh0), maximum voltage at the terminals of the model after the tvh1 timer expires (for overvoltage tripping logic)", 
            "time_fl_expires": "time at which frequency becomes less than fl followed by time at which fl timer expires", 
            "pfaref": "power factor angle reference (pfaref), radians", 
            "time_vl1_expires": "time at which terminal voltage becomes less than vl1 followed by time at which vl1 timer expires", 
            "time_fh_expires": "time at which frequency becomes greater than fh followed by time at which fh timer expires", 
            "pref": "active power reference (Pref)", 
            "dbd1_dbd2_out_1": "output of voltage deadband dbd1, dbd2", 
            "dbd1_dbd2_out_0": "output of voltage deadband dbd1, dbd2", 
            "time_vh1_expires": "time at which terminal voltage becomes greater than vh1 followed by time at which vh1 timer expires", 
            "ov_block_mult_out": "output of overvoltage voltage multiplier block (0 <= multiplier <= 1)", 
            "uv_block_mult_out": "output of undervoltage voltage multiplier block (0 <= multiplier <= 1)", 
            "df_ref": "reference frequency deviation", 
            "freq_block_mult_out": "output of frequency multiplier block (is either 0 or 1)", 
            "time_vl0_expires": "time at which terminal voltage becomes less than vl0 followed by time at which vl0 timer expires", 
            "iqinj": "reactive current injection, Iqinj", 
            "vmin_after_tvl1_trip": "Vmin (vl0 <= Vmin <= vl1), minimum voltage at the terminals of the model after the tvl1 timer expires (for undervoltage tripping logic)", 
            "ipcmd": "ipcmd", 
            "vt_prev": "terminal voltage from previous step", 
            "vang_prev": "bus voltage angle from previous time step", 
            "time_vh0_expires": "time at which terminal voltage becomes greater than vh0 followed by time at which vh0 timer expires", 
            "iqcmd": "iqcmd", 
            "qref": "reactive power reference (Qref)", 
            "vref0": "bus voltage reference (Vref0)"
         }, 
         "ind2name": {
            "0": "vref0", 
            "1": "pfaref", 
            "2": "df_ref", 
            "3": "pref", 
            "4": "qref", 
            "5": "dbd1_dbd2_out_0", 
            "6": "dbd1_dbd2_out_1", 
            "7": "ipcmd", 
            "8": "iqcmd", 
            "9": "vmin_after_tvl1_trip", 
            "10": "vmax_after_tvl1_trip", 
            "11": "uv_block_mult_out", 
            "12": "ov_block_mult_out", 
            "13": "freq_block_mult_out", 
            "14": "time_vl0_expires", 
            "15": "time_vl1_expires", 
            "16": "time_vh0_expires", 
            "17": "time_vh1_expires", 
            "18": "time_fl_expires", 
            "19": "time_fh_expires", 
            "20": "vt_prev", 
            "21": "vang_prev", 
            "22": "iqinj"
         }
      }, 
      "state": {
         "name2ind": {
            "lag": 4, 
            "iq_lag": 3, 
            "qg_lag": 2, 
            "pord_lag": 8, 
            "pi_controller_state": 6, 
            "vt_filt": 0, 
            "pg_lag": 1, 
            "dpmax_dpmin_lag": 7, 
            "freq_lag": 5, 
            "id_lag": 9
         }, 
         "description": {
            "lag": "lag block for output of multiplier block", 
            "iq_lag": "lag block representing inner current loop for iq", 
            "qg_lag": "first order lag for reactive current", 
            "pord_lag": "first order lag for Pord", 
            "pi_controller_state": "PI controller for real power path", 
            "vt_filt": "voltage measurement lag", 
            "pg_lag": "generator power measurement lag", 
            "dpmax_dpmin_lag": "first order lag for dpmax and dpmin", 
            "freq_lag": "frequency measurement lag", 
            "id_lag": "lag block representing inner current loop for id"
         }, 
         "ind2name": {
            "0": "vt_filt", 
            "1": "pg_lag", 
            "2": "qg_lag", 
            "3": "iq_lag", 
            "4": "lag", 
            "5": "freq_lag", 
            "6": "pi_controller_state", 
            "7": "dpmax_dpmin_lag", 
            "8": "pord_lag", 
            "9": "id_lag"
         }
      }
   }
}