// Seed: 563929635
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7
    , id_16,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wire id_14
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8
);
  always assume (id_7);
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_6, id_1, id_3, id_4, id_1, id_0, id_5, id_1, id_8
  );
endmodule
