Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  9 12:49:18 2017
| Host         : MertPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.309        0.000                      0                  116        0.134        0.000                      0                  116        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.309        0.000                      0                  116        0.134        0.000                      0                  116        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.627     8.336    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    keypad4X4_inst0/count_deb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.627     8.336    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    keypad4X4_inst0/count_deb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.704ns (22.091%)  route 2.483ns (77.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.627     8.336    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.429    14.645    keypad4X4_inst0/count_deb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.029%)  route 2.492ns (77.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.636     8.345    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.510    14.851    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    keypad4X4_inst0/count_deb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.029%)  route 2.492ns (77.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.636     8.345    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.510    14.851    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    keypad4X4_inst0/count_deb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/clk_en2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.029%)  route 2.492ns (77.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X59Y32         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  keypad4X4_inst0/clk_en2_reg/Q
                         net (fo=12, routed)          1.001     6.607    keypad4X4_inst0/clk_en2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.731 r  keypad4X4_inst0/count_deb[5]_i_4/O
                         net (fo=1, routed)           0.855     7.585    keypad4X4_inst0/count_deb[5]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  keypad4X4_inst0/count_deb[5]_i_1/O
                         net (fo=6, routed)           0.636     8.345    keypad4X4_inst0/count_deb[5]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.510    14.851    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    keypad4X4_inst0/count_deb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/count_deb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.842ns (33.977%)  route 1.636ns (66.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  keypad4X4_inst0/count_deb_reg[4]/Q
                         net (fo=4, routed)           0.856     6.424    keypad4X4_inst0/count_deb_reg__0[4]
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.299     6.723 r  keypad4X4_inst0/count_deb[5]_i_5/O
                         net (fo=1, routed)           0.161     6.885    keypad4X4_inst0/count_deb[5]_i_5_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  keypad4X4_inst0/count_deb[5]_i_2/O
                         net (fo=6, routed)           0.619     7.627    keypad4X4_inst0/count_deb
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.869    keypad4X4_inst0/count_deb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/count_deb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.842ns (33.977%)  route 1.636ns (66.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  keypad4X4_inst0/count_deb_reg[4]/Q
                         net (fo=4, routed)           0.856     6.424    keypad4X4_inst0/count_deb_reg__0[4]
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.299     6.723 r  keypad4X4_inst0/count_deb[5]_i_5/O
                         net (fo=1, routed)           0.161     6.885    keypad4X4_inst0/count_deb[5]_i_5_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  keypad4X4_inst0/count_deb[5]_i_2/O
                         net (fo=6, routed)           0.619     7.627    keypad4X4_inst0/count_deb
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.869    keypad4X4_inst0/count_deb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/count_deb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.842ns (33.977%)  route 1.636ns (66.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.628     5.149    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  keypad4X4_inst0/count_deb_reg[4]/Q
                         net (fo=4, routed)           0.856     6.424    keypad4X4_inst0/count_deb_reg__0[4]
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.299     6.723 r  keypad4X4_inst0/count_deb[5]_i_5/O
                         net (fo=1, routed)           0.161     6.885    keypad4X4_inst0/count_deb[5]_i_5_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  keypad4X4_inst0/count_deb[5]_i_2/O
                         net (fo=6, routed)           0.619     7.627    keypad4X4_inst0/count_deb
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.849    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.869    keypad4X4_inst0/count_deb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 keypad4X4_inst0/count_deb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.842ns (35.585%)  route 1.524ns (64.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.147    keypad4X4_inst0/clk
    SLICE_X65Y30         FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  keypad4X4_inst0/count_deb_reg[2]/Q
                         net (fo=6, routed)           0.822     6.389    keypad4X4_inst0/count_deb_reg__0[2]
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.299     6.688 r  keypad4X4_inst0/count_deb[5]_i_5/O
                         net (fo=1, routed)           0.161     6.849    keypad4X4_inst0/count_deb[5]_i_5_n_0
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.973 r  keypad4X4_inst0/count_deb[5]_i_2/O
                         net (fo=6, routed)           0.541     7.513    keypad4X4_inst0/count_deb
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.510    14.851    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.871    keypad4X4_inst0/count_deb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.473    keypad4X4_inst0/clk
    SLICE_X59Y35         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.068     1.682    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X59Y35         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     1.986    keypad4X4_inst0/clk
    SLICE_X59Y35         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.075     1.548    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.472    keypad4X4_inst0/clk
    SLICE_X62Y32         FDRE                                         r  keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.128     1.742    keypad4X4_inst0/finish
    SLICE_X62Y31         FDRE                                         r  keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.857     1.984    keypad4X4_inst0/clk
    SLICE_X62Y31         FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.075     1.560    keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.471    keypad4X4_inst0/clk
    SLICE_X62Y31         FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.599 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.062     1.661    keypad4X4_inst0/finish_del
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.099     1.760 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.760    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.857     1.984    keypad4X4_inst0/clk
    SLICE_X62Y31         FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091     1.562    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.134%)  route 0.151ns (44.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.473    keypad4X4_inst0/clk
    SLICE_X63Y33         FDRE                                         r  keypad4X4_inst0/value_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  keypad4X4_inst0/value_del_reg[0]/Q
                         net (fo=17, routed)          0.151     1.765    key_value[0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  in0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.810    in0[3]
    SLICE_X64Y33         FDRE                                         r  in0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  in0_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.121     1.608    in0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.156%)  route 0.151ns (44.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.471    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  keypad4X4_inst0/count_deb_reg[3]/Q
                         net (fo=5, routed)           0.151     1.763    keypad4X4_inst0/count_deb_reg__0[3]
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.808    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     1.985    keypad4X4_inst0/clk
    SLICE_X62Y32         FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.091     1.598    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.471    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  keypad4X4_inst0/count_deb_reg[4]/Q
                         net (fo=4, routed)           0.083     1.682    keypad4X4_inst0/count_deb_reg__0[4]
    SLICE_X61Y32         LUT6 (Prop_lut6_I0_O)        0.099     1.781 r  keypad4X4_inst0/count_deb[5]_i_3/O
                         net (fo=1, routed)           0.000     1.781    keypad4X4_inst0/p_0_in__0[5]
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     1.983    keypad4X4_inst0/clk
    SLICE_X61Y32         FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.092     1.563    keypad4X4_inst0/count_deb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_del_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.076%)  route 0.170ns (50.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.472    keypad4X4_inst0/clk
    SLICE_X60Y33         FDRE                                         r  keypad4X4_inst0/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  keypad4X4_inst0/value_reg[1]/Q
                         net (fo=2, routed)           0.170     1.806    keypad4X4_inst0/value[1]
    SLICE_X63Y33         FDRE                                         r  keypad4X4_inst0/value_del_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     1.986    keypad4X4_inst0/clk
    SLICE_X63Y33         FDRE                                         r  keypad4X4_inst0/value_del_reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.066     1.574    keypad4X4_inst0/value_del_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 in1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.202%)  route 0.172ns (44.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  in1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  in1_reg[0]/Q
                         net (fo=5, routed)           0.172     1.807    in1_reg_n_0_[0]
    SLICE_X64Y32         LUT5 (Prop_lut5_I2_O)        0.048     1.855 r  in1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    in1[2]
    SLICE_X64Y32         FDRE                                         r  in1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  in1_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.131     1.617    in1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_del_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.791%)  route 0.160ns (46.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.473    keypad4X4_inst0/clk
    SLICE_X63Y33         FDRE                                         r  keypad4X4_inst0/value_del_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  keypad4X4_inst0/value_del_reg[1]/Q
                         net (fo=13, routed)          0.160     1.774    key_value[1]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  in3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.819    in3[3]
    SLICE_X63Y32         FDRE                                         r  in3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  in3_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.092     1.578    in3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 in1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.849%)  route 0.172ns (45.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  in1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  in1_reg[0]/Q
                         net (fo=5, routed)           0.172     1.807    in1_reg_n_0_[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  in1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    in1[1]
    SLICE_X64Y32         FDRE                                         r  in1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  in1_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.120     1.606    in1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   SevSeg_4digit_inst0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   SevSeg_4digit_inst0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   SevSeg_4digit_inst0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   SevSeg_4digit_inst0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   SevSeg_4digit_inst0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   SevSeg_4digit_inst0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   keypad4X4_inst0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   keypad4X4_inst0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   keypad4X4_inst0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   keypad4X4_inst0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   SevSeg_4digit_inst0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   SevSeg_4digit_inst0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   SevSeg_4digit_inst0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   SevSeg_4digit_inst0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   SevSeg_4digit_inst0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   SevSeg_4digit_inst0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   SevSeg_4digit_inst0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   in0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   in0_reg[0]/C



