C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis   -part M2GL025  -package VF256  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synlog\report\LedBlinkingDSpeed_fpga_mapper.xml  -top_level_module  work.LedBlinkingDSpeed  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.edn   -freq 100.000   -tcl  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\designer\LedBlinkingDSpeed\synthesis.fdc  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_prem.srd  -sap  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap  -otap  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.tap  -omap  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.map  -devicelib  C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v  -sap  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap  -ologparam  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\syntmp\LedBlinkingDSpeed.plg  -osyn  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srm  -prjdir  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\  -prjname  LedBlinkingDSpeed_syn  -log  C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synlog\LedBlinkingDSpeed_fpga_mapper.srr 
rc:0 success:1
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\scratchproject.prs|o|1489084718|2304
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.edn|o|1489084817|185669
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\designer\LedBlinkingDSpeed\synthesis.fdc|i|1489084807|312
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_prem.srd|i|1489084812|10472
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap|o|1489084812|3780
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.tap|o|0|0
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.map|o|1489084818|28
C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v|i|1449243330|16387
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap|o|1489084812|3780
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\syntmp\LedBlinkingDSpeed.plg|o|1489084818|895
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srm|o|1489084816|8229
C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synlog\LedBlinkingDSpeed_fpga_mapper.srr|o|1489084818|32293
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_generic.exe|i|1449760744|15814144
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe|i|1449762356|27632640
