
STM32LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080028ac  080028ac  000128ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028d0  080028d0  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  080028d0  080028d0  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028d0  080028d0  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028d0  080028d0  000128d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028d4  080028d4  000128d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080028d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000030  08002908  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002908  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000979c  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ac2  00000000  00000000  000297f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0002b2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000928  00000000  00000000  0002bcc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016acf  00000000  00000000  0002c5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b35e  00000000  00000000  000430bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825df  00000000  00000000  0004e41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d09fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000283c  00000000  00000000  000d0a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002894 	.word	0x08002894

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002894 	.word	0x08002894

0800014c <fsm_for_input_processing>:
#include "input_processing.h"

int pressed_flag[NO_OF_BUTTONS] = {0};

void fsm_for_input_processing(int index)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	switch(buttonState[index])
 8000154:	4a2c      	ldr	r2, [pc, #176]	; (8000208 <fsm_for_input_processing+0xbc>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	4413      	add	r3, r2
 800015a:	781b      	ldrb	r3, [r3, #0]
 800015c:	2b02      	cmp	r3, #2
 800015e:	d034      	beq.n	80001ca <fsm_for_input_processing+0x7e>
 8000160:	2b02      	cmp	r3, #2
 8000162:	dc45      	bgt.n	80001f0 <fsm_for_input_processing+0xa4>
 8000164:	2b00      	cmp	r3, #0
 8000166:	d00f      	beq.n	8000188 <fsm_for_input_processing+0x3c>
 8000168:	2b01      	cmp	r3, #1
 800016a:	d141      	bne.n	80001f0 <fsm_for_input_processing+0xa4>
	{
	case BUTTON_RELEASED:
		if (is_button_press(index))
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	b2db      	uxtb	r3, r3
 8000170:	4618      	mov	r0, r3
 8000172:	f000 f8f5 	bl	8000360 <is_button_press>
 8000176:	4603      	mov	r3, r0
 8000178:	2b00      	cmp	r3, #0
 800017a:	d03b      	beq.n	80001f4 <fsm_for_input_processing+0xa8>
		{
			buttonState[index] = BUTTON_PRESSED;
 800017c:	4a22      	ldr	r2, [pc, #136]	; (8000208 <fsm_for_input_processing+0xbc>)
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	4413      	add	r3, r2
 8000182:	2200      	movs	r2, #0
 8000184:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000186:	e035      	b.n	80001f4 <fsm_for_input_processing+0xa8>
	case BUTTON_PRESSED:
		if (!is_button_press(index))
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	b2db      	uxtb	r3, r3
 800018c:	4618      	mov	r0, r3
 800018e:	f000 f8e7 	bl	8000360 <is_button_press>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d10a      	bne.n	80001ae <fsm_for_input_processing+0x62>
		{
			buttonState[index] = BUTTON_RELEASED;
 8000198:	4a1b      	ldr	r2, [pc, #108]	; (8000208 <fsm_for_input_processing+0xbc>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	4413      	add	r3, r2
 800019e:	2201      	movs	r2, #1
 80001a0:	701a      	strb	r2, [r3, #0]
			pressed_flag[index] = 0;
 80001a2:	4a1a      	ldr	r2, [pc, #104]	; (800020c <fsm_for_input_processing+0xc0>)
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2100      	movs	r1, #0
 80001a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (is_button_press_1s(index))
			{
				buttonState[index] = BUTTON_PRESS_FOR_1S;
			}
		}
		break;
 80001ac:	e024      	b.n	80001f8 <fsm_for_input_processing+0xac>
			if (is_button_press_1s(index))
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 f8ee 	bl	8000394 <is_button_press_1s>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d01c      	beq.n	80001f8 <fsm_for_input_processing+0xac>
				buttonState[index] = BUTTON_PRESS_FOR_1S;
 80001be:	4a12      	ldr	r2, [pc, #72]	; (8000208 <fsm_for_input_processing+0xbc>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	4413      	add	r3, r2
 80001c4:	2202      	movs	r2, #2
 80001c6:	701a      	strb	r2, [r3, #0]
		break;
 80001c8:	e016      	b.n	80001f8 <fsm_for_input_processing+0xac>
	case BUTTON_PRESS_FOR_1S:
		if (!is_button_press(index))
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	b2db      	uxtb	r3, r3
 80001ce:	4618      	mov	r0, r3
 80001d0:	f000 f8c6 	bl	8000360 <is_button_press>
 80001d4:	4603      	mov	r3, r0
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d110      	bne.n	80001fc <fsm_for_input_processing+0xb0>
		{
			buttonState[index] = BUTTON_RELEASED;
 80001da:	4a0b      	ldr	r2, [pc, #44]	; (8000208 <fsm_for_input_processing+0xbc>)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	4413      	add	r3, r2
 80001e0:	2201      	movs	r2, #1
 80001e2:	701a      	strb	r2, [r3, #0]
			pressed_flag[index] = 0;
 80001e4:	4a09      	ldr	r2, [pc, #36]	; (800020c <fsm_for_input_processing+0xc0>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2100      	movs	r1, #0
 80001ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		break;
 80001ee:	e005      	b.n	80001fc <fsm_for_input_processing+0xb0>
	default:
		break;
 80001f0:	bf00      	nop
 80001f2:	e004      	b.n	80001fe <fsm_for_input_processing+0xb2>
		break;
 80001f4:	bf00      	nop
 80001f6:	e002      	b.n	80001fe <fsm_for_input_processing+0xb2>
		break;
 80001f8:	bf00      	nop
 80001fa:	e000      	b.n	80001fe <fsm_for_input_processing+0xb2>
		break;
 80001fc:	bf00      	nop
	}
}
 80001fe:	bf00      	nop
 8000200:	3708      	adds	r7, #8
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	200000a0 	.word	0x200000a0
 800020c:	2000004c 	.word	0x2000004c

08000210 <init_button>:

static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];

void init_button(void)
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++)
 8000216:	2300      	movs	r3, #0
 8000218:	607b      	str	r3, [r7, #4]
 800021a:	e01b      	b.n	8000254 <init_button+0x44>
	{
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 800021c:	4a12      	ldr	r2, [pc, #72]	; (8000268 <init_button+0x58>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	4413      	add	r3, r2
 8000222:	2201      	movs	r2, #1
 8000224:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000226:	4a11      	ldr	r2, [pc, #68]	; (800026c <init_button+0x5c>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4413      	add	r3, r2
 800022c:	2201      	movs	r2, #1
 800022e:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000230:	4a0f      	ldr	r2, [pc, #60]	; (8000270 <init_button+0x60>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4413      	add	r3, r2
 8000236:	2201      	movs	r2, #1
 8000238:	701a      	strb	r2, [r3, #0]

		flagForButtonPress1s[i] = 0;
 800023a:	4a0e      	ldr	r2, [pc, #56]	; (8000274 <init_button+0x64>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4413      	add	r3, r2
 8000240:	2200      	movs	r2, #0
 8000242:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 8000244:	4a0c      	ldr	r2, [pc, #48]	; (8000278 <init_button+0x68>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2100      	movs	r1, #0
 800024a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NO_OF_BUTTONS; i++)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	3301      	adds	r3, #1
 8000252:	607b      	str	r3, [r7, #4]
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2b02      	cmp	r3, #2
 8000258:	dde0      	ble.n	800021c <init_button+0xc>
	}
}
 800025a:	bf00      	nop
 800025c:	bf00      	nop
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	bc80      	pop	{r7}
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	20000058 	.word	0x20000058
 800026c:	2000005c 	.word	0x2000005c
 8000270:	20000060 	.word	0x20000060
 8000274:	20000064 	.word	0x20000064
 8000278:	20000068 	.word	0x20000068

0800027c <button_reading>:

void button_reading(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++)
 8000282:	2300      	movs	r3, #0
 8000284:	607b      	str	r3, [r7, #4]
 8000286:	e056      	b.n	8000336 <button_reading+0xba>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000288:	4a2f      	ldr	r2, [pc, #188]	; (8000348 <button_reading+0xcc>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4413      	add	r3, r2
 800028e:	7819      	ldrb	r1, [r3, #0]
 8000290:	4a2e      	ldr	r2, [pc, #184]	; (800034c <button_reading+0xd0>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	4413      	add	r3, r2
 8000296:	460a      	mov	r2, r1
 8000298:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOB, SELECT_MODE_Pin << i);
 800029a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	fa02 f303 	lsl.w	r3, r2, r3
 80002a4:	b29b      	uxth	r3, r3
 80002a6:	4619      	mov	r1, r3
 80002a8:	4829      	ldr	r0, [pc, #164]	; (8000350 <button_reading+0xd4>)
 80002aa:	f001 fac7 	bl	800183c <HAL_GPIO_ReadPin>
 80002ae:	4603      	mov	r3, r0
 80002b0:	4619      	mov	r1, r3
 80002b2:	4a25      	ldr	r2, [pc, #148]	; (8000348 <button_reading+0xcc>)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	4413      	add	r3, r2
 80002b8:	460a      	mov	r2, r1
 80002ba:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 80002bc:	4a22      	ldr	r2, [pc, #136]	; (8000348 <button_reading+0xcc>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	4413      	add	r3, r2
 80002c2:	781a      	ldrb	r2, [r3, #0]
 80002c4:	4921      	ldr	r1, [pc, #132]	; (800034c <button_reading+0xd0>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	440b      	add	r3, r1
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	429a      	cmp	r2, r3
 80002ce:	d12f      	bne.n	8000330 <button_reading+0xb4>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80002d0:	4a1d      	ldr	r2, [pc, #116]	; (8000348 <button_reading+0xcc>)
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	4413      	add	r3, r2
 80002d6:	7819      	ldrb	r1, [r3, #0]
 80002d8:	4a1e      	ldr	r2, [pc, #120]	; (8000354 <button_reading+0xd8>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	4413      	add	r3, r2
 80002de:	460a      	mov	r2, r1
 80002e0:	701a      	strb	r2, [r3, #0]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 80002e2:	4a1c      	ldr	r2, [pc, #112]	; (8000354 <button_reading+0xd8>)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	4413      	add	r3, r2
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d116      	bne.n	800031c <button_reading+0xa0>
			{
				if (counterForButtonPress1s[i] < DURATION_FOR_INCREASING)
 80002ee:	4a1a      	ldr	r2, [pc, #104]	; (8000358 <button_reading+0xdc>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002f6:	2b63      	cmp	r3, #99	; 0x63
 80002f8:	d80a      	bhi.n	8000310 <button_reading+0x94>
				{
					counterForButtonPress1s[i]++;
 80002fa:	4a17      	ldr	r2, [pc, #92]	; (8000358 <button_reading+0xdc>)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000302:	3301      	adds	r3, #1
 8000304:	b299      	uxth	r1, r3
 8000306:	4a14      	ldr	r2, [pc, #80]	; (8000358 <button_reading+0xdc>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800030e:	e00f      	b.n	8000330 <button_reading+0xb4>
				}
				else
				{
					flagForButtonPress1s[i] = 1;
 8000310:	4a12      	ldr	r2, [pc, #72]	; (800035c <button_reading+0xe0>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4413      	add	r3, r2
 8000316:	2201      	movs	r2, #1
 8000318:	701a      	strb	r2, [r3, #0]
 800031a:	e009      	b.n	8000330 <button_reading+0xb4>
					// TO DO
				}
			}
			else
			{
				counterForButtonPress1s[i] = 0;
 800031c:	4a0e      	ldr	r2, [pc, #56]	; (8000358 <button_reading+0xdc>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	2100      	movs	r1, #0
 8000322:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 8000326:	4a0d      	ldr	r2, [pc, #52]	; (800035c <button_reading+0xe0>)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4413      	add	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	3301      	adds	r3, #1
 8000334:	607b      	str	r3, [r7, #4]
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2b02      	cmp	r3, #2
 800033a:	dda5      	ble.n	8000288 <button_reading+0xc>
			}
		}
	}
}
 800033c:	bf00      	nop
 800033e:	bf00      	nop
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	2000005c 	.word	0x2000005c
 800034c:	20000060 	.word	0x20000060
 8000350:	40010c00 	.word	0x40010c00
 8000354:	20000058 	.word	0x20000058
 8000358:	20000068 	.word	0x20000068
 800035c:	20000064 	.word	0x20000064

08000360 <is_button_press>:

unsigned char is_button_press(unsigned char index)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	2b02      	cmp	r3, #2
 800036e:	d901      	bls.n	8000374 <is_button_press+0x14>
 8000370:	2300      	movs	r3, #0
 8000372:	e007      	b.n	8000384 <is_button_press+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a06      	ldr	r2, [pc, #24]	; (8000390 <is_button_press+0x30>)
 8000378:	5cd3      	ldrb	r3, [r2, r3]
 800037a:	2b00      	cmp	r3, #0
 800037c:	bf0c      	ite	eq
 800037e:	2301      	moveq	r3, #1
 8000380:	2300      	movne	r3, #0
 8000382:	b2db      	uxtb	r3, r3
}
 8000384:	4618      	mov	r0, r3
 8000386:	370c      	adds	r7, #12
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	20000058 	.word	0x20000058

08000394 <is_button_press_1s>:

unsigned char is_button_press_1s(unsigned char index)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	4603      	mov	r3, r0
 800039c:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800039e:	79fb      	ldrb	r3, [r7, #7]
 80003a0:	2b02      	cmp	r3, #2
 80003a2:	d901      	bls.n	80003a8 <is_button_press_1s+0x14>
 80003a4:	2300      	movs	r3, #0
 80003a6:	e007      	b.n	80003b8 <is_button_press_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	4a06      	ldr	r2, [pc, #24]	; (80003c4 <is_button_press_1s+0x30>)
 80003ac:	5cd3      	ldrb	r3, [r2, r3]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	bf0c      	ite	eq
 80003b2:	2301      	moveq	r3, #1
 80003b4:	2300      	movne	r3, #0
 80003b6:	b2db      	uxtb	r3, r3
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	bc80      	pop	{r7}
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	20000064 	.word	0x20000064

080003c8 <system_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void system_init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	init_button();
 80003cc:	f7ff ff20 	bl	8000210 <init_button>
	reset_all_led();
 80003d0:	f000 fa9a 	bl	8000908 <reset_all_led>
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b084      	sub	sp, #16
 80003dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003de:	f000 ff43 	bl	8001268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003e2:	f000 f99f 	bl	8000724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e6:	f000 fa25 	bl	8000834 <MX_GPIO_Init>
  MX_TIM2_Init();
 80003ea:	f000 f9d7 	bl	800079c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80003ee:	48ad      	ldr	r0, [pc, #692]	; (80006a4 <main+0x2cc>)
 80003f0:	f001 fe98 	bl	8002124 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  enum SystemsState {NORMAL_MODE, MODIFY_RED, UPDATE_RED_COUNTER, AUTO_UPDATE_RED_COUNTER
	  , MODIFY_YELLOW, UPDATE_YELLOW_COUNTER, AUTO_UPDATE_YELLOW_COUNTER
	  , MODIFY_GREEN, UPDATE_GREEN_COUNTER, AUTO_UPDATE_GREEN_COUNTER, SET_VALUE};

  enum SystemsState systemsState = NORMAL_MODE;
 80003f4:	2300      	movs	r3, #0
 80003f6:	73fb      	strb	r3, [r7, #15]
  int counter_temp = red_counter;
 80003f8:	4bab      	ldr	r3, [pc, #684]	; (80006a8 <main+0x2d0>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	60bb      	str	r3, [r7, #8]
  enum TraficLight traficLight = RED;
 80003fe:	2300      	movs	r3, #0
 8000400:	71fb      	strb	r3, [r7, #7]

  system_init();
 8000402:	f7ff ffe1 	bl	80003c8 <system_init>
  while (1)
  {
	  fsm_for_input_processing(0); // Button SELECT_MODE
 8000406:	2000      	movs	r0, #0
 8000408:	f7ff fea0 	bl	800014c <fsm_for_input_processing>
	  fsm_for_input_processing(1); // Button MODIFY_MODE
 800040c:	2001      	movs	r0, #1
 800040e:	f7ff fe9d 	bl	800014c <fsm_for_input_processing>
	  fsm_for_input_processing(2); // Button SELECT_VALUE
 8000412:	2002      	movs	r0, #2
 8000414:	f7ff fe9a 	bl	800014c <fsm_for_input_processing>
	  switch(systemsState)
 8000418:	7bfb      	ldrb	r3, [r7, #15]
 800041a:	2b0a      	cmp	r3, #10
 800041c:	f200 816d 	bhi.w	80006fa <main+0x322>
 8000420:	a201      	add	r2, pc, #4	; (adr r2, 8000428 <main+0x50>)
 8000422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000426:	bf00      	nop
 8000428:	08000455 	.word	0x08000455
 800042c:	08000487 	.word	0x08000487
 8000430:	080004f5 	.word	0x080004f5
 8000434:	0800051b 	.word	0x0800051b
 8000438:	08000555 	.word	0x08000555
 800043c:	080005c3 	.word	0x080005c3
 8000440:	080005e9 	.word	0x080005e9
 8000444:	08000623 	.word	0x08000623
 8000448:	08000681 	.word	0x08000681
 800044c:	080006c1 	.word	0x080006c1
 8000450:	080006fb 	.word	0x080006fb
	  {
	  case NORMAL_MODE:
		  display_trafic_light();
 8000454:	f000 fbaa 	bl	8000bac <display_trafic_light>
		  if (buttonState[0] == BUTTON_PRESSED && pressed_flag[0] == 0)
 8000458:	4b94      	ldr	r3, [pc, #592]	; (80006ac <main+0x2d4>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	f040 814e 	bne.w	80006fe <main+0x326>
 8000462:	4b93      	ldr	r3, [pc, #588]	; (80006b0 <main+0x2d8>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	f040 8149 	bne.w	80006fe <main+0x326>
		  {
			  systemsState = MODIFY_RED;
 800046c:	2301      	movs	r3, #1
 800046e:	73fb      	strb	r3, [r7, #15]
			  traficLight = RED;
 8000470:	2300      	movs	r3, #0
 8000472:	71fb      	strb	r3, [r7, #7]
			  counter_temp = red_counter;
 8000474:	4b8c      	ldr	r3, [pc, #560]	; (80006a8 <main+0x2d0>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	60bb      	str	r3, [r7, #8]
			  pressed_flag[0] = 1;
 800047a:	4b8d      	ldr	r3, [pc, #564]	; (80006b0 <main+0x2d8>)
 800047c:	2201      	movs	r2, #1
 800047e:	601a      	str	r2, [r3, #0]
			  reset_blink();
 8000480:	f000 fa8c 	bl	800099c <reset_blink>
		  }
		  break;
 8000484:	e13b      	b.n	80006fe <main+0x326>
	  case MODIFY_RED:
		  blink_led(traficLight);
 8000486:	79fb      	ldrb	r3, [r7, #7]
 8000488:	4618      	mov	r0, r3
 800048a:	f000 fd97 	bl	8000fbc <blink_led>
		  display_mode(1);
 800048e:	2001      	movs	r0, #1
 8000490:	f000 fcf8 	bl	8000e84 <display_mode>
		  display_counter(counter_temp);
 8000494:	68b8      	ldr	r0, [r7, #8]
 8000496:	f000 fd37 	bl	8000f08 <display_counter>
		  if (buttonState[0] == BUTTON_PRESSED && pressed_flag[0] == 0)
 800049a:	4b84      	ldr	r3, [pc, #528]	; (80006ac <main+0x2d4>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d10f      	bne.n	80004c2 <main+0xea>
 80004a2:	4b83      	ldr	r3, [pc, #524]	; (80006b0 <main+0x2d8>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d10b      	bne.n	80004c2 <main+0xea>
		  {
			  systemsState = MODIFY_YELLOW;
 80004aa:	2304      	movs	r3, #4
 80004ac:	73fb      	strb	r3, [r7, #15]
			  traficLight = YELLOW;
 80004ae:	2301      	movs	r3, #1
 80004b0:	71fb      	strb	r3, [r7, #7]
			  counter_temp = yellow_counter;
 80004b2:	4b80      	ldr	r3, [pc, #512]	; (80006b4 <main+0x2dc>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	60bb      	str	r3, [r7, #8]
			  pressed_flag[0] = 1;
 80004b8:	4b7d      	ldr	r3, [pc, #500]	; (80006b0 <main+0x2d8>)
 80004ba:	2201      	movs	r2, #1
 80004bc:	601a      	str	r2, [r3, #0]
			  reset_blink();
 80004be:	f000 fa6d 	bl	800099c <reset_blink>
		  }
		  if (buttonState[1] == BUTTON_PRESSED && pressed_flag[1] == 0)
 80004c2:	4b7a      	ldr	r3, [pc, #488]	; (80006ac <main+0x2d4>)
 80004c4:	785b      	ldrb	r3, [r3, #1]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	f040 811b 	bne.w	8000702 <main+0x32a>
 80004cc:	4b78      	ldr	r3, [pc, #480]	; (80006b0 <main+0x2d8>)
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	f040 8116 	bne.w	8000702 <main+0x32a>
		  {
			  systemsState = UPDATE_RED_COUNTER;
 80004d6:	2302      	movs	r3, #2
 80004d8:	73fb      	strb	r3, [r7, #15]
			  pressed_flag[1] = 1;
 80004da:	4b75      	ldr	r3, [pc, #468]	; (80006b0 <main+0x2d8>)
 80004dc:	2201      	movs	r2, #1
 80004de:	605a      	str	r2, [r3, #4]
			  counter_temp++;
 80004e0:	68bb      	ldr	r3, [r7, #8]
 80004e2:	3301      	adds	r3, #1
 80004e4:	60bb      	str	r3, [r7, #8]
			  if (counter_temp >= 100)
 80004e6:	68bb      	ldr	r3, [r7, #8]
 80004e8:	2b63      	cmp	r3, #99	; 0x63
 80004ea:	f340 810a 	ble.w	8000702 <main+0x32a>
			  {
				  counter_temp = 0;
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]
			  }
		  }
		  break;
 80004f2:	e106      	b.n	8000702 <main+0x32a>
	  case UPDATE_RED_COUNTER:
//		  blink_led(traficLight);
		  if (buttonState[1] == BUTTON_RELEASED)
 80004f4:	4b6d      	ldr	r3, [pc, #436]	; (80006ac <main+0x2d4>)
 80004f6:	785b      	ldrb	r3, [r3, #1]
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d101      	bne.n	8000500 <main+0x128>
		  {
			  systemsState = MODIFY_RED;
 80004fc:	2301      	movs	r3, #1
 80004fe:	73fb      	strb	r3, [r7, #15]
		  }
		  if (buttonState[1] == BUTTON_PRESS_FOR_1S)
 8000500:	4b6a      	ldr	r3, [pc, #424]	; (80006ac <main+0x2d4>)
 8000502:	785b      	ldrb	r3, [r3, #1]
 8000504:	2b02      	cmp	r3, #2
 8000506:	f040 80fe 	bne.w	8000706 <main+0x32e>
		  {
			  systemsState = AUTO_UPDATE_RED_COUNTER;
 800050a:	2303      	movs	r3, #3
 800050c:	73fb      	strb	r3, [r7, #15]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE); // Auto increasing counter
 800050e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000512:	2004      	movs	r0, #4
 8000514:	f000 fe20 	bl	8001158 <set_timer>
		  }
		  break;
 8000518:	e0f5      	b.n	8000706 <main+0x32e>
	  case AUTO_UPDATE_RED_COUNTER:
		  blink_led(traficLight);
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4618      	mov	r0, r3
 800051e:	f000 fd4d 	bl	8000fbc <blink_led>
		  display_mode(1);
 8000522:	2001      	movs	r0, #1
 8000524:	f000 fcae 	bl	8000e84 <display_mode>
		  if (buttonState[1] == BUTTON_RELEASED)
 8000528:	4b60      	ldr	r3, [pc, #384]	; (80006ac <main+0x2d4>)
 800052a:	785b      	ldrb	r3, [r3, #1]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d101      	bne.n	8000534 <main+0x15c>
		  {
			  systemsState = MODIFY_RED;
 8000530:	2301      	movs	r3, #1
 8000532:	73fb      	strb	r3, [r7, #15]
		  }
		  if (timer_flag[4] == 1)
 8000534:	4b60      	ldr	r3, [pc, #384]	; (80006b8 <main+0x2e0>)
 8000536:	691b      	ldr	r3, [r3, #16]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d107      	bne.n	800054c <main+0x174>
		  {
			  counter_temp++;
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	3301      	adds	r3, #1
 8000540:	60bb      	str	r3, [r7, #8]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE);
 8000542:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000546:	2004      	movs	r0, #4
 8000548:	f000 fe06 	bl	8001158 <set_timer>
		  }
		  display_counter(counter_temp);
 800054c:	68b8      	ldr	r0, [r7, #8]
 800054e:	f000 fcdb 	bl	8000f08 <display_counter>
		  break;
 8000552:	e0e1      	b.n	8000718 <main+0x340>
	  case MODIFY_YELLOW:
		  blink_led(traficLight);
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	4618      	mov	r0, r3
 8000558:	f000 fd30 	bl	8000fbc <blink_led>
		  display_mode(2);
 800055c:	2002      	movs	r0, #2
 800055e:	f000 fc91 	bl	8000e84 <display_mode>
		  display_counter(counter_temp);
 8000562:	68b8      	ldr	r0, [r7, #8]
 8000564:	f000 fcd0 	bl	8000f08 <display_counter>
		  if (buttonState[0] == BUTTON_PRESSED && pressed_flag[0] == 0)
 8000568:	4b50      	ldr	r3, [pc, #320]	; (80006ac <main+0x2d4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d10f      	bne.n	8000590 <main+0x1b8>
 8000570:	4b4f      	ldr	r3, [pc, #316]	; (80006b0 <main+0x2d8>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d10b      	bne.n	8000590 <main+0x1b8>
		  {
			  systemsState = MODIFY_GREEN;
 8000578:	2307      	movs	r3, #7
 800057a:	73fb      	strb	r3, [r7, #15]
			  traficLight = GREEN;
 800057c:	2302      	movs	r3, #2
 800057e:	71fb      	strb	r3, [r7, #7]
			  counter_temp = green_counter;
 8000580:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <main+0x2e4>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	60bb      	str	r3, [r7, #8]
			  pressed_flag[0] = 1;
 8000586:	4b4a      	ldr	r3, [pc, #296]	; (80006b0 <main+0x2d8>)
 8000588:	2201      	movs	r2, #1
 800058a:	601a      	str	r2, [r3, #0]
			  reset_blink();
 800058c:	f000 fa06 	bl	800099c <reset_blink>
		  }
		  if (buttonState[1] == BUTTON_PRESSED && pressed_flag[1] == 0)
 8000590:	4b46      	ldr	r3, [pc, #280]	; (80006ac <main+0x2d4>)
 8000592:	785b      	ldrb	r3, [r3, #1]
 8000594:	2b00      	cmp	r3, #0
 8000596:	f040 80b8 	bne.w	800070a <main+0x332>
 800059a:	4b45      	ldr	r3, [pc, #276]	; (80006b0 <main+0x2d8>)
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	f040 80b3 	bne.w	800070a <main+0x332>
		  {
			  systemsState = UPDATE_YELLOW_COUNTER;
 80005a4:	2305      	movs	r3, #5
 80005a6:	73fb      	strb	r3, [r7, #15]
			  pressed_flag[1] = 1;
 80005a8:	4b41      	ldr	r3, [pc, #260]	; (80006b0 <main+0x2d8>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	605a      	str	r2, [r3, #4]
			  counter_temp++;
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	3301      	adds	r3, #1
 80005b2:	60bb      	str	r3, [r7, #8]
			  if (counter_temp >= 100)
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	2b63      	cmp	r3, #99	; 0x63
 80005b8:	f340 80a7 	ble.w	800070a <main+0x332>
			  {
				  counter_temp = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	60bb      	str	r3, [r7, #8]
			  }
		  }
		  break;
 80005c0:	e0a3      	b.n	800070a <main+0x332>
	  case UPDATE_YELLOW_COUNTER:
		  if (buttonState[1] == BUTTON_RELEASED)
 80005c2:	4b3a      	ldr	r3, [pc, #232]	; (80006ac <main+0x2d4>)
 80005c4:	785b      	ldrb	r3, [r3, #1]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d101      	bne.n	80005ce <main+0x1f6>
		  {
			  systemsState = MODIFY_YELLOW;
 80005ca:	2304      	movs	r3, #4
 80005cc:	73fb      	strb	r3, [r7, #15]
		  }
		  if (buttonState[1] == BUTTON_PRESS_FOR_1S)
 80005ce:	4b37      	ldr	r3, [pc, #220]	; (80006ac <main+0x2d4>)
 80005d0:	785b      	ldrb	r3, [r3, #1]
 80005d2:	2b02      	cmp	r3, #2
 80005d4:	f040 809b 	bne.w	800070e <main+0x336>
		  {
			  systemsState = AUTO_UPDATE_YELLOW_COUNTER;
 80005d8:	2306      	movs	r3, #6
 80005da:	73fb      	strb	r3, [r7, #15]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE); // Auto increasing counter
 80005dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005e0:	2004      	movs	r0, #4
 80005e2:	f000 fdb9 	bl	8001158 <set_timer>
		  }
		  break;
 80005e6:	e092      	b.n	800070e <main+0x336>
	  case AUTO_UPDATE_YELLOW_COUNTER:
		  blink_led(traficLight);
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fce6 	bl	8000fbc <blink_led>
		  display_mode(2);
 80005f0:	2002      	movs	r0, #2
 80005f2:	f000 fc47 	bl	8000e84 <display_mode>
		  if (buttonState[1] == BUTTON_RELEASED)
 80005f6:	4b2d      	ldr	r3, [pc, #180]	; (80006ac <main+0x2d4>)
 80005f8:	785b      	ldrb	r3, [r3, #1]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d101      	bne.n	8000602 <main+0x22a>
		  {
			  systemsState = MODIFY_YELLOW;
 80005fe:	2304      	movs	r3, #4
 8000600:	73fb      	strb	r3, [r7, #15]
		  }
		  if (timer_flag[4] == 1)
 8000602:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <main+0x2e0>)
 8000604:	691b      	ldr	r3, [r3, #16]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d107      	bne.n	800061a <main+0x242>
		  {
			  counter_temp++;
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	3301      	adds	r3, #1
 800060e:	60bb      	str	r3, [r7, #8]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE);
 8000610:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000614:	2004      	movs	r0, #4
 8000616:	f000 fd9f 	bl	8001158 <set_timer>
		  }
		  display_counter(counter_temp);
 800061a:	68b8      	ldr	r0, [r7, #8]
 800061c:	f000 fc74 	bl	8000f08 <display_counter>
		  break;
 8000620:	e07a      	b.n	8000718 <main+0x340>
	  case MODIFY_GREEN:
		  blink_led(traficLight);
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	4618      	mov	r0, r3
 8000626:	f000 fcc9 	bl	8000fbc <blink_led>
		  display_mode(3);
 800062a:	2003      	movs	r0, #3
 800062c:	f000 fc2a 	bl	8000e84 <display_mode>
		  display_counter(counter_temp);
 8000630:	68b8      	ldr	r0, [r7, #8]
 8000632:	f000 fc69 	bl	8000f08 <display_counter>
		  if (buttonState[0] == BUTTON_PRESSED && pressed_flag[0] == 0)
 8000636:	4b1d      	ldr	r3, [pc, #116]	; (80006ac <main+0x2d4>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d10a      	bne.n	8000654 <main+0x27c>
 800063e:	4b1c      	ldr	r3, [pc, #112]	; (80006b0 <main+0x2d8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d106      	bne.n	8000654 <main+0x27c>
		  {
			  systemsState = NORMAL_MODE;
 8000646:	2300      	movs	r3, #0
 8000648:	73fb      	strb	r3, [r7, #15]
			  pressed_flag[0] = 1;
 800064a:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <main+0x2d8>)
 800064c:	2201      	movs	r2, #1
 800064e:	601a      	str	r2, [r3, #0]
			  reset_all_led();
 8000650:	f000 f95a 	bl	8000908 <reset_all_led>
		  }
		  if (buttonState[1] == BUTTON_PRESSED && pressed_flag[1] == 0)
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <main+0x2d4>)
 8000656:	785b      	ldrb	r3, [r3, #1]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d15a      	bne.n	8000712 <main+0x33a>
 800065c:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <main+0x2d8>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d156      	bne.n	8000712 <main+0x33a>
		  {
			  systemsState = UPDATE_GREEN_COUNTER;
 8000664:	2308      	movs	r3, #8
 8000666:	73fb      	strb	r3, [r7, #15]
			  pressed_flag[1] = 1;
 8000668:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <main+0x2d8>)
 800066a:	2201      	movs	r2, #1
 800066c:	605a      	str	r2, [r3, #4]
			  counter_temp++;
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	3301      	adds	r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
			  if (counter_temp >= 100)
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	2b63      	cmp	r3, #99	; 0x63
 8000678:	dd4b      	ble.n	8000712 <main+0x33a>
			  {
				  counter_temp = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	60bb      	str	r3, [r7, #8]
			  }
		  }
		  break;
 800067e:	e048      	b.n	8000712 <main+0x33a>
	  case UPDATE_GREEN_COUNTER:
		  if (buttonState[1] == BUTTON_RELEASED)
 8000680:	4b0a      	ldr	r3, [pc, #40]	; (80006ac <main+0x2d4>)
 8000682:	785b      	ldrb	r3, [r3, #1]
 8000684:	2b01      	cmp	r3, #1
 8000686:	d101      	bne.n	800068c <main+0x2b4>
		  {
			  systemsState = MODIFY_GREEN;
 8000688:	2307      	movs	r3, #7
 800068a:	73fb      	strb	r3, [r7, #15]
		  }
		  if (buttonState[1] == BUTTON_PRESS_FOR_1S)
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <main+0x2d4>)
 800068e:	785b      	ldrb	r3, [r3, #1]
 8000690:	2b02      	cmp	r3, #2
 8000692:	d140      	bne.n	8000716 <main+0x33e>
		  {
			  systemsState = AUTO_UPDATE_GREEN_COUNTER;
 8000694:	2309      	movs	r3, #9
 8000696:	73fb      	strb	r3, [r7, #15]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE); // Auto increasing counter
 8000698:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800069c:	2004      	movs	r0, #4
 800069e:	f000 fd5b 	bl	8001158 <set_timer>
		  }
		  break;
 80006a2:	e038      	b.n	8000716 <main+0x33e>
 80006a4:	200000a4 	.word	0x200000a4
 80006a8:	20000018 	.word	0x20000018
 80006ac:	200000a0 	.word	0x200000a0
 80006b0:	2000004c 	.word	0x2000004c
 80006b4:	2000001c 	.word	0x2000001c
 80006b8:	2000008c 	.word	0x2000008c
 80006bc:	20000020 	.word	0x20000020
	  case AUTO_UPDATE_GREEN_COUNTER:
		  blink_led(traficLight);
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 fc7a 	bl	8000fbc <blink_led>
		  display_mode(3);
 80006c8:	2003      	movs	r0, #3
 80006ca:	f000 fbdb 	bl	8000e84 <display_mode>
		  if (buttonState[1] == BUTTON_RELEASED)
 80006ce:	4b13      	ldr	r3, [pc, #76]	; (800071c <main+0x344>)
 80006d0:	785b      	ldrb	r3, [r3, #1]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d101      	bne.n	80006da <main+0x302>
		  {
			  systemsState = MODIFY_GREEN;
 80006d6:	2307      	movs	r3, #7
 80006d8:	73fb      	strb	r3, [r7, #15]
		  }
		  if (timer_flag[4] == 1)
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <main+0x348>)
 80006dc:	691b      	ldr	r3, [r3, #16]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d107      	bne.n	80006f2 <main+0x31a>
		  {
			  counter_temp++;
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	3301      	adds	r3, #1
 80006e6:	60bb      	str	r3, [r7, #8]
			  set_timer(4, DURATION_FOR_INCREASING * TIMER_CYCLE);
 80006e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006ec:	2004      	movs	r0, #4
 80006ee:	f000 fd33 	bl	8001158 <set_timer>
		  }
		  display_counter(counter_temp);
 80006f2:	68b8      	ldr	r0, [r7, #8]
 80006f4:	f000 fc08 	bl	8000f08 <display_counter>
		  break;
 80006f8:	e00e      	b.n	8000718 <main+0x340>
	  case SET_VALUE:
		  break;
	  default:
		  break;
 80006fa:	bf00      	nop
 80006fc:	e683      	b.n	8000406 <main+0x2e>
		  break;
 80006fe:	bf00      	nop
 8000700:	e681      	b.n	8000406 <main+0x2e>
		  break;
 8000702:	bf00      	nop
 8000704:	e67f      	b.n	8000406 <main+0x2e>
		  break;
 8000706:	bf00      	nop
 8000708:	e67d      	b.n	8000406 <main+0x2e>
		  break;
 800070a:	bf00      	nop
 800070c:	e67b      	b.n	8000406 <main+0x2e>
		  break;
 800070e:	bf00      	nop
 8000710:	e679      	b.n	8000406 <main+0x2e>
		  break;
 8000712:	bf00      	nop
 8000714:	e677      	b.n	8000406 <main+0x2e>
		  break;
 8000716:	bf00      	nop
	  fsm_for_input_processing(0); // Button SELECT_MODE
 8000718:	e675      	b.n	8000406 <main+0x2e>
 800071a:	bf00      	nop
 800071c:	200000a0 	.word	0x200000a0
 8000720:	2000008c 	.word	0x2000008c

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b090      	sub	sp, #64	; 0x40
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0318 	add.w	r3, r7, #24
 800072e:	2228      	movs	r2, #40	; 0x28
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f002 f8a6 	bl	8002884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000746:	2302      	movs	r3, #2
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074a:	2301      	movs	r3, #1
 800074c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074e:	2310      	movs	r3, #16
 8000750:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000752:	2300      	movs	r3, #0
 8000754:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000756:	f107 0318 	add.w	r3, r7, #24
 800075a:	4618      	mov	r0, r3
 800075c:	f001 f8b6 	bl	80018cc <HAL_RCC_OscConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000766:	f000 f8c9 	bl	80008fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076a:	230f      	movs	r3, #15
 800076c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000772:	2300      	movs	r3, #0
 8000774:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f001 fb22 	bl	8001dcc <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800078e:	f000 f8b5 	bl	80008fc <Error_Handler>
  }
}
 8000792:	bf00      	nop
 8000794:	3740      	adds	r7, #64	; 0x40
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a2:	f107 0308 	add.w	r3, r7, #8
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b0:	463b      	mov	r3, r7
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007b8:	4b1d      	ldr	r3, [pc, #116]	; (8000830 <MX_TIM2_Init+0x94>)
 80007ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80007c0:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <MX_TIM2_Init+0x94>)
 80007c2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80007c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c8:	4b19      	ldr	r3, [pc, #100]	; (8000830 <MX_TIM2_Init+0x94>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80007ce:	4b18      	ldr	r3, [pc, #96]	; (8000830 <MX_TIM2_Init+0x94>)
 80007d0:	2209      	movs	r2, #9
 80007d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d4:	4b16      	ldr	r3, [pc, #88]	; (8000830 <MX_TIM2_Init+0x94>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007da:	4b15      	ldr	r3, [pc, #84]	; (8000830 <MX_TIM2_Init+0x94>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007e0:	4813      	ldr	r0, [pc, #76]	; (8000830 <MX_TIM2_Init+0x94>)
 80007e2:	f001 fc4f 	bl	8002084 <HAL_TIM_Base_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80007ec:	f000 f886 	bl	80008fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007f6:	f107 0308 	add.w	r3, r7, #8
 80007fa:	4619      	mov	r1, r3
 80007fc:	480c      	ldr	r0, [pc, #48]	; (8000830 <MX_TIM2_Init+0x94>)
 80007fe:	f001 fdcd 	bl	800239c <HAL_TIM_ConfigClockSource>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000808:	f000 f878 	bl	80008fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080c:	2300      	movs	r3, #0
 800080e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000810:	2300      	movs	r3, #0
 8000812:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000814:	463b      	mov	r3, r7
 8000816:	4619      	mov	r1, r3
 8000818:	4805      	ldr	r0, [pc, #20]	; (8000830 <MX_TIM2_Init+0x94>)
 800081a:	f001 ffa5 	bl	8002768 <HAL_TIMEx_MasterConfigSynchronization>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000824:	f000 f86a 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	3718      	adds	r7, #24
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200000a4 	.word	0x200000a4

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000848:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <MX_GPIO_Init+0xbc>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	4a28      	ldr	r2, [pc, #160]	; (80008f0 <MX_GPIO_Init+0xbc>)
 800084e:	f043 0304 	orr.w	r3, r3, #4
 8000852:	6193      	str	r3, [r2, #24]
 8000854:	4b26      	ldr	r3, [pc, #152]	; (80008f0 <MX_GPIO_Init+0xbc>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f003 0304 	and.w	r3, r3, #4
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000860:	4b23      	ldr	r3, [pc, #140]	; (80008f0 <MX_GPIO_Init+0xbc>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	4a22      	ldr	r2, [pc, #136]	; (80008f0 <MX_GPIO_Init+0xbc>)
 8000866:	f043 0308 	orr.w	r3, r3, #8
 800086a:	6193      	str	r3, [r2, #24]
 800086c:	4b20      	ldr	r3, [pc, #128]	; (80008f0 <MX_GPIO_Init+0xbc>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	f003 0308 	and.w	r3, r3, #8
 8000874:	603b      	str	r3, [r7, #0]
 8000876:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000878:	2200      	movs	r2, #0
 800087a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800087e:	481d      	ldr	r0, [pc, #116]	; (80008f4 <MX_GPIO_Init+0xc0>)
 8000880:	f000 fff3 	bl	800186a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG7_Pin
                          |SEG8_Pin|SEG9_Pin|SEG10_Pin|SEG11_Pin
                          |SEG12_Pin|SEG13_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|EN4_Pin
 8000884:	2200      	movs	r2, #0
 8000886:	f240 71bf 	movw	r1, #1983	; 0x7bf
 800088a:	481b      	ldr	r0, [pc, #108]	; (80008f8 <MX_GPIO_Init+0xc4>)
 800088c:	f000 ffed 	bl	800186a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG7_Pin
                           SEG8_Pin SEG9_Pin SEG10_Pin SEG11_Pin
                           SEG12_Pin SEG13_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000890:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000894:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG7_Pin
                          |SEG8_Pin|SEG9_Pin|SEG10_Pin|SEG11_Pin
                          |SEG12_Pin|SEG13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000896:	2301      	movs	r3, #1
 8000898:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2302      	movs	r3, #2
 80008a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 0308 	add.w	r3, r7, #8
 80008a6:	4619      	mov	r1, r3
 80008a8:	4812      	ldr	r0, [pc, #72]	; (80008f4 <MX_GPIO_Init+0xc0>)
 80008aa:	f000 fe4d 	bl	8001548 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin EN4_Pin
                           RED2_Pin YELLOW2_Pin GREEN2_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|EN4_Pin
 80008ae:	f240 73bf 	movw	r3, #1983	; 0x7bf
 80008b2:	60bb      	str	r3, [r7, #8]
                          |RED2_Pin|YELLOW2_Pin|GREEN2_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2302      	movs	r3, #2
 80008be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	4619      	mov	r1, r3
 80008c6:	480c      	ldr	r0, [pc, #48]	; (80008f8 <MX_GPIO_Init+0xc4>)
 80008c8:	f000 fe3e 	bl	8001548 <HAL_GPIO_Init>

  /*Configure GPIO pins : SELECT_MODE_Pin MODIFY_CYCLE_Pin SET_VALUE_Pin */
  GPIO_InitStruct.Pin = SELECT_MODE_Pin|MODIFY_CYCLE_Pin|SET_VALUE_Pin;
 80008cc:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80008d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	4619      	mov	r1, r3
 80008e0:	4805      	ldr	r0, [pc, #20]	; (80008f8 <MX_GPIO_Init+0xc4>)
 80008e2:	f000 fe31 	bl	8001548 <HAL_GPIO_Init>

}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40010800 	.word	0x40010800
 80008f8:	40010c00 	.word	0x40010c00

080008fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000900:	b672      	cpsid	i
}
 8000902:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000904:	e7fe      	b.n	8000904 <Error_Handler+0x8>
	...

08000908 <reset_all_led>:

int counter1 = 0;
int counter2 = 0;

void reset_all_led(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin, 1);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8000912:	4819      	ldr	r0, [pc, #100]	; (8000978 <reset_all_led+0x70>)
 8000914:	f000 ffa9 	bl	800186a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RED1_Pin | RED2_Pin | YELLOW1_Pin | YELLOW2_Pin
 8000918:	2201      	movs	r2, #1
 800091a:	213f      	movs	r1, #63	; 0x3f
 800091c:	4816      	ldr	r0, [pc, #88]	; (8000978 <reset_all_led+0x70>)
 800091e:	f000 ffa4 	bl	800186a <HAL_GPIO_WritePin>
			| GREEN1_Pin | GREEN2_Pin, 1);
	counter1 = red_counter;
 8000922:	4b16      	ldr	r3, [pc, #88]	; (800097c <reset_all_led+0x74>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a16      	ldr	r2, [pc, #88]	; (8000980 <reset_all_led+0x78>)
 8000928:	6013      	str	r3, [r2, #0]
	counter2 = green_counter;
 800092a:	4b16      	ldr	r3, [pc, #88]	; (8000984 <reset_all_led+0x7c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a16      	ldr	r2, [pc, #88]	; (8000988 <reset_all_led+0x80>)
 8000930:	6013      	str	r3, [r2, #0]
	traficLight1 = RED;
 8000932:	4b16      	ldr	r3, [pc, #88]	; (800098c <reset_all_led+0x84>)
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
	traficLight2 = GREEN;
 8000938:	4b15      	ldr	r3, [pc, #84]	; (8000990 <reset_all_led+0x88>)
 800093a:	2202      	movs	r2, #2
 800093c:	701a      	strb	r2, [r3, #0]
	display_mode_state1 = 1; // LED 7 segments 1,2
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <reset_all_led+0x8c>)
 8000940:	2201      	movs	r2, #1
 8000942:	601a      	str	r2, [r3, #0]
	display_mode_state2 = 3; // LED 7 segments 3,4
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <reset_all_led+0x90>)
 8000946:	2203      	movs	r2, #3
 8000948:	601a      	str	r2, [r3, #0]
	set_timer(0, 500); // Timer of LED 7 segments 1, 2
 800094a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800094e:	2000      	movs	r0, #0
 8000950:	f000 fc02 	bl	8001158 <set_timer>
	set_timer(1, 500); // Timer of LED 7 segments 3, 4
 8000954:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000958:	2001      	movs	r0, #1
 800095a:	f000 fbfd 	bl	8001158 <set_timer>
	set_timer(2, 500); // Timer of trafic light (mode)
 800095e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000962:	2002      	movs	r0, #2
 8000964:	f000 fbf8 	bl	8001158 <set_timer>
	set_timer(3, 1000); // Timer of trafic light (normal)
 8000968:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800096c:	2003      	movs	r0, #3
 800096e:	f000 fbf3 	bl	8001158 <set_timer>
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40010c00 	.word	0x40010c00
 800097c:	20000018 	.word	0x20000018
 8000980:	20000070 	.word	0x20000070
 8000984:	20000020 	.word	0x20000020
 8000988:	20000074 	.word	0x20000074
 800098c:	2000006e 	.word	0x2000006e
 8000990:	20000000 	.word	0x20000000
 8000994:	20000010 	.word	0x20000010
 8000998:	20000014 	.word	0x20000014

0800099c <reset_blink>:

void reset_blink(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, RED1_Pin | RED2_Pin | YELLOW1_Pin | YELLOW2_Pin
 80009a0:	2201      	movs	r2, #1
 80009a2:	213f      	movs	r1, #63	; 0x3f
 80009a4:	480f      	ldr	r0, [pc, #60]	; (80009e4 <reset_blink+0x48>)
 80009a6:	f000 ff60 	bl	800186a <HAL_GPIO_WritePin>
				| GREEN1_Pin | GREEN2_Pin, 1);
	HAL_GPIO_WritePin(GPIOB, EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin, 1);
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 80009b0:	480c      	ldr	r0, [pc, #48]	; (80009e4 <reset_blink+0x48>)
 80009b2:	f000 ff5a 	bl	800186a <HAL_GPIO_WritePin>
	display_mode_state1 = 1; // LED 7 segments 1,2
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <reset_blink+0x4c>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	601a      	str	r2, [r3, #0]
	display_mode_state2 = 3; // LED 7 segments 3,4
 80009bc:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <reset_blink+0x50>)
 80009be:	2203      	movs	r2, #3
 80009c0:	601a      	str	r2, [r3, #0]
	set_timer(0, 500);
 80009c2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 fbc6 	bl	8001158 <set_timer>
	set_timer(1, 500);
 80009cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009d0:	2001      	movs	r0, #1
 80009d2:	f000 fbc1 	bl	8001158 <set_timer>
	set_timer(2, 500);
 80009d6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009da:	2002      	movs	r0, #2
 80009dc:	f000 fbbc 	bl	8001158 <set_timer>
}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40010c00 	.word	0x40010c00
 80009e8:	20000010 	.word	0x20000010
 80009ec:	20000014 	.word	0x20000014

080009f0 <display7SEG1>:

void display7SEG1(int num)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, (led7seg[num] >> 0) & 1);
 80009f8:	4a31      	ldr	r2, [pc, #196]	; (8000ac0 <display7SEG1+0xd0>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	2101      	movs	r1, #1
 8000a0a:	482e      	ldr	r0, [pc, #184]	; (8000ac4 <display7SEG1+0xd4>)
 8000a0c:	f000 ff2d 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, (led7seg[num] >> 1) & 1);
 8000a10:	4a2b      	ldr	r2, [pc, #172]	; (8000ac0 <display7SEG1+0xd0>)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	f003 0301 	and.w	r3, r3, #1
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	461a      	mov	r2, r3
 8000a24:	2102      	movs	r1, #2
 8000a26:	4827      	ldr	r0, [pc, #156]	; (8000ac4 <display7SEG1+0xd4>)
 8000a28:	f000 ff1f 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, (led7seg[num] >> 2) & 1);
 8000a2c:	4a24      	ldr	r2, [pc, #144]	; (8000ac0 <display7SEG1+0xd0>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	089b      	lsrs	r3, r3, #2
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	461a      	mov	r2, r3
 8000a40:	2104      	movs	r1, #4
 8000a42:	4820      	ldr	r0, [pc, #128]	; (8000ac4 <display7SEG1+0xd4>)
 8000a44:	f000 ff11 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, (led7seg[num] >> 3) & 1);
 8000a48:	4a1d      	ldr	r2, [pc, #116]	; (8000ac0 <display7SEG1+0xd0>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	08db      	lsrs	r3, r3, #3
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	f003 0301 	and.w	r3, r3, #1
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	2108      	movs	r1, #8
 8000a5e:	4819      	ldr	r0, [pc, #100]	; (8000ac4 <display7SEG1+0xd4>)
 8000a60:	f000 ff03 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, (led7seg[num] >> 4) & 1);
 8000a64:	4a16      	ldr	r2, [pc, #88]	; (8000ac0 <display7SEG1+0xd0>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4413      	add	r3, r2
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	091b      	lsrs	r3, r3, #4
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	f003 0301 	and.w	r3, r3, #1
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	2110      	movs	r1, #16
 8000a7a:	4812      	ldr	r0, [pc, #72]	; (8000ac4 <display7SEG1+0xd4>)
 8000a7c:	f000 fef5 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, (led7seg[num] >> 5) & 1);
 8000a80:	4a0f      	ldr	r2, [pc, #60]	; (8000ac0 <display7SEG1+0xd0>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	095b      	lsrs	r3, r3, #5
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	461a      	mov	r2, r3
 8000a94:	2120      	movs	r1, #32
 8000a96:	480b      	ldr	r0, [pc, #44]	; (8000ac4 <display7SEG1+0xd4>)
 8000a98:	f000 fee7 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, (led7seg[num] >> 6) & 1);
 8000a9c:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <display7SEG1+0xd0>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	099b      	lsrs	r3, r3, #6
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	2140      	movs	r1, #64	; 0x40
 8000ab2:	4804      	ldr	r0, [pc, #16]	; (8000ac4 <display7SEG1+0xd4>)
 8000ab4:	f000 fed9 	bl	800186a <HAL_GPIO_WritePin>
}
 8000ab8:	bf00      	nop
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000004 	.word	0x20000004
 8000ac4:	40010800 	.word	0x40010800

08000ac8 <display7SEG2>:

void display7SEG2(int num)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(SEG7_GPIO_Port, SEG7_Pin, (led7seg[num] >> 0) & 1);
 8000ad0:	4a34      	ldr	r2, [pc, #208]	; (8000ba4 <display7SEG2+0xdc>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	f003 0301 	and.w	r3, r3, #1
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	2180      	movs	r1, #128	; 0x80
 8000ae2:	4831      	ldr	r0, [pc, #196]	; (8000ba8 <display7SEG2+0xe0>)
 8000ae4:	f000 fec1 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG8_GPIO_Port, SEG8_Pin, (led7seg[num] >> 1) & 1);
 8000ae8:	4a2e      	ldr	r2, [pc, #184]	; (8000ba4 <display7SEG2+0xdc>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	085b      	lsrs	r3, r3, #1
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b00:	4829      	ldr	r0, [pc, #164]	; (8000ba8 <display7SEG2+0xe0>)
 8000b02:	f000 feb2 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG9_GPIO_Port, SEG9_Pin, (led7seg[num] >> 2) & 1);
 8000b06:	4a27      	ldr	r2, [pc, #156]	; (8000ba4 <display7SEG2+0xdc>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	461a      	mov	r2, r3
 8000b1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b1e:	4822      	ldr	r0, [pc, #136]	; (8000ba8 <display7SEG2+0xe0>)
 8000b20:	f000 fea3 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG10_GPIO_Port, SEG10_Pin, (led7seg[num] >> 3) & 1);
 8000b24:	4a1f      	ldr	r2, [pc, #124]	; (8000ba4 <display7SEG2+0xdc>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4413      	add	r3, r2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	08db      	lsrs	r3, r3, #3
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	461a      	mov	r2, r3
 8000b38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b3c:	481a      	ldr	r0, [pc, #104]	; (8000ba8 <display7SEG2+0xe0>)
 8000b3e:	f000 fe94 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG11_GPIO_Port, SEG11_Pin, (led7seg[num] >> 4) & 1);
 8000b42:	4a18      	ldr	r2, [pc, #96]	; (8000ba4 <display7SEG2+0xdc>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4413      	add	r3, r2
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	091b      	lsrs	r3, r3, #4
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	461a      	mov	r2, r3
 8000b56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b5a:	4813      	ldr	r0, [pc, #76]	; (8000ba8 <display7SEG2+0xe0>)
 8000b5c:	f000 fe85 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG12_GPIO_Port, SEG12_Pin, (led7seg[num] >> 5) & 1);
 8000b60:	4a10      	ldr	r2, [pc, #64]	; (8000ba4 <display7SEG2+0xdc>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	095b      	lsrs	r3, r3, #5
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	461a      	mov	r2, r3
 8000b74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b78:	480b      	ldr	r0, [pc, #44]	; (8000ba8 <display7SEG2+0xe0>)
 8000b7a:	f000 fe76 	bl	800186a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG13_GPIO_Port, SEG13_Pin, (led7seg[num] >> 6) & 1);
 8000b7e:	4a09      	ldr	r2, [pc, #36]	; (8000ba4 <display7SEG2+0xdc>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4413      	add	r3, r2
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	099b      	lsrs	r3, r3, #6
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	461a      	mov	r2, r3
 8000b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b96:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <display7SEG2+0xe0>)
 8000b98:	f000 fe67 	bl	800186a <HAL_GPIO_WritePin>
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000004 	.word	0x20000004
 8000ba8:	40010800 	.word	0x40010800

08000bac <display_trafic_light>:

void display_trafic_light(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	if (timer_flag[0] == 1)
 8000bb0:	4ba8      	ldr	r3, [pc, #672]	; (8000e54 <display_trafic_light+0x2a8>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d149      	bne.n	8000c4c <display_trafic_light+0xa0>
	{
		switch(display_mode_state1)
 8000bb8:	4ba7      	ldr	r3, [pc, #668]	; (8000e58 <display_trafic_light+0x2ac>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d002      	beq.n	8000bc6 <display_trafic_light+0x1a>
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d01a      	beq.n	8000bfa <display_trafic_light+0x4e>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
			display_mode_state1 = 1;
			counter1--;
			break;
		default:
			break;
 8000bc4:	e03d      	b.n	8000c42 <display_trafic_light+0x96>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bcc:	48a3      	ldr	r0, [pc, #652]	; (8000e5c <display_trafic_light+0x2b0>)
 8000bce:	f000 fe4c 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG1(counter1 / 10);
 8000bd2:	4ba3      	ldr	r3, [pc, #652]	; (8000e60 <display_trafic_light+0x2b4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4aa3      	ldr	r2, [pc, #652]	; (8000e64 <display_trafic_light+0x2b8>)
 8000bd8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bdc:	1092      	asrs	r2, r2, #2
 8000bde:	17db      	asrs	r3, r3, #31
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ff04 	bl	80009f0 <display7SEG1>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2180      	movs	r1, #128	; 0x80
 8000bec:	489b      	ldr	r0, [pc, #620]	; (8000e5c <display_trafic_light+0x2b0>)
 8000bee:	f000 fe3c 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state1 = 2;
 8000bf2:	4b99      	ldr	r3, [pc, #612]	; (8000e58 <display_trafic_light+0x2ac>)
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	601a      	str	r2, [r3, #0]
			break;
 8000bf8:	e023      	b.n	8000c42 <display_trafic_light+0x96>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2180      	movs	r1, #128	; 0x80
 8000bfe:	4897      	ldr	r0, [pc, #604]	; (8000e5c <display_trafic_light+0x2b0>)
 8000c00:	f000 fe33 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG1(counter1 % 10);
 8000c04:	4b96      	ldr	r3, [pc, #600]	; (8000e60 <display_trafic_light+0x2b4>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b96      	ldr	r3, [pc, #600]	; (8000e64 <display_trafic_light+0x2b8>)
 8000c0a:	fb83 1302 	smull	r1, r3, r3, r2
 8000c0e:	1099      	asrs	r1, r3, #2
 8000c10:	17d3      	asrs	r3, r2, #31
 8000c12:	1ac9      	subs	r1, r1, r3
 8000c14:	460b      	mov	r3, r1
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	440b      	add	r3, r1
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	1ad1      	subs	r1, r2, r3
 8000c1e:	4608      	mov	r0, r1
 8000c20:	f7ff fee6 	bl	80009f0 <display7SEG1>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2a:	488c      	ldr	r0, [pc, #560]	; (8000e5c <display_trafic_light+0x2b0>)
 8000c2c:	f000 fe1d 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state1 = 1;
 8000c30:	4b89      	ldr	r3, [pc, #548]	; (8000e58 <display_trafic_light+0x2ac>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
			counter1--;
 8000c36:	4b8a      	ldr	r3, [pc, #552]	; (8000e60 <display_trafic_light+0x2b4>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	4a88      	ldr	r2, [pc, #544]	; (8000e60 <display_trafic_light+0x2b4>)
 8000c3e:	6013      	str	r3, [r2, #0]
			break;
 8000c40:	bf00      	nop
		}
		set_timer(0, 500);
 8000c42:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c46:	2000      	movs	r0, #0
 8000c48:	f000 fa86 	bl	8001158 <set_timer>
	}

	if (timer_flag[1] == 1)
 8000c4c:	4b81      	ldr	r3, [pc, #516]	; (8000e54 <display_trafic_light+0x2a8>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d14b      	bne.n	8000cec <display_trafic_light+0x140>
	{
		switch(display_mode_state2)
 8000c54:	4b84      	ldr	r3, [pc, #528]	; (8000e68 <display_trafic_light+0x2bc>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b03      	cmp	r3, #3
 8000c5a:	d002      	beq.n	8000c62 <display_trafic_light+0xb6>
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	d01b      	beq.n	8000c98 <display_trafic_light+0xec>
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
			display_mode_state2 = 3;
			counter2--;
			break;
		default:
			break;
 8000c60:	e03f      	b.n	8000ce2 <display_trafic_light+0x136>
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 1);
 8000c62:	2201      	movs	r2, #1
 8000c64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c68:	487c      	ldr	r0, [pc, #496]	; (8000e5c <display_trafic_light+0x2b0>)
 8000c6a:	f000 fdfe 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG2(counter2 / 10);
 8000c6e:	4b7f      	ldr	r3, [pc, #508]	; (8000e6c <display_trafic_light+0x2c0>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a7c      	ldr	r2, [pc, #496]	; (8000e64 <display_trafic_light+0x2b8>)
 8000c74:	fb82 1203 	smull	r1, r2, r2, r3
 8000c78:	1092      	asrs	r2, r2, #2
 8000c7a:	17db      	asrs	r3, r3, #31
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ff22 	bl	8000ac8 <display7SEG2>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c8a:	4874      	ldr	r0, [pc, #464]	; (8000e5c <display_trafic_light+0x2b0>)
 8000c8c:	f000 fded 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state2 = 4;
 8000c90:	4b75      	ldr	r3, [pc, #468]	; (8000e68 <display_trafic_light+0x2bc>)
 8000c92:	2204      	movs	r2, #4
 8000c94:	601a      	str	r2, [r3, #0]
			break;
 8000c96:	e024      	b.n	8000ce2 <display_trafic_light+0x136>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c9e:	486f      	ldr	r0, [pc, #444]	; (8000e5c <display_trafic_light+0x2b0>)
 8000ca0:	f000 fde3 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG2(counter2 % 10);
 8000ca4:	4b71      	ldr	r3, [pc, #452]	; (8000e6c <display_trafic_light+0x2c0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b6e      	ldr	r3, [pc, #440]	; (8000e64 <display_trafic_light+0x2b8>)
 8000caa:	fb83 1302 	smull	r1, r3, r3, r2
 8000cae:	1099      	asrs	r1, r3, #2
 8000cb0:	17d3      	asrs	r3, r2, #31
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	440b      	add	r3, r1
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	1ad1      	subs	r1, r2, r3
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	f7ff ff02 	bl	8000ac8 <display7SEG2>
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cca:	4864      	ldr	r0, [pc, #400]	; (8000e5c <display_trafic_light+0x2b0>)
 8000ccc:	f000 fdcd 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state2 = 3;
 8000cd0:	4b65      	ldr	r3, [pc, #404]	; (8000e68 <display_trafic_light+0x2bc>)
 8000cd2:	2203      	movs	r2, #3
 8000cd4:	601a      	str	r2, [r3, #0]
			counter2--;
 8000cd6:	4b65      	ldr	r3, [pc, #404]	; (8000e6c <display_trafic_light+0x2c0>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	4a63      	ldr	r2, [pc, #396]	; (8000e6c <display_trafic_light+0x2c0>)
 8000cde:	6013      	str	r3, [r2, #0]
			break;
 8000ce0:	bf00      	nop
		}
		set_timer(1, 500);
 8000ce2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f000 fa36 	bl	8001158 <set_timer>
	}

	if (timer_flag[3] == 1)
 8000cec:	4b59      	ldr	r3, [pc, #356]	; (8000e54 <display_trafic_light+0x2a8>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	f040 80ad 	bne.w	8000e50 <display_trafic_light+0x2a4>
	{
		switch(traficLight1)
 8000cf6:	4b5e      	ldr	r3, [pc, #376]	; (8000e70 <display_trafic_light+0x2c4>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d032      	beq.n	8000d64 <display_trafic_light+0x1b8>
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	dc46      	bgt.n	8000d90 <display_trafic_light+0x1e4>
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d002      	beq.n	8000d0c <display_trafic_light+0x160>
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d016      	beq.n	8000d38 <display_trafic_light+0x18c>
				traficLight1 = YELLOW;
				counter1 = yellow_counter;
			}
			break;
		default:
			break;
 8000d0a:	e041      	b.n	8000d90 <display_trafic_light+0x1e4>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4852      	ldr	r0, [pc, #328]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d12:	f000 fdaa 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 1);
 8000d16:	2201      	movs	r2, #1
 8000d18:	2102      	movs	r1, #2
 8000d1a:	4850      	ldr	r0, [pc, #320]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d1c:	f000 fda5 	bl	800186a <HAL_GPIO_WritePin>
			if (counter1 <= 0)
 8000d20:	4b4f      	ldr	r3, [pc, #316]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	dc35      	bgt.n	8000d94 <display_trafic_light+0x1e8>
				traficLight1 = GREEN;
 8000d28:	4b51      	ldr	r3, [pc, #324]	; (8000e70 <display_trafic_light+0x2c4>)
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	701a      	strb	r2, [r3, #0]
				counter1 = green_counter;
 8000d2e:	4b51      	ldr	r3, [pc, #324]	; (8000e74 <display_trafic_light+0x2c8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a4b      	ldr	r2, [pc, #300]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d34:	6013      	str	r3, [r2, #0]
			break;
 8000d36:	e02d      	b.n	8000d94 <display_trafic_light+0x1e8>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	4847      	ldr	r0, [pc, #284]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d3e:	f000 fd94 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 1);
 8000d42:	2201      	movs	r2, #1
 8000d44:	2104      	movs	r1, #4
 8000d46:	4845      	ldr	r0, [pc, #276]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d48:	f000 fd8f 	bl	800186a <HAL_GPIO_WritePin>
			if (counter1 <= 0)
 8000d4c:	4b44      	ldr	r3, [pc, #272]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	dc21      	bgt.n	8000d98 <display_trafic_light+0x1ec>
				traficLight1 = RED;
 8000d54:	4b46      	ldr	r3, [pc, #280]	; (8000e70 <display_trafic_light+0x2c4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
				counter1 = red_counter;
 8000d5a:	4b47      	ldr	r3, [pc, #284]	; (8000e78 <display_trafic_light+0x2cc>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a40      	ldr	r2, [pc, #256]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d60:	6013      	str	r3, [r2, #0]
			break;
 8000d62:	e019      	b.n	8000d98 <display_trafic_light+0x1ec>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2104      	movs	r1, #4
 8000d68:	483c      	ldr	r0, [pc, #240]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d6a:	f000 fd7e 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2101      	movs	r1, #1
 8000d72:	483a      	ldr	r0, [pc, #232]	; (8000e5c <display_trafic_light+0x2b0>)
 8000d74:	f000 fd79 	bl	800186a <HAL_GPIO_WritePin>
			if (counter1 <= 0)
 8000d78:	4b39      	ldr	r3, [pc, #228]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	dc0d      	bgt.n	8000d9c <display_trafic_light+0x1f0>
				traficLight1 = YELLOW;
 8000d80:	4b3b      	ldr	r3, [pc, #236]	; (8000e70 <display_trafic_light+0x2c4>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
				counter1 = yellow_counter;
 8000d86:	4b3d      	ldr	r3, [pc, #244]	; (8000e7c <display_trafic_light+0x2d0>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a35      	ldr	r2, [pc, #212]	; (8000e60 <display_trafic_light+0x2b4>)
 8000d8c:	6013      	str	r3, [r2, #0]
			break;
 8000d8e:	e005      	b.n	8000d9c <display_trafic_light+0x1f0>
			break;
 8000d90:	bf00      	nop
 8000d92:	e004      	b.n	8000d9e <display_trafic_light+0x1f2>
			break;
 8000d94:	bf00      	nop
 8000d96:	e002      	b.n	8000d9e <display_trafic_light+0x1f2>
			break;
 8000d98:	bf00      	nop
 8000d9a:	e000      	b.n	8000d9e <display_trafic_light+0x1f2>
			break;
 8000d9c:	bf00      	nop
		}

		switch(traficLight2)
 8000d9e:	4b38      	ldr	r3, [pc, #224]	; (8000e80 <display_trafic_light+0x2d4>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d032      	beq.n	8000e0c <display_trafic_light+0x260>
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	dc46      	bgt.n	8000e38 <display_trafic_light+0x28c>
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <display_trafic_light+0x208>
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d016      	beq.n	8000de0 <display_trafic_light+0x234>
				traficLight2 = YELLOW;
				counter2 = yellow_counter;
			}
			break;
		default:
			break;
 8000db2:	e041      	b.n	8000e38 <display_trafic_light+0x28c>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2108      	movs	r1, #8
 8000db8:	4828      	ldr	r0, [pc, #160]	; (8000e5c <display_trafic_light+0x2b0>)
 8000dba:	f000 fd56 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 1);
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	2110      	movs	r1, #16
 8000dc2:	4826      	ldr	r0, [pc, #152]	; (8000e5c <display_trafic_light+0x2b0>)
 8000dc4:	f000 fd51 	bl	800186a <HAL_GPIO_WritePin>
			if (counter2 <= 0)
 8000dc8:	4b28      	ldr	r3, [pc, #160]	; (8000e6c <display_trafic_light+0x2c0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	dc35      	bgt.n	8000e3c <display_trafic_light+0x290>
				traficLight2 = GREEN;
 8000dd0:	4b2b      	ldr	r3, [pc, #172]	; (8000e80 <display_trafic_light+0x2d4>)
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	701a      	strb	r2, [r3, #0]
				counter2 = green_counter;
 8000dd6:	4b27      	ldr	r3, [pc, #156]	; (8000e74 <display_trafic_light+0x2c8>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a24      	ldr	r2, [pc, #144]	; (8000e6c <display_trafic_light+0x2c0>)
 8000ddc:	6013      	str	r3, [r2, #0]
			break;
 8000dde:	e02d      	b.n	8000e3c <display_trafic_light+0x290>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2110      	movs	r1, #16
 8000de4:	481d      	ldr	r0, [pc, #116]	; (8000e5c <display_trafic_light+0x2b0>)
 8000de6:	f000 fd40 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 1);
 8000dea:	2201      	movs	r2, #1
 8000dec:	2120      	movs	r1, #32
 8000dee:	481b      	ldr	r0, [pc, #108]	; (8000e5c <display_trafic_light+0x2b0>)
 8000df0:	f000 fd3b 	bl	800186a <HAL_GPIO_WritePin>
			if (counter2 <= 0)
 8000df4:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <display_trafic_light+0x2c0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	dc21      	bgt.n	8000e40 <display_trafic_light+0x294>
				traficLight2 = RED;
 8000dfc:	4b20      	ldr	r3, [pc, #128]	; (8000e80 <display_trafic_light+0x2d4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
				counter2 = red_counter;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <display_trafic_light+0x2cc>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a19      	ldr	r2, [pc, #100]	; (8000e6c <display_trafic_light+0x2c0>)
 8000e08:	6013      	str	r3, [r2, #0]
			break;
 8000e0a:	e019      	b.n	8000e40 <display_trafic_light+0x294>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2120      	movs	r1, #32
 8000e10:	4812      	ldr	r0, [pc, #72]	; (8000e5c <display_trafic_light+0x2b0>)
 8000e12:	f000 fd2a 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 1);
 8000e16:	2201      	movs	r2, #1
 8000e18:	2108      	movs	r1, #8
 8000e1a:	4810      	ldr	r0, [pc, #64]	; (8000e5c <display_trafic_light+0x2b0>)
 8000e1c:	f000 fd25 	bl	800186a <HAL_GPIO_WritePin>
			if (counter2 <= 0)
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <display_trafic_light+0x2c0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	dc0d      	bgt.n	8000e44 <display_trafic_light+0x298>
				traficLight2 = YELLOW;
 8000e28:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <display_trafic_light+0x2d4>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
				counter2 = yellow_counter;
 8000e2e:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <display_trafic_light+0x2d0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <display_trafic_light+0x2c0>)
 8000e34:	6013      	str	r3, [r2, #0]
			break;
 8000e36:	e005      	b.n	8000e44 <display_trafic_light+0x298>
			break;
 8000e38:	bf00      	nop
 8000e3a:	e004      	b.n	8000e46 <display_trafic_light+0x29a>
			break;
 8000e3c:	bf00      	nop
 8000e3e:	e002      	b.n	8000e46 <display_trafic_light+0x29a>
			break;
 8000e40:	bf00      	nop
 8000e42:	e000      	b.n	8000e46 <display_trafic_light+0x29a>
			break;
 8000e44:	bf00      	nop
		}
		set_timer(3, 1000);
 8000e46:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e4a:	2003      	movs	r0, #3
 8000e4c:	f000 f984 	bl	8001158 <set_timer>
	}
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	2000008c 	.word	0x2000008c
 8000e58:	20000010 	.word	0x20000010
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	20000070 	.word	0x20000070
 8000e64:	66666667 	.word	0x66666667
 8000e68:	20000014 	.word	0x20000014
 8000e6c:	20000074 	.word	0x20000074
 8000e70:	2000006e 	.word	0x2000006e
 8000e74:	20000020 	.word	0x20000020
 8000e78:	20000018 	.word	0x20000018
 8000e7c:	2000001c 	.word	0x2000001c
 8000e80:	20000000 	.word	0x20000000

08000e84 <display_mode>:

void display_mode(int mode)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if (timer_flag[0] == 1)
 8000e8c:	4b1b      	ldr	r3, [pc, #108]	; (8000efc <display_mode+0x78>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d12f      	bne.n	8000ef4 <display_mode+0x70>
	{
		switch(display_mode_state1)
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <display_mode+0x7c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d002      	beq.n	8000ea2 <display_mode+0x1e>
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d012      	beq.n	8000ec6 <display_mode+0x42>
			display7SEG1(mode);
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
			display_mode_state1 = 1;
			break;
		default:
			break;
 8000ea0:	e023      	b.n	8000eea <display_mode+0x66>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea8:	4816      	ldr	r0, [pc, #88]	; (8000f04 <display_mode+0x80>)
 8000eaa:	f000 fcde 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG1(0);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff fd9e 	bl	80009f0 <display7SEG1>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	4812      	ldr	r0, [pc, #72]	; (8000f04 <display_mode+0x80>)
 8000eba:	f000 fcd6 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state1 = 2;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <display_mode+0x7c>)
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	601a      	str	r2, [r3, #0]
			break;
 8000ec4:	e011      	b.n	8000eea <display_mode+0x66>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	480e      	ldr	r0, [pc, #56]	; (8000f04 <display_mode+0x80>)
 8000ecc:	f000 fccd 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG1(mode);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fd8d 	bl	80009f0 <display7SEG1>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000edc:	4809      	ldr	r0, [pc, #36]	; (8000f04 <display_mode+0x80>)
 8000ede:	f000 fcc4 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state1 = 1;
 8000ee2:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <display_mode+0x7c>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	601a      	str	r2, [r3, #0]
			break;
 8000ee8:	bf00      	nop
		}
		set_timer(0, 500);
 8000eea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f932 	bl	8001158 <set_timer>
	}
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000008c 	.word	0x2000008c
 8000f00:	20000010 	.word	0x20000010
 8000f04:	40010c00 	.word	0x40010c00

08000f08 <display_counter>:

void display_counter(int counter)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	if (timer_flag[1] == 1)
 8000f10:	4b26      	ldr	r3, [pc, #152]	; (8000fac <display_counter+0xa4>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d144      	bne.n	8000fa2 <display_counter+0x9a>
	{
		switch(display_mode_state2)
 8000f18:	4b25      	ldr	r3, [pc, #148]	; (8000fb0 <display_counter+0xa8>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d002      	beq.n	8000f26 <display_counter+0x1e>
 8000f20:	2b04      	cmp	r3, #4
 8000f22:	d01a      	beq.n	8000f5a <display_counter+0x52>
			display7SEG2(counter % 10);
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
			display_mode_state2 = 3;
			break;
		default:
			break;
 8000f24:	e038      	b.n	8000f98 <display_counter+0x90>
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 1);
 8000f26:	2201      	movs	r2, #1
 8000f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f2c:	4821      	ldr	r0, [pc, #132]	; (8000fb4 <display_counter+0xac>)
 8000f2e:	f000 fc9c 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG2(counter / 10);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a20      	ldr	r2, [pc, #128]	; (8000fb8 <display_counter+0xb0>)
 8000f36:	fb82 1203 	smull	r1, r2, r2, r3
 8000f3a:	1092      	asrs	r2, r2, #2
 8000f3c:	17db      	asrs	r3, r3, #31
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fdc1 	bl	8000ac8 <display7SEG2>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f4c:	4819      	ldr	r0, [pc, #100]	; (8000fb4 <display_counter+0xac>)
 8000f4e:	f000 fc8c 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state2 = 4;
 8000f52:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <display_counter+0xa8>)
 8000f54:	2204      	movs	r2, #4
 8000f56:	601a      	str	r2, [r3, #0]
			break;
 8000f58:	e01e      	b.n	8000f98 <display_counter+0x90>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f60:	4814      	ldr	r0, [pc, #80]	; (8000fb4 <display_counter+0xac>)
 8000f62:	f000 fc82 	bl	800186a <HAL_GPIO_WritePin>
			display7SEG2(counter % 10);
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <display_counter+0xb0>)
 8000f6a:	fb83 1302 	smull	r1, r3, r3, r2
 8000f6e:	1099      	asrs	r1, r3, #2
 8000f70:	17d3      	asrs	r3, r2, #31
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	460b      	mov	r3, r1
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	440b      	add	r3, r1
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	1ad1      	subs	r1, r2, r3
 8000f7e:	4608      	mov	r0, r1
 8000f80:	f7ff fda2 	bl	8000ac8 <display7SEG2>
			HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f8a:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <display_counter+0xac>)
 8000f8c:	f000 fc6d 	bl	800186a <HAL_GPIO_WritePin>
			display_mode_state2 = 3;
 8000f90:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <display_counter+0xa8>)
 8000f92:	2203      	movs	r2, #3
 8000f94:	601a      	str	r2, [r3, #0]
			break;
 8000f96:	bf00      	nop
		}
		set_timer(1, 500);
 8000f98:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f000 f8db 	bl	8001158 <set_timer>
	}
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000008c 	.word	0x2000008c
 8000fb0:	20000014 	.word	0x20000014
 8000fb4:	40010c00 	.word	0x40010c00
 8000fb8:	66666667 	.word	0x66666667

08000fbc <blink_led>:

void blink_led(enum TraficLight traficLight)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[2] == 1)
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <blink_led+0x78>)
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d12d      	bne.n	800102a <blink_led+0x6e>
	{
		switch(traficLight)
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d01a      	beq.n	800100a <blink_led+0x4e>
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	dc22      	bgt.n	800101e <blink_led+0x62>
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d002      	beq.n	8000fe2 <blink_led+0x26>
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d00a      	beq.n	8000ff6 <blink_led+0x3a>
		case GREEN:
			HAL_GPIO_WritePin(GPIOB, YELLOW1_Pin | YELLOW2_Pin, 1);
			HAL_GPIO_TogglePin(GPIOB, GREEN1_Pin | GREEN2_Pin);
			break;
		default:
			break;
 8000fe0:	e01d      	b.n	800101e <blink_led+0x62>
			HAL_GPIO_WritePin(GPIOB, YELLOW1_Pin | YELLOW2_Pin
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	2136      	movs	r1, #54	; 0x36
 8000fe6:	4814      	ldr	r0, [pc, #80]	; (8001038 <blink_led+0x7c>)
 8000fe8:	f000 fc3f 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOB, RED1_Pin | RED2_Pin);
 8000fec:	2109      	movs	r1, #9
 8000fee:	4812      	ldr	r0, [pc, #72]	; (8001038 <blink_led+0x7c>)
 8000ff0:	f000 fc53 	bl	800189a <HAL_GPIO_TogglePin>
			break;
 8000ff4:	e014      	b.n	8001020 <blink_led+0x64>
			HAL_GPIO_WritePin(GPIOB, RED1_Pin | RED2_Pin, 1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2109      	movs	r1, #9
 8000ffa:	480f      	ldr	r0, [pc, #60]	; (8001038 <blink_led+0x7c>)
 8000ffc:	f000 fc35 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOB, YELLOW1_Pin | YELLOW2_Pin);
 8001000:	2112      	movs	r1, #18
 8001002:	480d      	ldr	r0, [pc, #52]	; (8001038 <blink_led+0x7c>)
 8001004:	f000 fc49 	bl	800189a <HAL_GPIO_TogglePin>
			break;
 8001008:	e00a      	b.n	8001020 <blink_led+0x64>
			HAL_GPIO_WritePin(GPIOB, YELLOW1_Pin | YELLOW2_Pin, 1);
 800100a:	2201      	movs	r2, #1
 800100c:	2112      	movs	r1, #18
 800100e:	480a      	ldr	r0, [pc, #40]	; (8001038 <blink_led+0x7c>)
 8001010:	f000 fc2b 	bl	800186a <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOB, GREEN1_Pin | GREEN2_Pin);
 8001014:	2124      	movs	r1, #36	; 0x24
 8001016:	4808      	ldr	r0, [pc, #32]	; (8001038 <blink_led+0x7c>)
 8001018:	f000 fc3f 	bl	800189a <HAL_GPIO_TogglePin>
			break;
 800101c:	e000      	b.n	8001020 <blink_led+0x64>
			break;
 800101e:	bf00      	nop
		}
		set_timer(2, 500);
 8001020:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001024:	2002      	movs	r0, #2
 8001026:	f000 f897 	bl	8001158 <set_timer>
	}
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000008c 	.word	0x2000008c
 8001038:	40010c00 	.word	0x40010c00

0800103c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <HAL_MspInit+0x5c>)
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	4a14      	ldr	r2, [pc, #80]	; (8001098 <HAL_MspInit+0x5c>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6193      	str	r3, [r2, #24]
 800104e:	4b12      	ldr	r3, [pc, #72]	; (8001098 <HAL_MspInit+0x5c>)
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105a:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <HAL_MspInit+0x5c>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <HAL_MspInit+0x5c>)
 8001060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001064:	61d3      	str	r3, [r2, #28]
 8001066:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <HAL_MspInit+0x5c>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001072:	4b0a      	ldr	r3, [pc, #40]	; (800109c <HAL_MspInit+0x60>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <HAL_MspInit+0x60>)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108e:	bf00      	nop
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr
 8001098:	40021000 	.word	0x40021000
 800109c:	40010000 	.word	0x40010000

080010a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010b0:	d113      	bne.n	80010da <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_TIM_Base_MspInit+0x44>)
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	4a0b      	ldr	r2, [pc, #44]	; (80010e4 <HAL_TIM_Base_MspInit+0x44>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	61d3      	str	r3, [r2, #28]
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <HAL_TIM_Base_MspInit+0x44>)
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	201c      	movs	r0, #28
 80010d0:	f000 fa03 	bl	80014da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010d4:	201c      	movs	r0, #28
 80010d6:	f000 fa1c 	bl	8001512 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000

080010e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010ec:	e7fe      	b.n	80010ec <NMI_Handler+0x4>

080010ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f2:	e7fe      	b.n	80010f2 <HardFault_Handler+0x4>

080010f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f8:	e7fe      	b.n	80010f8 <MemManage_Handler+0x4>

080010fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fe:	e7fe      	b.n	80010fe <BusFault_Handler+0x4>

08001100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001104:	e7fe      	b.n	8001104 <UsageFault_Handler+0x4>

08001106 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr

0800111e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr

0800112a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800112e:	f000 f8e1 	bl	80012f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800113c:	4802      	ldr	r0, [pc, #8]	; (8001148 <TIM2_IRQHandler+0x10>)
 800113e:	f001 f83d 	bl	80021bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200000a4 	.word	0x200000a4

0800114c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <set_timer>:

int timer_counter[NO_OF_TIMERS] = {0};
int timer_flag[NO_OF_TIMERS] = {0};

void set_timer(int index, int duration)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIMER_CYCLE;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	4a09      	ldr	r2, [pc, #36]	; (800118c <set_timer+0x34>)
 8001166:	fb82 1203 	smull	r1, r2, r2, r3
 800116a:	1092      	asrs	r2, r2, #2
 800116c:	17db      	asrs	r3, r3, #31
 800116e:	1ad2      	subs	r2, r2, r3
 8001170:	4907      	ldr	r1, [pc, #28]	; (8001190 <set_timer+0x38>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <set_timer+0x3c>)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2100      	movs	r1, #0
 800117e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	66666667 	.word	0x66666667
 8001190:	20000078 	.word	0x20000078
 8001194:	2000008c 	.word	0x2000008c

08001198 <timer_run>:

void timer_run()
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_TIMERS; i++)
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	e01c      	b.n	80011de <timer_run+0x46>
	{
		if (timer_counter[i] > 0) timer_counter[i]--;
 80011a4:	4a12      	ldr	r2, [pc, #72]	; (80011f0 <timer_run+0x58>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd08      	ble.n	80011c2 <timer_run+0x2a>
 80011b0:	4a0f      	ldr	r2, [pc, #60]	; (80011f0 <timer_run+0x58>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b8:	1e5a      	subs	r2, r3, #1
 80011ba:	490d      	ldr	r1, [pc, #52]	; (80011f0 <timer_run+0x58>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (timer_counter[i] <= 0) timer_flag[i] = 1;
 80011c2:	4a0b      	ldr	r2, [pc, #44]	; (80011f0 <timer_run+0x58>)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	dc04      	bgt.n	80011d8 <timer_run+0x40>
 80011ce:	4a09      	ldr	r2, [pc, #36]	; (80011f4 <timer_run+0x5c>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2101      	movs	r1, #1
 80011d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NO_OF_TIMERS; i++)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3301      	adds	r3, #1
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	dddf      	ble.n	80011a4 <timer_run+0xc>
	}
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	20000078 	.word	0x20000078
 80011f4:	2000008c 	.word	0x2000008c

080011f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001208:	d103      	bne.n	8001212 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		timer_run();
 800120a:	f7ff ffc5 	bl	8001198 <timer_run>
		button_reading();
 800120e:	f7ff f835 	bl	800027c <button_reading>
	}
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800121c:	f7ff ff96 	bl	800114c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001220:	480b      	ldr	r0, [pc, #44]	; (8001250 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001222:	490c      	ldr	r1, [pc, #48]	; (8001254 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001224:	4a0c      	ldr	r2, [pc, #48]	; (8001258 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001228:	e002      	b.n	8001230 <LoopCopyDataInit>

0800122a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800122c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122e:	3304      	adds	r3, #4

08001230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001234:	d3f9      	bcc.n	800122a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001236:	4a09      	ldr	r2, [pc, #36]	; (800125c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001238:	4c09      	ldr	r4, [pc, #36]	; (8001260 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800123c:	e001      	b.n	8001242 <LoopFillZerobss>

0800123e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001240:	3204      	adds	r2, #4

08001242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001244:	d3fb      	bcc.n	800123e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001246:	f001 faf9 	bl	800283c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800124a:	f7ff f8c5 	bl	80003d8 <main>
  bx lr
 800124e:	4770      	bx	lr
  ldr r0, =_sdata
 8001250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001254:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001258:	080028d8 	.word	0x080028d8
  ldr r2, =_sbss
 800125c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001260:	200000f0 	.word	0x200000f0

08001264 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC1_2_IRQHandler>
	...

08001268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <HAL_Init+0x28>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <HAL_Init+0x28>)
 8001272:	f043 0310 	orr.w	r3, r3, #16
 8001276:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001278:	2003      	movs	r0, #3
 800127a:	f000 f923 	bl	80014c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800127e:	200f      	movs	r0, #15
 8001280:	f000 f808 	bl	8001294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001284:	f7ff feda 	bl	800103c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	.word	0x40022000

08001294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800129c:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <HAL_InitTick+0x54>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <HAL_InitTick+0x58>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f93b 	bl	800152e <HAL_SYSTICK_Config>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e00e      	b.n	80012e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d80a      	bhi.n	80012de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c8:	2200      	movs	r2, #0
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f000 f903 	bl	80014da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d4:	4a06      	ldr	r2, [pc, #24]	; (80012f0 <HAL_InitTick+0x5c>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	e000      	b.n	80012e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000024 	.word	0x20000024
 80012ec:	2000002c 	.word	0x2000002c
 80012f0:	20000028 	.word	0x20000028

080012f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <HAL_IncTick+0x1c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_IncTick+0x20>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	4a03      	ldr	r2, [pc, #12]	; (8001314 <HAL_IncTick+0x20>)
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr
 8001310:	2000002c 	.word	0x2000002c
 8001314:	200000ec 	.word	0x200000ec

08001318 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return uwTick;
 800131c:	4b02      	ldr	r3, [pc, #8]	; (8001328 <HAL_GetTick+0x10>)
 800131e:	681b      	ldr	r3, [r3, #0]
}
 8001320:	4618      	mov	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	200000ec 	.word	0x200000ec

0800132c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001348:	4013      	ands	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800135c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135e:	4a04      	ldr	r2, [pc, #16]	; (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	60d3      	str	r3, [r2, #12]
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001378:	4b04      	ldr	r3, [pc, #16]	; (800138c <__NVIC_GetPriorityGrouping+0x18>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	f003 0307 	and.w	r3, r3, #7
}
 8001382:	4618      	mov	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	db0b      	blt.n	80013ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f003 021f 	and.w	r2, r3, #31
 80013a8:	4906      	ldr	r1, [pc, #24]	; (80013c4 <__NVIC_EnableIRQ+0x34>)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	095b      	lsrs	r3, r3, #5
 80013b0:	2001      	movs	r0, #1
 80013b2:	fa00 f202 	lsl.w	r2, r0, r2
 80013b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	e000e100 	.word	0xe000e100

080013c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	; (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	; (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	; 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
         );
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	; 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001490:	d301      	bcc.n	8001496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2301      	movs	r3, #1
 8001494:	e00f      	b.n	80014b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <SysTick_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149e:	210f      	movs	r1, #15
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f7ff ff90 	bl	80013c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <SysTick_Config+0x40>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <SysTick_Config+0x40>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff2d 	bl	800132c <__NVIC_SetPriorityGrouping>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ec:	f7ff ff42 	bl	8001374 <__NVIC_GetPriorityGrouping>
 80014f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	6978      	ldr	r0, [r7, #20]
 80014f8:	f7ff ff90 	bl	800141c <NVIC_EncodePriority>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff5f 	bl	80013c8 <__NVIC_SetPriority>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800151c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff35 	bl	8001390 <__NVIC_EnableIRQ>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ffa2 	bl	8001480 <SysTick_Config>
 800153c:	4603      	mov	r3, r0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001548:	b480      	push	{r7}
 800154a:	b08b      	sub	sp, #44	; 0x2c
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800155a:	e148      	b.n	80017ee <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800155c:	2201      	movs	r2, #1
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	69fa      	ldr	r2, [r7, #28]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	429a      	cmp	r2, r3
 8001576:	f040 8137 	bne.w	80017e8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4aa3      	ldr	r2, [pc, #652]	; (800180c <HAL_GPIO_Init+0x2c4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d05e      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001584:	4aa1      	ldr	r2, [pc, #644]	; (800180c <HAL_GPIO_Init+0x2c4>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d875      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 800158a:	4aa1      	ldr	r2, [pc, #644]	; (8001810 <HAL_GPIO_Init+0x2c8>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d058      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001590:	4a9f      	ldr	r2, [pc, #636]	; (8001810 <HAL_GPIO_Init+0x2c8>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d86f      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 8001596:	4a9f      	ldr	r2, [pc, #636]	; (8001814 <HAL_GPIO_Init+0x2cc>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d052      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 800159c:	4a9d      	ldr	r2, [pc, #628]	; (8001814 <HAL_GPIO_Init+0x2cc>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d869      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015a2:	4a9d      	ldr	r2, [pc, #628]	; (8001818 <HAL_GPIO_Init+0x2d0>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d04c      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015a8:	4a9b      	ldr	r2, [pc, #620]	; (8001818 <HAL_GPIO_Init+0x2d0>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d863      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ae:	4a9b      	ldr	r2, [pc, #620]	; (800181c <HAL_GPIO_Init+0x2d4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d046      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015b4:	4a99      	ldr	r2, [pc, #612]	; (800181c <HAL_GPIO_Init+0x2d4>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d85d      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ba:	2b12      	cmp	r3, #18
 80015bc:	d82a      	bhi.n	8001614 <HAL_GPIO_Init+0xcc>
 80015be:	2b12      	cmp	r3, #18
 80015c0:	d859      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015c2:	a201      	add	r2, pc, #4	; (adr r2, 80015c8 <HAL_GPIO_Init+0x80>)
 80015c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c8:	08001643 	.word	0x08001643
 80015cc:	0800161d 	.word	0x0800161d
 80015d0:	0800162f 	.word	0x0800162f
 80015d4:	08001671 	.word	0x08001671
 80015d8:	08001677 	.word	0x08001677
 80015dc:	08001677 	.word	0x08001677
 80015e0:	08001677 	.word	0x08001677
 80015e4:	08001677 	.word	0x08001677
 80015e8:	08001677 	.word	0x08001677
 80015ec:	08001677 	.word	0x08001677
 80015f0:	08001677 	.word	0x08001677
 80015f4:	08001677 	.word	0x08001677
 80015f8:	08001677 	.word	0x08001677
 80015fc:	08001677 	.word	0x08001677
 8001600:	08001677 	.word	0x08001677
 8001604:	08001677 	.word	0x08001677
 8001608:	08001677 	.word	0x08001677
 800160c:	08001625 	.word	0x08001625
 8001610:	08001639 	.word	0x08001639
 8001614:	4a82      	ldr	r2, [pc, #520]	; (8001820 <HAL_GPIO_Init+0x2d8>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800161a:	e02c      	b.n	8001676 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e029      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e024      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	3308      	adds	r3, #8
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e01f      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	330c      	adds	r3, #12
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e01a      	b.n	8001678 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800164a:	2304      	movs	r3, #4
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e013      	b.n	8001678 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001658:	2308      	movs	r3, #8
 800165a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	611a      	str	r2, [r3, #16]
          break;
 8001662:	e009      	b.n	8001678 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001664:	2308      	movs	r3, #8
 8001666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	615a      	str	r2, [r3, #20]
          break;
 800166e:	e003      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	e000      	b.n	8001678 <HAL_GPIO_Init+0x130>
          break;
 8001676:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2bff      	cmp	r3, #255	; 0xff
 800167c:	d801      	bhi.n	8001682 <HAL_GPIO_Init+0x13a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_Init+0x13e>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3304      	adds	r3, #4
 8001686:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2bff      	cmp	r3, #255	; 0xff
 800168c:	d802      	bhi.n	8001694 <HAL_GPIO_Init+0x14c>
 800168e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	e002      	b.n	800169a <HAL_GPIO_Init+0x152>
 8001694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001696:	3b08      	subs	r3, #8
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	210f      	movs	r1, #15
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	401a      	ands	r2, r3
 80016ac:	6a39      	ldr	r1, [r7, #32]
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8090 	beq.w	80017e8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c8:	4b56      	ldr	r3, [pc, #344]	; (8001824 <HAL_GPIO_Init+0x2dc>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a55      	ldr	r2, [pc, #340]	; (8001824 <HAL_GPIO_Init+0x2dc>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b53      	ldr	r3, [pc, #332]	; (8001824 <HAL_GPIO_Init+0x2dc>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016e0:	4a51      	ldr	r2, [pc, #324]	; (8001828 <HAL_GPIO_Init+0x2e0>)
 80016e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a49      	ldr	r2, [pc, #292]	; (800182c <HAL_GPIO_Init+0x2e4>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d00d      	beq.n	8001728 <HAL_GPIO_Init+0x1e0>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a48      	ldr	r2, [pc, #288]	; (8001830 <HAL_GPIO_Init+0x2e8>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d007      	beq.n	8001724 <HAL_GPIO_Init+0x1dc>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a47      	ldr	r2, [pc, #284]	; (8001834 <HAL_GPIO_Init+0x2ec>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d101      	bne.n	8001720 <HAL_GPIO_Init+0x1d8>
 800171c:	2302      	movs	r3, #2
 800171e:	e004      	b.n	800172a <HAL_GPIO_Init+0x1e2>
 8001720:	2303      	movs	r3, #3
 8001722:	e002      	b.n	800172a <HAL_GPIO_Init+0x1e2>
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <HAL_GPIO_Init+0x1e2>
 8001728:	2300      	movs	r3, #0
 800172a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800172c:	f002 0203 	and.w	r2, r2, #3
 8001730:	0092      	lsls	r2, r2, #2
 8001732:	4093      	lsls	r3, r2
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	4313      	orrs	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800173a:	493b      	ldr	r1, [pc, #236]	; (8001828 <HAL_GPIO_Init+0x2e0>)
 800173c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173e:	089b      	lsrs	r3, r3, #2
 8001740:	3302      	adds	r3, #2
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d006      	beq.n	8001762 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001754:	4b38      	ldr	r3, [pc, #224]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	4937      	ldr	r1, [pc, #220]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	4313      	orrs	r3, r2
 800175e:	608b      	str	r3, [r1, #8]
 8001760:	e006      	b.n	8001770 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001762:	4b35      	ldr	r3, [pc, #212]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 8001764:	689a      	ldr	r2, [r3, #8]
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	43db      	mvns	r3, r3
 800176a:	4933      	ldr	r1, [pc, #204]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 800176c:	4013      	ands	r3, r2
 800176e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d006      	beq.n	800178a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800177c:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 800177e:	68da      	ldr	r2, [r3, #12]
 8001780:	492d      	ldr	r1, [pc, #180]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	4313      	orrs	r3, r2
 8001786:	60cb      	str	r3, [r1, #12]
 8001788:	e006      	b.n	8001798 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800178a:	4b2b      	ldr	r3, [pc, #172]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 800178c:	68da      	ldr	r2, [r3, #12]
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	43db      	mvns	r3, r3
 8001792:	4929      	ldr	r1, [pc, #164]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 8001794:	4013      	ands	r3, r2
 8001796:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d006      	beq.n	80017b2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	4923      	ldr	r1, [pc, #140]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
 80017b0:	e006      	b.n	80017c0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017b2:	4b21      	ldr	r3, [pc, #132]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	491f      	ldr	r1, [pc, #124]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017bc:	4013      	ands	r3, r2
 80017be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4919      	ldr	r1, [pc, #100]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	600b      	str	r3, [r1, #0]
 80017d8:	e006      	b.n	80017e8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	4915      	ldr	r1, [pc, #84]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ea:	3301      	adds	r3, #1
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f47f aeaf 	bne.w	800155c <HAL_GPIO_Init+0x14>
  }
}
 80017fe:	bf00      	nop
 8001800:	bf00      	nop
 8001802:	372c      	adds	r7, #44	; 0x2c
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	10320000 	.word	0x10320000
 8001810:	10310000 	.word	0x10310000
 8001814:	10220000 	.word	0x10220000
 8001818:	10210000 	.word	0x10210000
 800181c:	10120000 	.word	0x10120000
 8001820:	10110000 	.word	0x10110000
 8001824:	40021000 	.word	0x40021000
 8001828:	40010000 	.word	0x40010000
 800182c:	40010800 	.word	0x40010800
 8001830:	40010c00 	.word	0x40010c00
 8001834:	40011000 	.word	0x40011000
 8001838:	40010400 	.word	0x40010400

0800183c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	887b      	ldrh	r3, [r7, #2]
 800184e:	4013      	ands	r3, r2
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	e001      	b.n	800185e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800185e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	460b      	mov	r3, r1
 8001874:	807b      	strh	r3, [r7, #2]
 8001876:	4613      	mov	r3, r2
 8001878:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800187a:	787b      	ldrb	r3, [r7, #1]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001880:	887a      	ldrh	r2, [r7, #2]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001886:	e003      	b.n	8001890 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001888:	887b      	ldrh	r3, [r7, #2]
 800188a:	041a      	lsls	r2, r3, #16
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	611a      	str	r2, [r3, #16]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800189a:	b480      	push	{r7}
 800189c:	b085      	sub	sp, #20
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018ac:	887a      	ldrh	r2, [r7, #2]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4013      	ands	r3, r2
 80018b2:	041a      	lsls	r2, r3, #16
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	43d9      	mvns	r1, r3
 80018b8:	887b      	ldrh	r3, [r7, #2]
 80018ba:	400b      	ands	r3, r1
 80018bc:	431a      	orrs	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	611a      	str	r2, [r3, #16]
}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e26c      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 8087 	beq.w	80019fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018ec:	4b92      	ldr	r3, [pc, #584]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 030c 	and.w	r3, r3, #12
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d00c      	beq.n	8001912 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f8:	4b8f      	ldr	r3, [pc, #572]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 030c 	and.w	r3, r3, #12
 8001900:	2b08      	cmp	r3, #8
 8001902:	d112      	bne.n	800192a <HAL_RCC_OscConfig+0x5e>
 8001904:	4b8c      	ldr	r3, [pc, #560]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001910:	d10b      	bne.n	800192a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001912:	4b89      	ldr	r3, [pc, #548]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d06c      	beq.n	80019f8 <HAL_RCC_OscConfig+0x12c>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d168      	bne.n	80019f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e246      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001932:	d106      	bne.n	8001942 <HAL_RCC_OscConfig+0x76>
 8001934:	4b80      	ldr	r3, [pc, #512]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a7f      	ldr	r2, [pc, #508]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800193a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	e02e      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x98>
 800194a:	4b7b      	ldr	r3, [pc, #492]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a7a      	ldr	r2, [pc, #488]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	4b78      	ldr	r3, [pc, #480]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a77      	ldr	r2, [pc, #476]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800195c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e01d      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800196c:	d10c      	bne.n	8001988 <HAL_RCC_OscConfig+0xbc>
 800196e:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a71      	ldr	r2, [pc, #452]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001978:	6013      	str	r3, [r2, #0]
 800197a:	4b6f      	ldr	r3, [pc, #444]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6e      	ldr	r2, [pc, #440]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	e00b      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001988:	4b6b      	ldr	r3, [pc, #428]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a6a      	ldr	r2, [pc, #424]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800198e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001992:	6013      	str	r3, [r2, #0]
 8001994:	4b68      	ldr	r3, [pc, #416]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a67      	ldr	r2, [pc, #412]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800199a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d013      	beq.n	80019d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a8:	f7ff fcb6 	bl	8001318 <HAL_GetTick>
 80019ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b0:	f7ff fcb2 	bl	8001318 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b64      	cmp	r3, #100	; 0x64
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e1fa      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c2:	4b5d      	ldr	r3, [pc, #372]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d0f0      	beq.n	80019b0 <HAL_RCC_OscConfig+0xe4>
 80019ce:	e014      	b.n	80019fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fca2 	bl	8001318 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d8:	f7ff fc9e 	bl	8001318 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b64      	cmp	r3, #100	; 0x64
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e1e6      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ea:	4b53      	ldr	r3, [pc, #332]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f0      	bne.n	80019d8 <HAL_RCC_OscConfig+0x10c>
 80019f6:	e000      	b.n	80019fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d063      	beq.n	8001ace <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a06:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 030c 	and.w	r3, r3, #12
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00b      	beq.n	8001a2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a12:	4b49      	ldr	r3, [pc, #292]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	2b08      	cmp	r3, #8
 8001a1c:	d11c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x18c>
 8001a1e:	4b46      	ldr	r3, [pc, #280]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d116      	bne.n	8001a58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2a:	4b43      	ldr	r3, [pc, #268]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d005      	beq.n	8001a42 <HAL_RCC_OscConfig+0x176>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d001      	beq.n	8001a42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e1ba      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	4939      	ldr	r1, [pc, #228]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a56:	e03a      	b.n	8001ace <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d020      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a60:	4b36      	ldr	r3, [pc, #216]	; (8001b3c <HAL_RCC_OscConfig+0x270>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7ff fc57 	bl	8001318 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a6e:	f7ff fc53 	bl	8001318 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e19b      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a80:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f0      	beq.n	8001a6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8c:	4b2a      	ldr	r3, [pc, #168]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	695b      	ldr	r3, [r3, #20]
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	4927      	ldr	r1, [pc, #156]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	600b      	str	r3, [r1, #0]
 8001aa0:	e015      	b.n	8001ace <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa2:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x270>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7ff fc36 	bl	8001318 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab0:	f7ff fc32 	bl	8001318 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e17a      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0308 	and.w	r3, r3, #8
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d03a      	beq.n	8001b50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d019      	beq.n	8001b16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <HAL_RCC_OscConfig+0x274>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae8:	f7ff fc16 	bl	8001318 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af0:	f7ff fc12 	bl	8001318 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e15a      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f0      	beq.n	8001af0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 fa9a 	bl	8002048 <RCC_Delay>
 8001b14:	e01c      	b.n	8001b50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b16:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <HAL_RCC_OscConfig+0x274>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1c:	f7ff fbfc 	bl	8001318 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b22:	e00f      	b.n	8001b44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b24:	f7ff fbf8 	bl	8001318 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d908      	bls.n	8001b44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e140      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	42420000 	.word	0x42420000
 8001b40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b44:	4b9e      	ldr	r3, [pc, #632]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1e9      	bne.n	8001b24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 80a6 	beq.w	8001caa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b62:	4b97      	ldr	r3, [pc, #604]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10d      	bne.n	8001b8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	4b94      	ldr	r3, [pc, #592]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	4a93      	ldr	r2, [pc, #588]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b78:	61d3      	str	r3, [r2, #28]
 8001b7a:	4b91      	ldr	r3, [pc, #580]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b86:	2301      	movs	r3, #1
 8001b88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b8e      	ldr	r3, [pc, #568]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d118      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b96:	4b8b      	ldr	r3, [pc, #556]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a8a      	ldr	r2, [pc, #552]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff fbb9 	bl	8001318 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001baa:	f7ff fbb5 	bl	8001318 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b64      	cmp	r3, #100	; 0x64
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0fd      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbc:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x312>
 8001bd0:	4b7b      	ldr	r3, [pc, #492]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	4a7a      	ldr	r2, [pc, #488]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6213      	str	r3, [r2, #32]
 8001bdc:	e02d      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x334>
 8001be6:	4b76      	ldr	r3, [pc, #472]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4a75      	ldr	r2, [pc, #468]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	6213      	str	r3, [r2, #32]
 8001bf2:	4b73      	ldr	r3, [pc, #460]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	4a72      	ldr	r2, [pc, #456]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bf8:	f023 0304 	bic.w	r3, r3, #4
 8001bfc:	6213      	str	r3, [r2, #32]
 8001bfe:	e01c      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2b05      	cmp	r3, #5
 8001c06:	d10c      	bne.n	8001c22 <HAL_RCC_OscConfig+0x356>
 8001c08:	4b6d      	ldr	r3, [pc, #436]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	4a6c      	ldr	r2, [pc, #432]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6213      	str	r3, [r2, #32]
 8001c14:	4b6a      	ldr	r3, [pc, #424]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	4a69      	ldr	r2, [pc, #420]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6213      	str	r3, [r2, #32]
 8001c20:	e00b      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001c22:	4b67      	ldr	r3, [pc, #412]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	4a66      	ldr	r2, [pc, #408]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	f023 0301 	bic.w	r3, r3, #1
 8001c2c:	6213      	str	r3, [r2, #32]
 8001c2e:	4b64      	ldr	r3, [pc, #400]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	4a63      	ldr	r2, [pc, #396]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c34:	f023 0304 	bic.w	r3, r3, #4
 8001c38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d015      	beq.n	8001c6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c42:	f7ff fb69 	bl	8001318 <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c48:	e00a      	b.n	8001c60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c4a:	f7ff fb65 	bl	8001318 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e0ab      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c60:	4b57      	ldr	r3, [pc, #348]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d0ee      	beq.n	8001c4a <HAL_RCC_OscConfig+0x37e>
 8001c6c:	e014      	b.n	8001c98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6e:	f7ff fb53 	bl	8001318 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c74:	e00a      	b.n	8001c8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c76:	f7ff fb4f 	bl	8001318 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e095      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8c:	4b4c      	ldr	r3, [pc, #304]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1ee      	bne.n	8001c76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c98:	7dfb      	ldrb	r3, [r7, #23]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d105      	bne.n	8001caa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c9e:	4b48      	ldr	r3, [pc, #288]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	4a47      	ldr	r2, [pc, #284]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 8081 	beq.w	8001db6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb4:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f003 030c 	and.w	r3, r3, #12
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d061      	beq.n	8001d84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d146      	bne.n	8001d56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc8:	4b3f      	ldr	r3, [pc, #252]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cce:	f7ff fb23 	bl	8001318 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7ff fb1f 	bl	8001318 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e067      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	4b35      	ldr	r3, [pc, #212]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cfc:	d108      	bne.n	8001d10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cfe:	4b30      	ldr	r3, [pc, #192]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	492d      	ldr	r1, [pc, #180]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d10:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a19      	ldr	r1, [r3, #32]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	430b      	orrs	r3, r1
 8001d22:	4927      	ldr	r1, [pc, #156]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d28:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2e:	f7ff faf3 	bl	8001318 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d36:	f7ff faef 	bl	8001318 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e037      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d48:	4b1d      	ldr	r3, [pc, #116]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0f0      	beq.n	8001d36 <HAL_RCC_OscConfig+0x46a>
 8001d54:	e02f      	b.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5c:	f7ff fadc 	bl	8001318 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d64:	f7ff fad8 	bl	8001318 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e020      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d76:	4b12      	ldr	r3, [pc, #72]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x498>
 8001d82:	e018      	b.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d101      	bne.n	8001d90 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e013      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d106      	bne.n	8001db2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e000      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40007000 	.word	0x40007000
 8001dc8:	42420060 	.word	0x42420060

08001dcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0d0      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de0:	4b6a      	ldr	r3, [pc, #424]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d910      	bls.n	8001e10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b67      	ldr	r3, [pc, #412]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 0207 	bic.w	r2, r3, #7
 8001df6:	4965      	ldr	r1, [pc, #404]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfe:	4b63      	ldr	r3, [pc, #396]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d001      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e0b8      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d020      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e28:	4b59      	ldr	r3, [pc, #356]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	4a58      	ldr	r2, [pc, #352]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e32:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e40:	4b53      	ldr	r3, [pc, #332]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a52      	ldr	r2, [pc, #328]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e4a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e4c:	4b50      	ldr	r3, [pc, #320]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	494d      	ldr	r1, [pc, #308]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d040      	beq.n	8001eec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d107      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e72:	4b47      	ldr	r3, [pc, #284]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d115      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e07f      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d107      	bne.n	8001e9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e8a:	4b41      	ldr	r3, [pc, #260]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e073      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9a:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e06b      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eaa:	4b39      	ldr	r3, [pc, #228]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f023 0203 	bic.w	r2, r3, #3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4936      	ldr	r1, [pc, #216]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ebc:	f7ff fa2c 	bl	8001318 <HAL_GetTick>
 8001ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec4:	f7ff fa28 	bl	8001318 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e053      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eda:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 020c 	and.w	r2, r3, #12
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d1eb      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eec:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d210      	bcs.n	8001f1c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f023 0207 	bic.w	r2, r3, #7
 8001f02:	4922      	ldr	r1, [pc, #136]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0a:	4b20      	ldr	r3, [pc, #128]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d001      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e032      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0304 	and.w	r3, r3, #4
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d008      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f28:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	4916      	ldr	r1, [pc, #88]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d009      	beq.n	8001f5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	490e      	ldr	r1, [pc, #56]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f5a:	f000 f821 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	490a      	ldr	r1, [pc, #40]	; (8001f94 <HAL_RCC_ClockConfig+0x1c8>)
 8001f6c:	5ccb      	ldrb	r3, [r1, r3]
 8001f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f72:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <HAL_RCC_ClockConfig+0x1cc>)
 8001f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_RCC_ClockConfig+0x1d0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff f98a 	bl	8001294 <HAL_InitTick>

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40022000 	.word	0x40022000
 8001f90:	40021000 	.word	0x40021000
 8001f94:	080028ac 	.word	0x080028ac
 8001f98:	20000024 	.word	0x20000024
 8001f9c:	20000028 	.word	0x20000028

08001fa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d002      	beq.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x30>
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d003      	beq.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x36>
 8001fce:	e027      	b.n	8002020 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd0:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fd2:	613b      	str	r3, [r7, #16]
      break;
 8001fd4:	e027      	b.n	8002026 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	0c9b      	lsrs	r3, r3, #18
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	4a17      	ldr	r2, [pc, #92]	; (800203c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fe0:	5cd3      	ldrb	r3, [r2, r3]
 8001fe2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d010      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fee:	4b11      	ldr	r3, [pc, #68]	; (8002034 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	0c5b      	lsrs	r3, r3, #17
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	4a11      	ldr	r2, [pc, #68]	; (8002040 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ffa:	5cd3      	ldrb	r3, [r2, r3]
 8001ffc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8002002:	fb02 f203 	mul.w	r2, r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	fbb2 f3f3 	udiv	r3, r2, r3
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	e004      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a0c      	ldr	r2, [pc, #48]	; (8002044 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002014:	fb02 f303 	mul.w	r3, r2, r3
 8002018:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	613b      	str	r3, [r7, #16]
      break;
 800201e:	e002      	b.n	8002026 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8002022:	613b      	str	r3, [r7, #16]
      break;
 8002024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002026:	693b      	ldr	r3, [r7, #16]
}
 8002028:	4618      	mov	r0, r3
 800202a:	371c      	adds	r7, #28
 800202c:	46bd      	mov	sp, r7
 800202e:	bc80      	pop	{r7}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	007a1200 	.word	0x007a1200
 800203c:	080028bc 	.word	0x080028bc
 8002040:	080028cc 	.word	0x080028cc
 8002044:	003d0900 	.word	0x003d0900

08002048 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <RCC_Delay+0x34>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0a      	ldr	r2, [pc, #40]	; (8002080 <RCC_Delay+0x38>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	0a5b      	lsrs	r3, r3, #9
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002064:	bf00      	nop
  }
  while (Delay --);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1e5a      	subs	r2, r3, #1
 800206a:	60fa      	str	r2, [r7, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f9      	bne.n	8002064 <RCC_Delay+0x1c>
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	20000024 	.word	0x20000024
 8002080:	10624dd3 	.word	0x10624dd3

08002084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e041      	b.n	800211a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d106      	bne.n	80020b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe fff8 	bl	80010a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3304      	adds	r3, #4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4610      	mov	r0, r2
 80020c4:	f000 fa56 	bl	8002574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b01      	cmp	r3, #1
 8002136:	d001      	beq.n	800213c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e035      	b.n	80021a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a16      	ldr	r2, [pc, #88]	; (80021b4 <HAL_TIM_Base_Start_IT+0x90>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d009      	beq.n	8002172 <HAL_TIM_Base_Start_IT+0x4e>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002166:	d004      	beq.n	8002172 <HAL_TIM_Base_Start_IT+0x4e>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <HAL_TIM_Base_Start_IT+0x94>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d111      	bne.n	8002196 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b06      	cmp	r3, #6
 8002182:	d010      	beq.n	80021a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002194:	e007      	b.n	80021a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00
 80021b8:	40000400 	.word	0x40000400

080021bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d020      	beq.n	8002220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d01b      	beq.n	8002220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0202 	mvn.w	r2, #2
 80021f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f998 	bl	800253c <HAL_TIM_IC_CaptureCallback>
 800220c:	e005      	b.n	800221a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f98b 	bl	800252a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f99a 	bl	800254e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	2b00      	cmp	r3, #0
 8002228:	d020      	beq.n	800226c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d01b      	beq.n	800226c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f06f 0204 	mvn.w	r2, #4
 800223c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2202      	movs	r2, #2
 8002242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f972 	bl	800253c <HAL_TIM_IC_CaptureCallback>
 8002258:	e005      	b.n	8002266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f965 	bl	800252a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f974 	bl	800254e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	f003 0308 	and.w	r3, r3, #8
 8002272:	2b00      	cmp	r3, #0
 8002274:	d020      	beq.n	80022b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01b      	beq.n	80022b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f06f 0208 	mvn.w	r2, #8
 8002288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2204      	movs	r2, #4
 800228e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 f94c 	bl	800253c <HAL_TIM_IC_CaptureCallback>
 80022a4:	e005      	b.n	80022b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f93f 	bl	800252a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f94e 	bl	800254e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d020      	beq.n	8002304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f003 0310 	and.w	r3, r3, #16
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d01b      	beq.n	8002304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f06f 0210 	mvn.w	r2, #16
 80022d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2208      	movs	r2, #8
 80022da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 f926 	bl	800253c <HAL_TIM_IC_CaptureCallback>
 80022f0:	e005      	b.n	80022fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 f919 	bl	800252a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 f928 	bl	800254e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f06f 0201 	mvn.w	r2, #1
 8002320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7fe ff68 	bl	80011f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00c      	beq.n	800234c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fa6f 	bl	800282a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00c      	beq.n	8002370 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235c:	2b00      	cmp	r3, #0
 800235e:	d007      	beq.n	8002370 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f8f8 	bl	8002560 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	f003 0320 	and.w	r3, r3, #32
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00c      	beq.n	8002394 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b00      	cmp	r3, #0
 8002382:	d007      	beq.n	8002394 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f06f 0220 	mvn.w	r2, #32
 800238c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fa42 	bl	8002818 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d101      	bne.n	80023b8 <HAL_TIM_ConfigClockSource+0x1c>
 80023b4:	2302      	movs	r3, #2
 80023b6:	e0b4      	b.n	8002522 <HAL_TIM_ConfigClockSource+0x186>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2202      	movs	r2, #2
 80023c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f0:	d03e      	beq.n	8002470 <HAL_TIM_ConfigClockSource+0xd4>
 80023f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f6:	f200 8087 	bhi.w	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 80023fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fe:	f000 8086 	beq.w	800250e <HAL_TIM_ConfigClockSource+0x172>
 8002402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002406:	d87f      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002408:	2b70      	cmp	r3, #112	; 0x70
 800240a:	d01a      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0xa6>
 800240c:	2b70      	cmp	r3, #112	; 0x70
 800240e:	d87b      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002410:	2b60      	cmp	r3, #96	; 0x60
 8002412:	d050      	beq.n	80024b6 <HAL_TIM_ConfigClockSource+0x11a>
 8002414:	2b60      	cmp	r3, #96	; 0x60
 8002416:	d877      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002418:	2b50      	cmp	r3, #80	; 0x50
 800241a:	d03c      	beq.n	8002496 <HAL_TIM_ConfigClockSource+0xfa>
 800241c:	2b50      	cmp	r3, #80	; 0x50
 800241e:	d873      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002420:	2b40      	cmp	r3, #64	; 0x40
 8002422:	d058      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x13a>
 8002424:	2b40      	cmp	r3, #64	; 0x40
 8002426:	d86f      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002428:	2b30      	cmp	r3, #48	; 0x30
 800242a:	d064      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0x15a>
 800242c:	2b30      	cmp	r3, #48	; 0x30
 800242e:	d86b      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002430:	2b20      	cmp	r3, #32
 8002432:	d060      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002434:	2b20      	cmp	r3, #32
 8002436:	d867      	bhi.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 8002438:	2b00      	cmp	r3, #0
 800243a:	d05c      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0x15a>
 800243c:	2b10      	cmp	r3, #16
 800243e:	d05a      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002440:	e062      	b.n	8002508 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	6899      	ldr	r1, [r3, #8]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f000 f96a 	bl	800272a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002464:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	609a      	str	r2, [r3, #8]
      break;
 800246e:	e04f      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6899      	ldr	r1, [r3, #8]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f000 f953 	bl	800272a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002492:	609a      	str	r2, [r3, #8]
      break;
 8002494:	e03c      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6818      	ldr	r0, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	6859      	ldr	r1, [r3, #4]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	461a      	mov	r2, r3
 80024a4:	f000 f8ca 	bl	800263c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2150      	movs	r1, #80	; 0x50
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f921 	bl	80026f6 <TIM_ITRx_SetConfig>
      break;
 80024b4:	e02c      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6818      	ldr	r0, [r3, #0]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	6859      	ldr	r1, [r3, #4]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	461a      	mov	r2, r3
 80024c4:	f000 f8e8 	bl	8002698 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2160      	movs	r1, #96	; 0x60
 80024ce:	4618      	mov	r0, r3
 80024d0:	f000 f911 	bl	80026f6 <TIM_ITRx_SetConfig>
      break;
 80024d4:	e01c      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	6859      	ldr	r1, [r3, #4]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	461a      	mov	r2, r3
 80024e4:	f000 f8aa 	bl	800263c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2140      	movs	r1, #64	; 0x40
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f901 	bl	80026f6 <TIM_ITRx_SetConfig>
      break;
 80024f4:	e00c      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4619      	mov	r1, r3
 8002500:	4610      	mov	r0, r2
 8002502:	f000 f8f8 	bl	80026f6 <TIM_ITRx_SetConfig>
      break;
 8002506:	e003      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	73fb      	strb	r3, [r7, #15]
      break;
 800250c:	e000      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800250e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002520:	7bfb      	ldrb	r3, [r7, #15]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr

0800254e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
	...

08002574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a2b      	ldr	r2, [pc, #172]	; (8002634 <TIM_Base_SetConfig+0xc0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d007      	beq.n	800259c <TIM_Base_SetConfig+0x28>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002592:	d003      	beq.n	800259c <TIM_Base_SetConfig+0x28>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a28      	ldr	r2, [pc, #160]	; (8002638 <TIM_Base_SetConfig+0xc4>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d108      	bne.n	80025ae <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a20      	ldr	r2, [pc, #128]	; (8002634 <TIM_Base_SetConfig+0xc0>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d007      	beq.n	80025c6 <TIM_Base_SetConfig+0x52>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025bc:	d003      	beq.n	80025c6 <TIM_Base_SetConfig+0x52>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a1d      	ldr	r2, [pc, #116]	; (8002638 <TIM_Base_SetConfig+0xc4>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d108      	bne.n	80025d8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a0d      	ldr	r2, [pc, #52]	; (8002634 <TIM_Base_SetConfig+0xc0>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d103      	bne.n	800260c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	691a      	ldr	r2, [r3, #16]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f023 0201 	bic.w	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	611a      	str	r2, [r3, #16]
  }
}
 800262a:	bf00      	nop
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr
 8002634:	40012c00 	.word	0x40012c00
 8002638:	40000400 	.word	0x40000400

0800263c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800263c:	b480      	push	{r7}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	f023 0201 	bic.w	r2, r3, #1
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f023 030a 	bic.w	r3, r3, #10
 8002678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
 8002680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	621a      	str	r2, [r3, #32]
}
 800268e:	bf00      	nop
 8002690:	371c      	adds	r7, #28
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr

08002698 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002698:	b480      	push	{r7}
 800269a:	b087      	sub	sp, #28
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	f023 0210 	bic.w	r2, r3, #16
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	031b      	lsls	r3, r3, #12
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	621a      	str	r2, [r3, #32]
}
 80026ec:	bf00      	nop
 80026ee:	371c      	adds	r7, #28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr

080026f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800270c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4313      	orrs	r3, r2
 8002714:	f043 0307 	orr.w	r3, r3, #7
 8002718:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	609a      	str	r2, [r3, #8]
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800272a:	b480      	push	{r7}
 800272c:	b087      	sub	sp, #28
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002744:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	021a      	lsls	r2, r3, #8
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	431a      	orrs	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4313      	orrs	r3, r2
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	609a      	str	r2, [r3, #8]
}
 800275e:	bf00      	nop
 8002760:	371c      	adds	r7, #28
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800277c:	2302      	movs	r3, #2
 800277e:	e041      	b.n	8002804 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a14      	ldr	r2, [pc, #80]	; (8002810 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d009      	beq.n	80027d8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027cc:	d004      	beq.n	80027d8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a10      	ldr	r2, [pc, #64]	; (8002814 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d10c      	bne.n	80027f2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40012c00 	.word	0x40012c00
 8002814:	40000400 	.word	0x40000400

08002818 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <__libc_init_array>:
 800283c:	b570      	push	{r4, r5, r6, lr}
 800283e:	2600      	movs	r6, #0
 8002840:	4d0c      	ldr	r5, [pc, #48]	; (8002874 <__libc_init_array+0x38>)
 8002842:	4c0d      	ldr	r4, [pc, #52]	; (8002878 <__libc_init_array+0x3c>)
 8002844:	1b64      	subs	r4, r4, r5
 8002846:	10a4      	asrs	r4, r4, #2
 8002848:	42a6      	cmp	r6, r4
 800284a:	d109      	bne.n	8002860 <__libc_init_array+0x24>
 800284c:	f000 f822 	bl	8002894 <_init>
 8002850:	2600      	movs	r6, #0
 8002852:	4d0a      	ldr	r5, [pc, #40]	; (800287c <__libc_init_array+0x40>)
 8002854:	4c0a      	ldr	r4, [pc, #40]	; (8002880 <__libc_init_array+0x44>)
 8002856:	1b64      	subs	r4, r4, r5
 8002858:	10a4      	asrs	r4, r4, #2
 800285a:	42a6      	cmp	r6, r4
 800285c:	d105      	bne.n	800286a <__libc_init_array+0x2e>
 800285e:	bd70      	pop	{r4, r5, r6, pc}
 8002860:	f855 3b04 	ldr.w	r3, [r5], #4
 8002864:	4798      	blx	r3
 8002866:	3601      	adds	r6, #1
 8002868:	e7ee      	b.n	8002848 <__libc_init_array+0xc>
 800286a:	f855 3b04 	ldr.w	r3, [r5], #4
 800286e:	4798      	blx	r3
 8002870:	3601      	adds	r6, #1
 8002872:	e7f2      	b.n	800285a <__libc_init_array+0x1e>
 8002874:	080028d0 	.word	0x080028d0
 8002878:	080028d0 	.word	0x080028d0
 800287c:	080028d0 	.word	0x080028d0
 8002880:	080028d4 	.word	0x080028d4

08002884 <memset>:
 8002884:	4603      	mov	r3, r0
 8002886:	4402      	add	r2, r0
 8002888:	4293      	cmp	r3, r2
 800288a:	d100      	bne.n	800288e <memset+0xa>
 800288c:	4770      	bx	lr
 800288e:	f803 1b01 	strb.w	r1, [r3], #1
 8002892:	e7f9      	b.n	8002888 <memset+0x4>

08002894 <_init>:
 8002894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002896:	bf00      	nop
 8002898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800289a:	bc08      	pop	{r3}
 800289c:	469e      	mov	lr, r3
 800289e:	4770      	bx	lr

080028a0 <_fini>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	bf00      	nop
 80028a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a6:	bc08      	pop	{r3}
 80028a8:	469e      	mov	lr, r3
 80028aa:	4770      	bx	lr
