#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c9b3d7d3a0 .scope module, "AudVid_TB" "AudVid_TB" 2 5;
 .timescale -9 -12;
o0x7f8e0d067288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3d87cc0_0 .net "CLK", 0 0, o0x7f8e0d067288;  0 drivers
v0x55c9b3e0ca20_0 .var "MasterCLK", 0 0;
v0x55c9b3e0cae0_0 .var *"_s0", 0 0; Local signal
S_0x55c9b3dc5560 .scope begin, "TEST_CASE" "TEST_CASE" 2 26, 2 26 0, S_0x55c9b3d7d3a0;
 .timescale -9 -12;
S_0x55c9b3d7e880 .scope module, "uut" "AudVid" 2 10, 3 2 0, S_0x55c9b3d7d3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 14 "TilesControlRegister"
    .port_info 3 /INPUT 5 "Track1ControlRegister"
    .port_info 4 /INPUT 5 "Track2ControlRegister"
    .port_info 5 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 7 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 8 /OUTPUT 1 "TFT_RST"
    .port_info 9 /OUTPUT 1 "TFT_RS"
    .port_info 10 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 11 /OUTPUT 1 "SD_SPI_CS"
    .port_info 12 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 13 /INPUT 1 "SD_SPI_MISO"
    .port_info 14 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 15 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "DAC_I2S_DATA"
    .port_info 17 /OUTPUT 1 "DAC_I2S_CLK"
    .port_info 18 /OUTPUT 1 "DAC_I2S_WS"
L_0x55c9b3e23d20 .functor BUFZ 5, L_0x55c9b3e240f0, C4<00000>, C4<00000>, C4<00000>;
v0x55c9b3e084d0 .array "AddressOperationLUT", 0 12, 4 0;
v0x55c9b3e085b0_0 .net "CLK", 0 0, o0x7f8e0d067288;  alias, 0 drivers
v0x55c9b3e08670_0 .net "DAC_Data", 31 0, L_0x55c9b3e23fb0;  1 drivers
v0x55c9b3e08790_0 .net "DAC_DataClock", 0 0, L_0x55c9b3e23570;  1 drivers
v0x55c9b3e08830_0 .net "DAC_I2S_CLK", 0 0, L_0x55c9b3e23860;  1 drivers
v0x55c9b3e08920_0 .net "DAC_I2S_DATA", 0 0, L_0x55c9b3e23680;  1 drivers
v0x55c9b3e089f0_0 .net "DAC_I2S_WS", 0 0, v0x55c9b3dfb0f0_0;  1 drivers
v0x55c9b3e08ac0_0 .net "I2SCLK", 0 0, L_0x55c9b3d53d30;  1 drivers
v0x55c9b3e08bb0_0 .net "MasterCLK", 0 0, L_0x55c9b3d4ec70;  1 drivers
v0x55c9b3e08c50_0 .var "ReadAudio_EnableStorage", 0 0;
o0x7f8e0d068c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e08cf0_0 .net "Reset", 0 0, o0x7f8e0d068c38;  0 drivers
v0x55c9b3e08d90_0 .var "SDReadCount", 9 0;
v0x55c9b3e08e30_0 .net "SD_EnableDataRead", 0 0, v0x55c9b3e00fa0_0;  1 drivers
v0x55c9b3e08f00_0 .var "SD_InputAddress", 23 0;
v0x55c9b3e08fd0_0 .net "SD_InputData", 7 0, L_0x55c9b3e20b80;  1 drivers
v0x55c9b3e090a0_0 .net "SD_InputDataClock", 0 0, L_0x55c9b3e1e830;  1 drivers
v0x55c9b3e09170_0 .net "SD_SPI_CLK", 0 0, L_0x55c9b3e213e0;  1 drivers
o0x7f8e0d06a0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e09350_0 .net "SD_SPI_COUNT_DEBUG", 0 0, o0x7f8e0d06a0a8;  0 drivers
v0x55c9b3e093f0_0 .net "SD_SPI_CS", 0 0, L_0x55c9b3e21780;  1 drivers
o0x7f8e0d068008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e094c0_0 .net "SD_SPI_MISO", 0 0, o0x7f8e0d068008;  0 drivers
v0x55c9b3e09560_0 .net "SD_SPI_MOSI", 0 0, L_0x55c9b3e21020;  1 drivers
o0x7f8e0d06a0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e09630_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, o0x7f8e0d06a0d8;  0 drivers
v0x55c9b3e096d0_0 .net "SD_WorkCLK", 0 0, L_0x55c9b3d4aa70;  1 drivers
v0x55c9b3e09770_0 .net "TFT_Data", 15 0, L_0x55c9b3d4a980;  1 drivers
v0x55c9b3e09810_0 .net "TFT_DataClock", 0 0, L_0x55c9b3e23260;  1 drivers
v0x55c9b3e098b0_0 .var "TFT_DataEncoded", 3 0;
v0x55c9b3e09980_0 .net "TFT_RS", 0 0, L_0x55c9b3e22df0;  1 drivers
L_0x7f8e0d01ea80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e09a50_0 .net "TFT_RST", 0 0, L_0x7f8e0d01ea80;  1 drivers
v0x55c9b3e09b20_0 .net "TFT_SPI_CLK", 0 0, L_0x55c9b3e22310;  1 drivers
v0x55c9b3e09c10_0 .net "TFT_SPI_CS", 0 0, v0x55c9b3e04de0_0;  1 drivers
v0x55c9b3e09d00_0 .net "TFT_SPI_MOSI", 0 0, L_0x55c9b3e22420;  1 drivers
v0x55c9b3e09df0_0 .net "TFT_WorkCLK", 0 0, L_0x55c9b3d4a870;  1 drivers
o0x7f8e0d06a108 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x55c9b3e09ee0_0 .net "TilesControlRegister", 13 0, o0x7f8e0d06a108;  0 drivers
v0x55c9b3e0a190 .array "TilesPositionsRegister", 0 319, 4 0;
v0x55c9b3e0a230 .array "TilesRegister", 0 3871, 3 0;
v0x55c9b3e0a2d0_0 .net "TilesWrite_Address", 11 0, L_0x55c9b3e24b00;  1 drivers
v0x55c9b3e0a370_0 .var "TilesWrite_Started", 0 0;
v0x55c9b3e0a410_0 .net "TilesWrite_TileAddress", 4 0, L_0x55c9b3e23d20;  1 drivers
v0x55c9b3e0a4b0_0 .var "TilesWrite_TilePosition", 8 0;
v0x55c9b3e0a590_0 .var "TilesWrite_XAddress", 3 0;
v0x55c9b3e0a670_0 .var "TilesWrite_XPosition", 7 0;
v0x55c9b3e0a750_0 .var "TilesWrite_YAddress", 3 0;
v0x55c9b3e0a830_0 .var "TilesWrite_YPosition", 7 0;
o0x7f8e0d06a2b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55c9b3e0a910_0 .net "Track1ControlRegister", 4 0, o0x7f8e0d06a2b8;  0 drivers
v0x55c9b3e0a9f0 .array "Track1Register", 0 255, 31 0;
o0x7f8e0d06a2e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55c9b3e0aab0_0 .net "Track2ControlRegister", 4 0, o0x7f8e0d06a2e8;  0 drivers
v0x55c9b3e0ab90 .array "Track2Register", 0 255, 31 0;
v0x55c9b3e0ac50 .array "TracksAdressRegister", 0 13, 23 0;
v0x55c9b3e0ad10_0 .var "WriteAudio_BankSelector", 0 0;
v0x55c9b3e0add0_0 .var "WriteAudio_EnableSDAudioRead", 0 0;
v0x55c9b3e0ae90_0 .var "WriteAudio_PlayCount", 9 0;
v0x55c9b3e0af70_0 .var "WriteAudio_Track1AddressCount", 23 0;
v0x55c9b3e0b050_0 .var "WriteAudio_Track1BeginAddress", 23 0;
v0x55c9b3e0b130_0 .var "WriteAudio_Track1ControlEnable", 0 0;
v0x55c9b3e0b1f0_0 .var "WriteAudio_Track1Data", 31 0;
v0x55c9b3e0b2b0_0 .var "WriteAudio_Track1EnableLoop", 0 0;
v0x55c9b3e0b350_0 .var "WriteAudio_Track1EnablePlay", 0 0;
v0x55c9b3e0b410_0 .var "WriteAudio_Track1EndAddress", 23 0;
v0x55c9b3e0b4f0_0 .var "WriteAudio_Track2AddressCount", 23 0;
v0x55c9b3e0b5d0_0 .var "WriteAudio_Track2BeginAddress", 23 0;
v0x55c9b3e0b6b0_0 .var "WriteAudio_Track2ControlEnable", 0 0;
v0x55c9b3e0b770_0 .var "WriteAudio_Track2Data", 31 0;
v0x55c9b3e0b830_0 .var "WriteAudio_Track2EnableLoop", 0 0;
v0x55c9b3e0b8d0_0 .var "WriteAudio_Track2EnablePlay", 0 0;
v0x55c9b3e0b990_0 .var "WriteAudio_Track2EndAddress", 23 0;
v0x55c9b3e0ba70_0 .net *"_s0", 4 0, L_0x55c9b3e240f0;  1 drivers
L_0x7f8e0d01ec78 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0bb50_0 .net *"_s11", 6 0, L_0x7f8e0d01ec78;  1 drivers
L_0x7f8e0d01ecc0 .functor BUFT 1, C4<000001111001>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0bc30_0 .net/2u *"_s12", 11 0, L_0x7f8e0d01ecc0;  1 drivers
v0x55c9b3e0bd10_0 .net *"_s15", 11 0, L_0x55c9b3e24460;  1 drivers
v0x55c9b3e0bdf0_0 .net *"_s16", 11 0, L_0x55c9b3e245a0;  1 drivers
L_0x7f8e0d01ed08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0bed0_0 .net *"_s19", 7 0, L_0x7f8e0d01ed08;  1 drivers
v0x55c9b3e0bfb0_0 .net *"_s2", 9 0, L_0x55c9b3e24190;  1 drivers
L_0x7f8e0d01ed50 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0c090_0 .net/2u *"_s20", 11 0, L_0x7f8e0d01ed50;  1 drivers
v0x55c9b3e0c170_0 .net *"_s23", 11 0, L_0x55c9b3e24690;  1 drivers
v0x55c9b3e0c250_0 .net *"_s24", 11 0, L_0x55c9b3e24810;  1 drivers
v0x55c9b3e0c330_0 .net *"_s26", 11 0, L_0x55c9b3e249c0;  1 drivers
L_0x7f8e0d01ed98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0c410_0 .net *"_s29", 7 0, L_0x7f8e0d01ed98;  1 drivers
L_0x7f8e0d01ec30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0c4f0_0 .net *"_s5", 0 0, L_0x7f8e0d01ec30;  1 drivers
v0x55c9b3e0c5d0_0 .net *"_s8", 11 0, L_0x55c9b3e24320;  1 drivers
E_0x55c9b3ccd3b0 .event posedge, v0x55c9b3e06a70_0;
E_0x55c9b3ccd1d0 .event posedge, v0x55c9b3dfb430_0;
E_0x55c9b3de28e0 .event negedge, v0x55c9b3e01990_0;
L_0x55c9b3e240f0 .array/port v0x55c9b3e0a190, L_0x55c9b3e24190;
L_0x55c9b3e24190 .concat [ 9 1 0 0], v0x55c9b3e0a4b0_0, L_0x7f8e0d01ec30;
L_0x55c9b3e24320 .concat [ 5 7 0 0], L_0x55c9b3e23d20, L_0x7f8e0d01ec78;
L_0x55c9b3e24460 .arith/mult 12, L_0x55c9b3e24320, L_0x7f8e0d01ecc0;
L_0x55c9b3e245a0 .concat [ 4 8 0 0], v0x55c9b3e0a750_0, L_0x7f8e0d01ed08;
L_0x55c9b3e24690 .arith/mult 12, L_0x55c9b3e245a0, L_0x7f8e0d01ed50;
L_0x55c9b3e24810 .arith/sum 12, L_0x55c9b3e24460, L_0x55c9b3e24690;
L_0x55c9b3e249c0 .concat [ 4 8 0 0], v0x55c9b3e0a590_0, L_0x7f8e0d01ed98;
L_0x55c9b3e24b00 .arith/sum 12, L_0x55c9b3e24810, L_0x55c9b3e249c0;
S_0x55c9b3d7e590 .scope module, "adder" "StereoSignedAdder" 3 328, 4 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "O"
v0x55c9b3d88250_0 .net "A", 31 0, v0x55c9b3e0b1f0_0;  1 drivers
v0x55c9b3d90450_0 .net "B", 31 0, v0x55c9b3e0b770_0;  1 drivers
v0x55c9b3d8f1c0_0 .net/s "Chanel1A", 15 0, L_0x55c9b3e239b0;  1 drivers
v0x55c9b3d90790_0 .net/s "Chanel1B", 15 0, L_0x55c9b3e23a50;  1 drivers
v0x55c9b3d8f500_0 .net/s "Chanel2A", 15 0, L_0x55c9b3e23b40;  1 drivers
v0x55c9b3cc7970_0 .net/s "Chanel2B", 15 0, L_0x55c9b3e23be0;  1 drivers
v0x55c9b3df93c0_0 .net/s "O", 31 0, L_0x55c9b3e23fb0;  alias, 1 drivers
v0x55c9b3df94a0_0 .net/s *"_s10", 15 0, L_0x55c9b3e23e30;  1 drivers
v0x55c9b3df9580_0 .net/s *"_s8", 15 0, L_0x55c9b3e23c80;  1 drivers
L_0x55c9b3e239b0 .part v0x55c9b3e0b1f0_0, 0, 16;
L_0x55c9b3e23a50 .part v0x55c9b3e0b770_0, 0, 16;
L_0x55c9b3e23b40 .part v0x55c9b3e0b1f0_0, 16, 16;
L_0x55c9b3e23be0 .part v0x55c9b3e0b770_0, 16, 16;
L_0x55c9b3e23c80 .arith/sum 16, L_0x55c9b3e23b40, L_0x55c9b3e23be0;
L_0x55c9b3e23e30 .arith/sum 16, L_0x55c9b3e239b0, L_0x55c9b3e23a50;
L_0x55c9b3e23fb0 .concat [ 16 16 0 0], L_0x55c9b3e23e30, L_0x55c9b3e23c80;
S_0x55c9b3df96e0 .scope module, "audvid_clockmanager" "AudVid_ClockManager" 3 156, 5 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "MasterCLK"
    .port_info 2 /OUTPUT 1 "I2SCLK"
    .port_info 3 /OUTPUT 1 "TFTCLK"
    .port_info 4 /OUTPUT 1 "SDCLK"
L_0x55c9b3d4ec70 .functor BUFZ 1, o0x7f8e0d067288, C4<0>, C4<0>, C4<0>;
L_0x55c9b3d53d30 .functor BUFZ 1, o0x7f8e0d067288, C4<0>, C4<0>, C4<0>;
L_0x55c9b3d4a870 .functor BUFZ 1, o0x7f8e0d067288, C4<0>, C4<0>, C4<0>;
L_0x55c9b3d4aa70 .functor BUFZ 1, o0x7f8e0d067288, C4<0>, C4<0>, C4<0>;
v0x55c9b3df9860_0 .net "I2SCLK", 0 0, L_0x55c9b3d53d30;  alias, 1 drivers
v0x55c9b3df9920_0 .net "InputCLK", 0 0, o0x7f8e0d067288;  alias, 0 drivers
v0x55c9b3df99e0_0 .net "MasterCLK", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3df9a80_0 .net "SDCLK", 0 0, L_0x55c9b3d4aa70;  alias, 1 drivers
v0x55c9b3df9b40_0 .net "TFTCLK", 0 0, L_0x55c9b3d4a870;  alias, 1 drivers
S_0x55c9b3df9cf0 .scope module, "colorDecoder" "ColorDecoder" 3 163, 6 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Input"
    .port_info 1 /OUTPUT 16 "Output"
L_0x55c9b3d4a980 .functor BUFZ 16, L_0x55c9b3e0e370, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c9b3df9ec0 .array "Data", 0 15, 15 0;
v0x55c9b3df9fa0_0 .net "Input", 3 0, v0x55c9b3e098b0_0;  1 drivers
v0x55c9b3dfa080_0 .net "Output", 15 0, L_0x55c9b3d4a980;  alias, 1 drivers
v0x55c9b3dfa140_0 .net *"_s0", 15 0, L_0x55c9b3e0e370;  1 drivers
v0x55c9b3dfa220_0 .net *"_s2", 5 0, L_0x55c9b3e0e470;  1 drivers
L_0x7f8e0d01e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfa350_0 .net *"_s5", 1 0, L_0x7f8e0d01e018;  1 drivers
L_0x55c9b3e0e370 .array/port v0x55c9b3df9ec0, L_0x55c9b3e0e470;
L_0x55c9b3e0e470 .concat [ 4 2 0 0], v0x55c9b3e098b0_0, L_0x7f8e0d01e018;
S_0x55c9b3dfa490 .scope module, "i2s" "I2S" 3 193, 7 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "I2SCLK"
    .port_info 2 /INPUT 32 "InputData"
    .port_info 3 /OUTPUT 1 "SyncCLK"
    .port_info 4 /OUTPUT 1 "I2S_DATA"
    .port_info 5 /OUTPUT 1 "I2S_CLK"
    .port_info 6 /OUTPUT 1 "I2S_WS"
L_0x55c9b3e23570 .functor NOT 1, v0x55c9b3dfb0f0_0, C4<0>, C4<0>, C4<0>;
L_0x55c9b3e23860 .functor BUFZ 1, L_0x55c9b3d53d30, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfadb0_0 .var "Data", 31 0;
v0x55c9b3dfae90_0 .net "I2SCLK", 0 0, L_0x55c9b3d53d30;  alias, 1 drivers
v0x55c9b3dfaf80_0 .net "I2S_CLK", 0 0, L_0x55c9b3e23860;  alias, 1 drivers
v0x55c9b3dfb050_0 .net "I2S_DATA", 0 0, L_0x55c9b3e23680;  alias, 1 drivers
v0x55c9b3dfb0f0_0 .var "I2S_WS", 0 0;
v0x55c9b3dfb1e0_0 .net "InputData", 31 0, L_0x55c9b3e23fb0;  alias, 1 drivers
v0x55c9b3dfb2a0_0 .net "MasterCLK", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3dfb390_0 .net "SquareData", 31 0, v0x55c9b3dfac60_0;  1 drivers
v0x55c9b3dfb430_0 .net "SyncCLK", 0 0, L_0x55c9b3e23570;  alias, 1 drivers
L_0x7f8e0d01eba0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfb4d0_0 .net/2u *"_s0", 31 0, L_0x7f8e0d01eba0;  1 drivers
v0x55c9b3dfb5b0_0 .net *"_s2", 31 0, L_0x55c9b3e233e0;  1 drivers
L_0x7f8e0d01ebe8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfb690_0 .net *"_s5", 26 0, L_0x7f8e0d01ebe8;  1 drivers
v0x55c9b3dfb770_0 .net *"_s6", 31 0, L_0x55c9b3e234d0;  1 drivers
v0x55c9b3dfb850_0 .var "count", 4 0;
E_0x55c9b3dfa750 .event negedge, v0x55c9b3dfb0f0_0;
E_0x55c9b3dfa7b0 .event negedge, v0x55c9b3dfaf80_0;
L_0x55c9b3e233e0 .concat [ 5 27 0 0], v0x55c9b3dfb850_0, L_0x7f8e0d01ebe8;
L_0x55c9b3e234d0 .arith/sub 32, L_0x7f8e0d01eba0, L_0x55c9b3e233e0;
L_0x55c9b3e23680 .part/v v0x55c9b3dfadb0_0, L_0x55c9b3e234d0, 1;
S_0x55c9b3dfa810 .scope module, "squaregenerator" "SquareGenerator" 7 27, 8 1 0, S_0x55c9b3dfa490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "data"
v0x55c9b3dfaae0_0 .net "CLK", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3dfaba0_0 .var "count", 31 0;
v0x55c9b3dfac60_0 .var "data", 31 0;
E_0x55c9b3dfaa60 .event posedge, v0x55c9b3df99e0_0;
S_0x55c9b3dfba50 .scope module, "sd_spi" "SD_SPI" 3 167, 9 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "WorkCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "SPI_MISO"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "DEBUG_SPI_Init_Count"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /INPUT 24 "InputAddress"
L_0x55c9b3d4aba0 .functor BUFZ 1, L_0x55c9b3d4aa70, C4<0>, C4<0>, C4<0>;
L_0x55c9b3e1e830 .functor BUFZ 1, v0x55c9b3dff0d0_0, C4<0>, C4<0>, C4<0>;
v0x55c9b3e00dd0_0 .var "Address", 23 0;
v0x55c9b3e00eb0_0 .net "DEBUG_SPI_Init_Count", 0 0, L_0x55c9b3e203a0;  1 drivers
v0x55c9b3e00fa0_0 .var "EnableDataRead", 0 0;
v0x55c9b3e01070_0 .var "Init_Count", 4 0;
v0x55c9b3e01110_0 .net "Init_DataClock", 0 0, v0x55c9b3dfd8d0_0;  1 drivers
v0x55c9b3e01200_0 .net "Init_InputData", 7 0, v0x55c9b3dfd990_0;  1 drivers
v0x55c9b3e012d0_0 .var "Init_OutputData", 7 0;
v0x55c9b3e013a0_0 .net "Init_SPI_CLK", 0 0, L_0x55c9b3e1f240;  1 drivers
v0x55c9b3e01470_0 .var "Init_SPI_CS", 0 0;
v0x55c9b3e01510_0 .var "Init_SPI_Enable", 0 0;
v0x55c9b3e015e0_0 .net "Init_SPI_InputCLK", 0 0, v0x55c9b3e00be0_0;  1 drivers
v0x55c9b3e01680_0 .net "Init_SPI_MOSI", 0 0, L_0x55c9b3e1ee00;  1 drivers
v0x55c9b3e01750_0 .var "Init_UtilCount", 9 0;
v0x55c9b3e017f0_0 .net "InputAddress", 23 0, v0x55c9b3e08f00_0;  1 drivers
v0x55c9b3e018b0_0 .net "InputData", 7 0, L_0x55c9b3e20b80;  alias, 1 drivers
v0x55c9b3e01990_0 .net "InputDataClock", 0 0, L_0x55c9b3e1e830;  alias, 1 drivers
v0x55c9b3e01a50_0 .net "MasterCLK", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3e01c00_0 .net "Reset", 0 0, o0x7f8e0d068c38;  alias, 0 drivers
v0x55c9b3e01cc0_0 .net "SPI_CLK", 0 0, L_0x55c9b3e213e0;  alias, 1 drivers
v0x55c9b3e01d80_0 .net "SPI_CS", 0 0, L_0x55c9b3e21780;  alias, 1 drivers
v0x55c9b3e01e40_0 .net "SPI_MISO", 0 0, o0x7f8e0d068008;  alias, 0 drivers
v0x55c9b3e01ee0_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e21020;  alias, 1 drivers
v0x55c9b3e01fa0_0 .net "WorkCLK", 0 0, L_0x55c9b3d4aa70;  alias, 1 drivers
v0x55c9b3e02090_0 .var "Work_Count", 3 0;
v0x55c9b3e02170_0 .net "Work_DataClock", 0 0, v0x55c9b3dff0d0_0;  1 drivers
v0x55c9b3e02210_0 .net "Work_InputData", 7 0, v0x55c9b3dff190_0;  1 drivers
v0x55c9b3e022b0_0 .var "Work_OutputData", 7 0;
v0x55c9b3e02380_0 .net "Work_SPI_CLK", 0 0, L_0x55c9b3e1fe00;  1 drivers
v0x55c9b3e02450_0 .var "Work_SPI_CS", 0 0;
v0x55c9b3e024f0_0 .var "Work_SPI_Enable", 0 0;
v0x55c9b3e025c0_0 .net "Work_SPI_InputCLK", 0 0, L_0x55c9b3d4aba0;  1 drivers
v0x55c9b3e02690_0 .net "Work_SPI_MOSI", 0 0, L_0x55c9b3e1fa00;  1 drivers
v0x55c9b3e02760_0 .var "Work_UtilCount", 9 0;
v0x55c9b3e02800_0 .net *"_s10", 31 0, L_0x55c9b3e20950;  1 drivers
L_0x7f8e0d01e570 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e028a0_0 .net *"_s13", 26 0, L_0x7f8e0d01e570;  1 drivers
L_0x7f8e0d01e5b8 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e02980_0 .net/2u *"_s14", 31 0, L_0x7f8e0d01e5b8;  1 drivers
v0x55c9b3e02a60_0 .net *"_s16", 0 0, L_0x55c9b3e20a40;  1 drivers
L_0x7f8e0d01e4e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e02b20_0 .net/2u *"_s2", 3 0, L_0x7f8e0d01e4e0;  1 drivers
v0x55c9b3e02c00_0 .net *"_s20", 31 0, L_0x55c9b3e20d60;  1 drivers
L_0x7f8e0d01e600 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e02ce0_0 .net *"_s23", 26 0, L_0x7f8e0d01e600;  1 drivers
L_0x7f8e0d01e648 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e02dc0_0 .net/2u *"_s24", 31 0, L_0x7f8e0d01e648;  1 drivers
v0x55c9b3e02ea0_0 .net *"_s26", 0 0, L_0x55c9b3e20ea0;  1 drivers
v0x55c9b3e02f60_0 .net *"_s30", 31 0, L_0x55c9b3e21160;  1 drivers
L_0x7f8e0d01e690 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e03040_0 .net *"_s33", 26 0, L_0x7f8e0d01e690;  1 drivers
L_0x7f8e0d01e6d8 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e03120_0 .net/2u *"_s34", 31 0, L_0x7f8e0d01e6d8;  1 drivers
v0x55c9b3e03200_0 .net *"_s36", 0 0, L_0x55c9b3e212a0;  1 drivers
v0x55c9b3e032c0_0 .net *"_s40", 31 0, L_0x55c9b3e21530;  1 drivers
L_0x7f8e0d01e720 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e033a0_0 .net *"_s43", 26 0, L_0x7f8e0d01e720;  1 drivers
L_0x7f8e0d01e768 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e03480_0 .net/2u *"_s44", 31 0, L_0x7f8e0d01e768;  1 drivers
v0x55c9b3e03560_0 .net *"_s46", 0 0, L_0x55c9b3e215d0;  1 drivers
E_0x55c9b3dfa660 .event posedge, v0x55c9b3e00fa0_0;
E_0x55c9b3dfbd90 .event posedge, v0x55c9b3dff0d0_0;
E_0x55c9b3dfbdf0 .event posedge, v0x55c9b3dfd8d0_0;
L_0x55c9b3e20770 .concat [ 4 4 0 0], v0x55c9b3e02090_0, L_0x7f8e0d01e4e0;
L_0x55c9b3e20950 .concat [ 5 27 0 0], v0x55c9b3e01070_0, L_0x7f8e0d01e570;
L_0x55c9b3e20a40 .cmp/gt 32, L_0x7f8e0d01e5b8, L_0x55c9b3e20950;
L_0x55c9b3e20b80 .functor MUXZ 8, v0x55c9b3dff190_0, v0x55c9b3dfd990_0, L_0x55c9b3e20a40, C4<>;
L_0x55c9b3e20d60 .concat [ 5 27 0 0], v0x55c9b3e01070_0, L_0x7f8e0d01e600;
L_0x55c9b3e20ea0 .cmp/gt 32, L_0x7f8e0d01e648, L_0x55c9b3e20d60;
L_0x55c9b3e21020 .functor MUXZ 1, L_0x55c9b3e1fa00, L_0x55c9b3e1ee00, L_0x55c9b3e20ea0, C4<>;
L_0x55c9b3e21160 .concat [ 5 27 0 0], v0x55c9b3e01070_0, L_0x7f8e0d01e690;
L_0x55c9b3e212a0 .cmp/gt 32, L_0x7f8e0d01e6d8, L_0x55c9b3e21160;
L_0x55c9b3e213e0 .functor MUXZ 1, L_0x55c9b3e1fe00, L_0x55c9b3e1f240, L_0x55c9b3e212a0, C4<>;
L_0x55c9b3e21530 .concat [ 5 27 0 0], v0x55c9b3e01070_0, L_0x7f8e0d01e720;
L_0x55c9b3e215d0 .cmp/gt 32, L_0x7f8e0d01e768, L_0x55c9b3e21530;
L_0x55c9b3e21780 .functor MUXZ 1, v0x55c9b3e02450_0, v0x55c9b3e01470_0, L_0x55c9b3e215d0, C4<>;
S_0x55c9b3dfbe50 .scope module, "DEBUG_Init_Count" "FullSPI" 9 99, 10 1 0, S_0x55c9b3dfba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /OUTPUT 1 "DataClk"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 8 "OutputData"
    .port_info 5 /INPUT 1 "SPI_MISO"
    .port_info 6 /INPUT 1 "SPI_InputCLK"
    .port_info 7 /INPUT 1 "SPI_Enable"
L_0x55c9b3e24ee0 .functor BUFT 2, L_0x55c9b3e20260, C4<00>, C4<00>, C4<00>;
L_0x55c9b3e24ff0 .functor BUFT 2, L_0x55c9b3e20490, C4<00>, C4<00>, C4<00>;
v0x55c9b3dfc240_0 .var "Data", 7 0;
v0x55c9b3dfc340_0 .var "DataClk", 0 0;
v0x55c9b3dfc400_0 .var "InputData", 7 0;
v0x55c9b3dfc4c0_0 .net "OutputData", 7 0, L_0x55c9b3e20770;  1 drivers
v0x55c9b3dfc5a0_0 .net "SPI_CLK", 0 0, L_0x55c9b3e206d0;  1 drivers
L_0x7f8e0d01e528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfc6b0_0 .net "SPI_Enable", 0 0, L_0x7f8e0d01e528;  1 drivers
v0x55c9b3dfc770_0 .net "SPI_InputCLK", 0 0, v0x55c9b3e00be0_0;  alias, 1 drivers
o0x7f8e0d067ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3dfc830_0 .net "SPI_MISO", 0 0, o0x7f8e0d067ac8;  0 drivers
v0x55c9b3dfc8f0_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e203a0;  alias, 1 drivers
L_0x7f8e0d01e3c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfc9b0_0 .net/2u *"_s0", 31 0, L_0x7f8e0d01e3c0;  1 drivers
v0x55c9b3dfca90_0 .net *"_s10", 1 0, L_0x55c9b3e20260;  1 drivers
L_0x7f8e0d01e450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfcb70_0 .net *"_s13", 0 0, L_0x7f8e0d01e450;  1 drivers
v0x55c9b3dfcc50_0 .net *"_s16", 1 0, L_0x55c9b3e24ee0;  1 drivers
v0x55c9b3dfcd30_0 .net *"_s2", 31 0, L_0x55c9b3e1ff40;  1 drivers
v0x55c9b3dfce10_0 .net *"_s20", 1 0, L_0x55c9b3e20490;  1 drivers
L_0x7f8e0d01e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfcef0_0 .net *"_s23", 0 0, L_0x7f8e0d01e498;  1 drivers
v0x55c9b3dfcfd0_0 .net *"_s26", 1 0, L_0x55c9b3e24ff0;  1 drivers
L_0x7f8e0d01e408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfd0b0_0 .net *"_s5", 28 0, L_0x7f8e0d01e408;  1 drivers
v0x55c9b3dfd190_0 .net *"_s6", 31 0, L_0x55c9b3e20030;  1 drivers
v0x55c9b3dfd270_0 .net *"_s9", 0 0, L_0x55c9b3e20170;  1 drivers
v0x55c9b3dfd350_0 .var "count", 2 0;
E_0x55c9b3dfc160 .event posedge, v0x55c9b3dfc770_0;
E_0x55c9b3dfc1e0 .event negedge, v0x55c9b3dfc770_0;
L_0x55c9b3e1ff40 .concat [ 3 29 0 0], v0x55c9b3dfd350_0, L_0x7f8e0d01e408;
L_0x55c9b3e20030 .arith/sub 32, L_0x7f8e0d01e3c0, L_0x55c9b3e1ff40;
L_0x55c9b3e20170 .part/v L_0x55c9b3e20770, L_0x55c9b3e20030, 1;
L_0x55c9b3e20260 .concat [ 1 1 0 0], L_0x55c9b3e20170, L_0x7f8e0d01e450;
L_0x55c9b3e203a0 .part L_0x55c9b3e24ee0, 0, 1;
L_0x55c9b3e20490 .concat [ 1 1 0 0], v0x55c9b3e00be0_0, L_0x7f8e0d01e498;
L_0x55c9b3e206d0 .part L_0x55c9b3e24ff0, 0, 1;
S_0x55c9b3dfd530 .scope module, "InitSpi" "FullSPI" 9 77, 10 1 0, S_0x55c9b3dfba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /OUTPUT 1 "DataClk"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 8 "OutputData"
    .port_info 5 /INPUT 1 "SPI_MISO"
    .port_info 6 /INPUT 1 "SPI_InputCLK"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55c9b3dfd7f0_0 .var "Data", 7 0;
v0x55c9b3dfd8d0_0 .var "DataClk", 0 0;
v0x55c9b3dfd990_0 .var "InputData", 7 0;
v0x55c9b3dfda50_0 .net "OutputData", 7 0, v0x55c9b3e012d0_0;  1 drivers
v0x55c9b3dfdb30_0 .net "SPI_CLK", 0 0, L_0x55c9b3e1f240;  alias, 1 drivers
v0x55c9b3dfdc40_0 .net "SPI_Enable", 0 0, v0x55c9b3e01510_0;  1 drivers
v0x55c9b3dfdd00_0 .net "SPI_InputCLK", 0 0, v0x55c9b3e00be0_0;  alias, 1 drivers
v0x55c9b3dfdda0_0 .net "SPI_MISO", 0 0, o0x7f8e0d068008;  alias, 0 drivers
v0x55c9b3dfde40_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e1ee00;  alias, 1 drivers
L_0x7f8e0d01e060 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfdf00_0 .net/2u *"_s0", 31 0, L_0x7f8e0d01e060;  1 drivers
v0x55c9b3dfdfe0_0 .net *"_s10", 1 0, L_0x55c9b3e1eab0;  1 drivers
L_0x7f8e0d01e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfe0c0_0 .net *"_s13", 0 0, L_0x7f8e0d01e0f0;  1 drivers
L_0x7f8e0d01e138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfe1a0_0 .net/2u *"_s14", 1 0, L_0x7f8e0d01e138;  1 drivers
v0x55c9b3dfe280_0 .net *"_s16", 1 0, L_0x55c9b3e1ec70;  1 drivers
v0x55c9b3dfe360_0 .net *"_s2", 31 0, L_0x55c9b3e1e670;  1 drivers
v0x55c9b3dfe440_0 .net *"_s20", 1 0, L_0x55c9b3e1ef80;  1 drivers
L_0x7f8e0d01e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfe520_0 .net *"_s23", 0 0, L_0x7f8e0d01e180;  1 drivers
L_0x7f8e0d01e1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfe600_0 .net/2u *"_s24", 1 0, L_0x7f8e0d01e1c8;  1 drivers
v0x55c9b3dfe6e0_0 .net *"_s26", 1 0, L_0x55c9b3e1f0b0;  1 drivers
L_0x7f8e0d01e0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfe7c0_0 .net *"_s5", 28 0, L_0x7f8e0d01e0a8;  1 drivers
v0x55c9b3dfe8a0_0 .net *"_s6", 31 0, L_0x55c9b3e1e790;  1 drivers
v0x55c9b3dfe980_0 .net *"_s9", 0 0, L_0x55c9b3e1e970;  1 drivers
v0x55c9b3dfea60_0 .var "count", 2 0;
L_0x55c9b3e1e670 .concat [ 3 29 0 0], v0x55c9b3dfea60_0, L_0x7f8e0d01e0a8;
L_0x55c9b3e1e790 .arith/sub 32, L_0x7f8e0d01e060, L_0x55c9b3e1e670;
L_0x55c9b3e1e970 .part/v v0x55c9b3e012d0_0, L_0x55c9b3e1e790, 1;
L_0x55c9b3e1eab0 .concat [ 1 1 0 0], L_0x55c9b3e1e970, L_0x7f8e0d01e0f0;
L_0x55c9b3e1ec70 .functor MUXZ 2, L_0x7f8e0d01e138, L_0x55c9b3e1eab0, v0x55c9b3e01510_0, C4<>;
L_0x55c9b3e1ee00 .part L_0x55c9b3e1ec70, 0, 1;
L_0x55c9b3e1ef80 .concat [ 1 1 0 0], v0x55c9b3e00be0_0, L_0x7f8e0d01e180;
L_0x55c9b3e1f0b0 .functor MUXZ 2, L_0x7f8e0d01e1c8, L_0x55c9b3e1ef80, v0x55c9b3e01510_0, C4<>;
L_0x55c9b3e1f240 .part L_0x55c9b3e1f0b0, 0, 1;
S_0x55c9b3dfec40 .scope module, "WorkSpi" "FullSPI" 9 88, 10 1 0, S_0x55c9b3dfba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /OUTPUT 1 "DataClk"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 8 "OutputData"
    .port_info 5 /INPUT 1 "SPI_MISO"
    .port_info 6 /INPUT 1 "SPI_InputCLK"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55c9b3dfefd0_0 .var "Data", 7 0;
v0x55c9b3dff0d0_0 .var "DataClk", 0 0;
v0x55c9b3dff190_0 .var "InputData", 7 0;
v0x55c9b3dff280_0 .net "OutputData", 7 0, v0x55c9b3e022b0_0;  1 drivers
v0x55c9b3dff360_0 .net "SPI_CLK", 0 0, L_0x55c9b3e1fe00;  alias, 1 drivers
v0x55c9b3dff470_0 .net "SPI_Enable", 0 0, v0x55c9b3e024f0_0;  1 drivers
v0x55c9b3dff530_0 .net "SPI_InputCLK", 0 0, L_0x55c9b3d4aba0;  alias, 1 drivers
v0x55c9b3dff5f0_0 .net "SPI_MISO", 0 0, o0x7f8e0d068008;  alias, 0 drivers
v0x55c9b3dff690_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e1fa00;  alias, 1 drivers
L_0x7f8e0d01e210 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dff730_0 .net/2u *"_s0", 31 0, L_0x7f8e0d01e210;  1 drivers
v0x55c9b3dff810_0 .net *"_s10", 1 0, L_0x55c9b3e1f730;  1 drivers
L_0x7f8e0d01e2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dff8f0_0 .net *"_s13", 0 0, L_0x7f8e0d01e2a0;  1 drivers
L_0x7f8e0d01e2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dff9d0_0 .net/2u *"_s14", 1 0, L_0x7f8e0d01e2e8;  1 drivers
v0x55c9b3dffab0_0 .net *"_s16", 1 0, L_0x55c9b3e1f870;  1 drivers
v0x55c9b3dffb90_0 .net *"_s2", 31 0, L_0x55c9b3e1f380;  1 drivers
v0x55c9b3dffc70_0 .net *"_s20", 1 0, L_0x55c9b3e1fb80;  1 drivers
L_0x7f8e0d01e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dffd50_0 .net *"_s23", 0 0, L_0x7f8e0d01e330;  1 drivers
L_0x7f8e0d01e378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9b3dfff40_0 .net/2u *"_s24", 1 0, L_0x7f8e0d01e378;  1 drivers
v0x55c9b3e00020_0 .net *"_s26", 1 0, L_0x55c9b3e1fc70;  1 drivers
L_0x7f8e0d01e258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e00100_0 .net *"_s5", 28 0, L_0x7f8e0d01e258;  1 drivers
v0x55c9b3e001e0_0 .net *"_s6", 31 0, L_0x55c9b3e1f500;  1 drivers
v0x55c9b3e002c0_0 .net *"_s9", 0 0, L_0x55c9b3e1f5f0;  1 drivers
v0x55c9b3e003a0_0 .var "count", 2 0;
E_0x55c9b3dfef10 .event posedge, v0x55c9b3dff530_0;
E_0x55c9b3dfef70 .event negedge, v0x55c9b3dff530_0;
L_0x55c9b3e1f380 .concat [ 3 29 0 0], v0x55c9b3e003a0_0, L_0x7f8e0d01e258;
L_0x55c9b3e1f500 .arith/sub 32, L_0x7f8e0d01e210, L_0x55c9b3e1f380;
L_0x55c9b3e1f5f0 .part/v v0x55c9b3e022b0_0, L_0x55c9b3e1f500, 1;
L_0x55c9b3e1f730 .concat [ 1 1 0 0], L_0x55c9b3e1f5f0, L_0x7f8e0d01e2a0;
L_0x55c9b3e1f870 .functor MUXZ 2, L_0x7f8e0d01e2e8, L_0x55c9b3e1f730, v0x55c9b3e024f0_0, C4<>;
L_0x55c9b3e1fa00 .part L_0x55c9b3e1f870, 0, 1;
L_0x55c9b3e1fb80 .concat [ 1 1 0 0], L_0x55c9b3d4aba0, L_0x7f8e0d01e330;
L_0x55c9b3e1fc70 .functor MUXZ 2, L_0x7f8e0d01e378, L_0x55c9b3e1fb80, v0x55c9b3e024f0_0, C4<>;
L_0x55c9b3e1fe00 .part L_0x55c9b3e1fc70, 0, 1;
S_0x55c9b3e00580 .scope module, "spiInitClock" "FrequencyGenerator" 9 63, 11 1 0, S_0x55c9b3dfba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55c9b3e00700 .param/l "MasterFrequency" 0 11 3, +C4<00000000101111101011110000100000>;
P_0x55c9b3e00740 .param/l "bitsNumber" 0 11 5, +C4<00000000000000000000000000001000>;
P_0x55c9b3e00780 .param/l "frequency" 0 11 4, +C4<00000000000001100001101010000000>;
P_0x55c9b3e007c0 .param/l "limit" 1 11 11, +C4<00000000000000000000000000011111>;
v0x55c9b3e00af0_0 .net "InputCLK", 0 0, L_0x55c9b3d4aa70;  alias, 1 drivers
v0x55c9b3e00be0_0 .var "OutputCLK", 0 0;
v0x55c9b3e00cd0_0 .var "counter", 7 0;
E_0x55c9b3e00a70 .event posedge, v0x55c9b3df9a80_0;
S_0x55c9b3e037a0 .scope module, "tft_spi" "TFT_SPI" 3 181, 12 1 0, S_0x55c9b3d7e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "WorkCLK"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x55c9b3e03970 .param/l "InitDataSize" 0 12 15, +C4<00000000000000000000000001101000>;
P_0x55c9b3e039b0 .param/l "WorkFrequency" 0 12 17, +C4<00000000010111110101111000010000>;
P_0x55c9b3e039f0 .param/l "WorkFrequencyBits" 0 12 18, +C4<00000000000000000000000000011000>;
P_0x55c9b3e03a30 .param/l "delayTime" 0 12 21, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_0x55c9b3e03a70 .param/l "delayUnit" 0 12 20, +C4<00000000000000000001100001101010>;
L_0x55c9b3e22310 .functor BUFZ 1, L_0x55c9b3d4a870, C4<0>, C4<0>, C4<0>;
v0x55c9b3e069b0_0 .net "Buffered_MasterCLK", 0 0, L_0x55c9b3e218c0;  1 drivers
v0x55c9b3e06a70_0 .net "DataClock", 0 0, L_0x55c9b3e23260;  alias, 1 drivers
v0x55c9b3e06b30_0 .net "InitData", 15 0, L_0x55c9b3e21c20;  1 drivers
v0x55c9b3e06bd0_0 .net "InitRegPointer", 24 0, v0x55c9b3e04610_0;  1 drivers
v0x55c9b3e06cc0_0 .net "InitReg_RS", 0 0, L_0x55c9b3e21f90;  1 drivers
v0x55c9b3e06db0_0 .net "MasterCLK", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3e06e50_0 .net "OutputData", 15 0, L_0x55c9b3e227e0;  1 drivers
v0x55c9b3e06ef0_0 .net "RS", 0 0, L_0x55c9b3e22df0;  alias, 1 drivers
v0x55c9b3e06f90_0 .net "RST", 0 0, L_0x7f8e0d01ea80;  alias, 1 drivers
v0x55c9b3e070e0_0 .net "SPI_CLK", 0 0, L_0x55c9b3e22310;  alias, 1 drivers
v0x55c9b3e071b0_0 .net "SPI_CS", 0 0, v0x55c9b3e04de0_0;  alias, 1 drivers
v0x55c9b3e07280_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e22420;  alias, 1 drivers
v0x55c9b3e07350_0 .net "WorkCLK", 0 0, L_0x55c9b3d4a870;  alias, 1 drivers
v0x55c9b3e07420_0 .net *"_s0", 63 0, L_0x55c9b3e22560;  1 drivers
v0x55c9b3e074c0_0 .net *"_s12", 63 0, L_0x55c9b3e22960;  1 drivers
L_0x7f8e0d01e960 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07560_0 .net *"_s15", 38 0, L_0x7f8e0d01e960;  1 drivers
L_0x7f8e0d01e9a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07640_0 .net/2u *"_s16", 63 0, L_0x7f8e0d01e9a8;  1 drivers
v0x55c9b3e07720_0 .net *"_s18", 0 0, L_0x55c9b3e22a90;  1 drivers
v0x55c9b3e077e0_0 .net *"_s20", 1 0, L_0x55c9b3e22b30;  1 drivers
L_0x7f8e0d01e9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e078c0_0 .net *"_s23", 0 0, L_0x7f8e0d01e9f0;  1 drivers
L_0x7f8e0d01ea38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e079a0_0 .net/2u *"_s24", 1 0, L_0x7f8e0d01ea38;  1 drivers
v0x55c9b3e07a80_0 .net *"_s26", 1 0, L_0x55c9b3e22c60;  1 drivers
L_0x7f8e0d01e8d0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07b60_0 .net *"_s3", 38 0, L_0x7f8e0d01e8d0;  1 drivers
v0x55c9b3e07c40_0 .net *"_s32", 63 0, L_0x55c9b3e22fd0;  1 drivers
L_0x7f8e0d01eac8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07d20_0 .net *"_s35", 38 0, L_0x7f8e0d01eac8;  1 drivers
L_0x7f8e0d01eb10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07e00_0 .net/2u *"_s36", 63 0, L_0x7f8e0d01eb10;  1 drivers
v0x55c9b3e07ee0_0 .net *"_s38", 0 0, L_0x55c9b3e230c0;  1 drivers
L_0x7f8e0d01e918 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e07fa0_0 .net/2u *"_s4", 63 0, L_0x7f8e0d01e918;  1 drivers
L_0x7f8e0d01eb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e08080_0 .net/2u *"_s40", 0 0, L_0x7f8e0d01eb58;  1 drivers
v0x55c9b3e08160_0 .net *"_s6", 0 0, L_0x55c9b3e226a0;  1 drivers
v0x55c9b3e08220_0 .net "data", 15 0, L_0x55c9b3d4a980;  alias, 1 drivers
v0x55c9b3e08310_0 .net "dataClk", 0 0, v0x55c9b3e06650_0;  1 drivers
L_0x55c9b3e22560 .concat [ 25 39 0 0], v0x55c9b3e04610_0, L_0x7f8e0d01e8d0;
L_0x55c9b3e226a0 .cmp/gt 64, L_0x7f8e0d01e918, L_0x55c9b3e22560;
L_0x55c9b3e227e0 .functor MUXZ 16, L_0x55c9b3d4a980, L_0x55c9b3e21c20, L_0x55c9b3e226a0, C4<>;
L_0x55c9b3e22960 .concat [ 25 39 0 0], v0x55c9b3e04610_0, L_0x7f8e0d01e960;
L_0x55c9b3e22a90 .cmp/gt 64, L_0x7f8e0d01e9a8, L_0x55c9b3e22960;
L_0x55c9b3e22b30 .concat [ 1 1 0 0], L_0x55c9b3e21f90, L_0x7f8e0d01e9f0;
L_0x55c9b3e22c60 .functor MUXZ 2, L_0x7f8e0d01ea38, L_0x55c9b3e22b30, L_0x55c9b3e22a90, C4<>;
L_0x55c9b3e22df0 .part L_0x55c9b3e22c60, 0, 1;
L_0x55c9b3e22fd0 .concat [ 25 39 0 0], v0x55c9b3e04610_0, L_0x7f8e0d01eac8;
L_0x55c9b3e230c0 .cmp/gt 64, L_0x7f8e0d01eb10, L_0x55c9b3e22fd0;
L_0x55c9b3e23260 .functor MUXZ 1, v0x55c9b3e06650_0, L_0x7f8e0d01eb58, L_0x55c9b3e230c0, C4<>;
S_0x55c9b3e03e60 .scope module, "counter" "Counter" 12 60, 13 2 0, S_0x55c9b3e037a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x55c9b3e01af0 .param/l "Begin" 0 13 2, +C4<00000000000000000000000000000000>;
P_0x55c9b3e01b30 .param/l "End" 0 13 2, +C4<00000000000000000000000000000000000000000000011110100001010101000>;
P_0x55c9b3e01b70 .param/l "bitsNumber" 0 13 2, +C4<00000000000000000000000000011001>;
P_0x55c9b3e01bb0 .param/l "mode" 0 13 2, +C4<00000000000000000000000000000000>;
o0x7f8e0d0693b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9b3e22110 .functor OR 1, v0x55c9b3e06650_0, o0x7f8e0d0693b8, C4<0>, C4<0>;
v0x55c9b3e04470_0 .net *"_s1", 0 0, L_0x55c9b3e22110;  1 drivers
v0x55c9b3e04550_0 .net "clk", 0 0, v0x55c9b3e06650_0;  alias, 1 drivers
v0x55c9b3e04610_0 .var "count", 24 0;
v0x55c9b3e04700_0 .var "init", 0 0;
v0x55c9b3e047c0_0 .net "reset", 0 0, o0x7f8e0d0693b8;  0 drivers
E_0x55c9b3e043f0 .event posedge, L_0x55c9b3e22110;
S_0x55c9b3e04950 .scope module, "initializationRegister" "InitializationRegister" 12 52, 14 4 0, S_0x55c9b3e037a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x55c9b3ddfae0 .param/l "InitFrequency" 0 14 4, +C4<00000000010111110101111000010000>;
P_0x55c9b3ddfb20 .param/l "delayUnit" 0 14 4, +C4<00000000000000000001100001101010>;
v0x55c9b3e04d00_0 .net "CLK", 0 0, L_0x55c9b3e218c0;  alias, 1 drivers
v0x55c9b3e04de0_0 .var "CS", 0 0;
v0x55c9b3e04ea0 .array "Data", 0 103, 16 0;
v0x55c9b3e04f70_0 .net "OutData", 15 0, L_0x55c9b3e21c20;  alias, 1 drivers
v0x55c9b3e05050_0 .net "RS", 0 0, L_0x55c9b3e21f90;  alias, 1 drivers
v0x55c9b3e05160_0 .net *"_s0", 16 0, L_0x55c9b3e21a40;  1 drivers
v0x55c9b3e05240_0 .net *"_s10", 7 0, L_0x55c9b3e21e00;  1 drivers
L_0x7f8e0d01e7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e05320_0 .net *"_s13", 0 0, L_0x7f8e0d01e7f8;  1 drivers
v0x55c9b3e05400_0 .net *"_s2", 7 0, L_0x55c9b3e21ae0;  1 drivers
L_0x7f8e0d01e7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e054e0_0 .net *"_s5", 0 0, L_0x7f8e0d01e7b0;  1 drivers
v0x55c9b3e055c0_0 .net *"_s8", 16 0, L_0x55c9b3e21d60;  1 drivers
v0x55c9b3e056a0_0 .var "address", 6 0;
v0x55c9b3e05780_0 .net "pointer", 24 0, v0x55c9b3e04610_0;  alias, 1 drivers
E_0x55c9b3e04ca0 .event posedge, v0x55c9b3e04d00_0;
L_0x55c9b3e21a40 .array/port v0x55c9b3e04ea0, L_0x55c9b3e21ae0;
L_0x55c9b3e21ae0 .concat [ 7 1 0 0], v0x55c9b3e056a0_0, L_0x7f8e0d01e7b0;
L_0x55c9b3e21c20 .part L_0x55c9b3e21a40, 0, 16;
L_0x55c9b3e21d60 .array/port v0x55c9b3e04ea0, L_0x55c9b3e21e00;
L_0x55c9b3e21e00 .concat [ 7 1 0 0], v0x55c9b3e056a0_0, L_0x7f8e0d01e7f8;
L_0x55c9b3e21f90 .part L_0x55c9b3e21d60, 16, 1;
S_0x55c9b3e058f0 .scope module, "inputBuffer" "BUF" 12 38, 15 2 0, S_0x55c9b3e037a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x55c9b3e218c0 .functor BUFZ 1, L_0x55c9b3d4ec70, C4<0>, C4<0>, C4<0>;
v0x55c9b3e05ab0_0 .net "I", 0 0, L_0x55c9b3d4ec70;  alias, 1 drivers
v0x55c9b3e05b70_0 .net "O", 0 0, L_0x55c9b3e218c0;  alias, 1 drivers
S_0x55c9b3e05c80 .scope module, "spi" "SPI" 12 65, 16 1 0, S_0x55c9b3e037a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x55c9b3e05f10_0 .net "SPI_CLK", 0 0, L_0x55c9b3e22310;  alias, 1 drivers
v0x55c9b3e05ff0_0 .net "SPI_MOSI", 0 0, L_0x55c9b3e22420;  alias, 1 drivers
L_0x7f8e0d01e840 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e060b0_0 .net/2u *"_s0", 31 0, L_0x7f8e0d01e840;  1 drivers
v0x55c9b3e061a0_0 .net *"_s2", 31 0, L_0x55c9b3e22180;  1 drivers
L_0x7f8e0d01e888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e06280_0 .net *"_s5", 27 0, L_0x7f8e0d01e888;  1 drivers
v0x55c9b3e063b0_0 .net *"_s6", 31 0, L_0x55c9b3e22270;  1 drivers
v0x55c9b3e06490_0 .var "count", 3 0;
v0x55c9b3e06570_0 .net "data", 15 0, L_0x55c9b3e227e0;  alias, 1 drivers
v0x55c9b3e06650_0 .var "dataClk", 0 0;
v0x55c9b3e06780_0 .var "reset", 0 0;
v0x55c9b3e06820_0 .var "reseted", 0 0;
E_0x55c9b3e05eb0 .event negedge, v0x55c9b3e05f10_0;
L_0x55c9b3e22180 .concat [ 4 28 0 0], v0x55c9b3e06490_0, L_0x7f8e0d01e888;
L_0x55c9b3e22270 .arith/sub 32, L_0x7f8e0d01e840, L_0x55c9b3e22180;
L_0x55c9b3e22420 .part/v L_0x55c9b3e227e0, L_0x55c9b3e22270, 1;
S_0x55c9b3d70cf0 .scope module, "BUFG" "BUFG" 17 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
o0x7f8e0d06ac78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c9b3e248b0 .functor BUFZ 1, o0x7f8e0d06ac78, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0cba0_0 .net "I", 0 0, o0x7f8e0d06ac78;  0 drivers
v0x55c9b3e0cc80_0 .net "O", 0 0, L_0x55c9b3e248b0;  1 drivers
S_0x55c9b3d92990 .scope module, "BUFGCE" "BUFGCE" 18 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
o0x7f8e0d06ad38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e0cda0_0 .net "CE", 0 0, o0x7f8e0d06ad38;  0 drivers
o0x7f8e0d06ad68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e0ce60_0 .net "I", 0 0, o0x7f8e0d06ad68;  0 drivers
v0x55c9b3e0cf20_0 .net "O", 0 0, L_0x55c9b3e24c40;  1 drivers
L_0x7f8e0d01ede0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9b3e0cfc0_0 .net/2u *"_s0", 0 0, L_0x7f8e0d01ede0;  1 drivers
L_0x55c9b3e24c40 .functor MUXZ 1, L_0x7f8e0d01ede0, o0x7f8e0d06ad68, o0x7f8e0d06ad68, C4<>;
S_0x55c9b3ddeb90 .scope module, "ButtonDebouncer" "ButtonDebouncer" 19 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x55c9b3e24e20 .functor AND 1, v0x55c9b3e0ddc0_0, L_0x55c9b3e24d80, C4<1>, C4<1>;
o0x7f8e0d06af78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e0d910_0 .net "Input", 0 0, o0x7f8e0d06af78;  0 drivers
v0x55c9b3e0d9d0_0 .net "Output", 0 0, L_0x55c9b3e24e20;  1 drivers
v0x55c9b3e0da90_0 .net "VerificationClk", 0 0, v0x55c9b3e0d700_0;  1 drivers
v0x55c9b3e0db90_0 .net *"_s1", 0 0, L_0x55c9b3e24d80;  1 drivers
o0x7f8e0d06ae88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e0dc30_0 .net "clk", 0 0, o0x7f8e0d06ae88;  0 drivers
v0x55c9b3e0dd20_0 .var "prevState", 0 0;
v0x55c9b3e0ddc0_0 .var "state", 0 0;
E_0x55c9b3e0d120 .event posedge, v0x55c9b3e0d700_0;
L_0x55c9b3e24d80 .reduce/nor v0x55c9b3e0dd20_0;
S_0x55c9b3e0d180 .scope module, "verificationCLk" "FrequencyGenerator" 19 15, 11 1 0, S_0x55c9b3ddeb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55c9b3e09210 .param/l "MasterFrequency" 0 11 3, +C4<00000101111101011110000100000000>;
P_0x55c9b3e09250 .param/l "bitsNumber" 0 11 5, +C4<00000000000000000000000000010101>;
P_0x55c9b3e09290 .param/l "frequency" 0 11 4, +C4<00000000000000000000000000110010>;
P_0x55c9b3e092d0 .param/l "limit" 1 11 11, +C4<00000000000111101000010010000000>;
v0x55c9b3e0d620_0 .net "InputCLK", 0 0, o0x7f8e0d06ae88;  alias, 0 drivers
v0x55c9b3e0d700_0 .var "OutputCLK", 0 0;
v0x55c9b3e0d7c0_0 .var "counter", 20 0;
E_0x55c9b3e0d5a0 .event posedge, v0x55c9b3e0d620_0;
S_0x55c9b3dbe570 .scope module, "FrequencyDivider" "FrequencyDivider" 20 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55c9b3d90830 .param/l "bitsNumber" 0 20 2, +C4<00000000000000000000000000010100>;
P_0x55c9b3d90870 .param/l "divider" 0 20 2, +C4<00000000000000000000000001100100>;
o0x7f8e0d06b0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9b3e0df40_0 .net "InputCLK", 0 0, o0x7f8e0d06b0f8;  0 drivers
v0x55c9b3e0e020_0 .var "OutputCLK", 0 0;
v0x55c9b3e0e0e0_0 .var "count", 19 0;
E_0x55c9b3e0dee0 .event posedge, v0x55c9b3e0df40_0;
    .scope S_0x55c9b3df9cf0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 1007, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 2016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 40550, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 34429, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 65184, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 64800, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 35164, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 36890, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 45029, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %pushi/vec4 31727, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3df9ec0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c9b3e00580;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c9b3e00cd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e00be0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55c9b3e00580;
T_2 ;
    %wait E_0x55c9b3e00a70;
    %load/vec4 v0x55c9b3e00cd0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x55c9b3e00cd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c9b3e00cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e00be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c9b3e00cd0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55c9b3e00cd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c9b3e00cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e00be0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e00cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e00be0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c9b3dfd530;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c9b3dfea60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3dfd8d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55c9b3dfd530;
T_4 ;
    %wait E_0x55c9b3dfc1e0;
    %load/vec4 v0x55c9b3dfea60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3dfd8d0_0, 0;
    %load/vec4 v0x55c9b3dfd7f0_0;
    %assign/vec4 v0x55c9b3dfd990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c9b3dfea60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3dfd8d0_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0x55c9b3dfea60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9b3dfea60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c9b3dfd530;
T_5 ;
    %wait E_0x55c9b3dfc160;
    %load/vec4 v0x55c9b3dfdda0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55c9b3dfea60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c9b3dfd7f0_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c9b3dfec40;
T_6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c9b3e003a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3dff0d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55c9b3dfec40;
T_7 ;
    %wait E_0x55c9b3dfef70;
    %load/vec4 v0x55c9b3e003a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3dff0d0_0, 0;
    %load/vec4 v0x55c9b3dfefd0_0;
    %assign/vec4 v0x55c9b3dff190_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c9b3e003a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3dff0d0_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x55c9b3e003a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9b3e003a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c9b3dfec40;
T_8 ;
    %wait E_0x55c9b3dfef10;
    %load/vec4 v0x55c9b3dff5f0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55c9b3e003a0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c9b3dfefd0_0, 4, 5;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c9b3dfbe50;
T_9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c9b3dfd350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3dfc340_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55c9b3dfbe50;
T_10 ;
    %wait E_0x55c9b3dfc1e0;
    %load/vec4 v0x55c9b3dfd350_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3dfc340_0, 0;
    %load/vec4 v0x55c9b3dfc240_0;
    %assign/vec4 v0x55c9b3dfc400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c9b3dfd350_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3dfc340_0, 0;
T_10.2 ;
T_10.1 ;
    %load/vec4 v0x55c9b3dfd350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9b3dfd350_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c9b3dfbe50;
T_11 ;
    %wait E_0x55c9b3dfc160;
    %load/vec4 v0x55c9b3dfc830_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55c9b3dfd350_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c9b3dfc240_0, 4, 5;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c9b3dfba50;
T_12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c9b3e01070_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9b3e01750_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55c9b3e012d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9b3e01470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e01510_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9b3e02090_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9b3e02760_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55c9b3e022b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9b3e02450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e024f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e00fa0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55c9b3dfba50;
T_13 ;
    %wait E_0x55c9b3dfbdf0;
    %load/vec4 v0x55c9b3e01c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55c9b3e01070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %jmp T_13.29;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e01470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e01510_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e01750_0, 0;
    %jmp T_13.29;
T_13.3 ;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x55c9b3e01750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.30, 5;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e01750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e01510_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.31;
T_13.30 ;
    %load/vec4 v0x55c9b3e01750_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e01750_0, 0;
T_13.31 ;
    %jmp T_13.29;
T_13.4 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9b3e01750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.32, 5;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e01750_0, 0;
    %jmp T_13.33;
T_13.32 ;
    %load/vec4 v0x55c9b3e01750_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e01750_0, 0;
T_13.33 ;
    %jmp T_13.29;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e01470_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.6 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.7 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.8 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.9 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.10 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.11 ;
    %load/vec4 v0x55c9b3e01200_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.34, 4;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.35;
T_13.34 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
T_13.35 ;
    %jmp T_13.29;
T_13.12 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.13 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.14 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.15 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.16 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.17 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.18 ;
    %load/vec4 v0x55c9b3e01200_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.36, 4;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
T_13.37 ;
    %jmp T_13.29;
T_13.19 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.20 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.21 ;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.22 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.23 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.24 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.29;
T_13.25 ;
    %load/vec4 v0x55c9b3e01200_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_13.38, 4;
    %load/vec4 v0x55c9b3e01200_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %jmp T_13.41;
T_13.40 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
T_13.41 ;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
T_13.39 ;
    %jmp T_13.29;
T_13.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e012d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e01470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e01510_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x55c9b3e01070_0, 0;
    %jmp T_13.29;
T_13.27 ;
    %jmp T_13.29;
T_13.29 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c9b3dfba50;
T_14 ;
    %wait E_0x55c9b3dfbd90;
    %load/vec4 v0x55c9b3e01c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c9b3e02090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0x55c9b3e01070_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
T_14.17 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e02450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e024f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e02760_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e02450_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e02760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e024f0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %load/vec4 v0x55c9b3e00dd0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %load/vec4 v0x55c9b3e00dd0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %load/vec4 v0x55c9b3e00dd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0x55c9b3e02210_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.19, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
T_14.20 ;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0x55c9b3e02210_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.21, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e00fa0_0, 0;
T_14.21 ;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0x55c9b3e02760_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_14.23, 5;
    %load/vec4 v0x55c9b3e02760_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e02760_0, 0;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c9b3e02760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e00fa0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
T_14.24 ;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c9b3e02090_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55c9b3e022b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e024f0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c9b3dfba50;
T_15 ;
    %wait E_0x55c9b3dfa660;
    %load/vec4 v0x55c9b3e017f0_0;
    %assign/vec4 v0x55c9b3e00dd0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c9b3e04950;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e04de0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c9b3e056a0_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 69656, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e04ea0, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x55c9b3e04950;
T_17 ;
    %wait E_0x55c9b3e04ca0;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_17.0, 5;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 250011, 0, 32;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmpi/u 250021, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %subi 250000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 375021, 0, 32;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmpi/u 375023, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %subi 375000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 687523, 0, 32;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmpi/u 687587, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %subi 687500, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 1000087, 0, 32;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0x55c9b3e05780_0;
    %pad/u 32;
    %subi 1000000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e04de0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55c9b3e056a0_0, 0;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c9b3e03e60;
T_18 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55c9b3e04610_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e04700_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55c9b3e03e60;
T_19 ;
    %wait E_0x55c9b3e043f0;
    %load/vec4 v0x55c9b3e047c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55c9b3e04610_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e04700_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55c9b3e04700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55c9b3e04610_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9b3e04700_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55c9b3e04610_0;
    %pad/u 65;
    %cmpi/e 1000104, 0, 65;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 1000104, 0, 25;
    %store/vec4 v0x55c9b3e04610_0, 0, 25;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55c9b3e04610_0;
    %addi 1, 0, 25;
    %store/vec4 v0x55c9b3e04610_0, 0, 25;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c9b3e05c80;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9b3e06780_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c9b3e06490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e06650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e06820_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55c9b3e05c80;
T_21 ;
    %wait E_0x55c9b3e05eb0;
    %load/vec4 v0x55c9b3e06490_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e06650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e06780_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55c9b3e06490_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e06650_0, 0;
    %load/vec4 v0x55c9b3e06820_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %pad/s 1;
    %assign/vec4 v0x55c9b3e06780_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55c9b3e06490_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e06820_0, 0;
T_21.6 ;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x55c9b3e06490_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c9b3e06490_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55c9b3dfa810;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9b3dfaba0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x55c9b3dfa810;
T_23 ;
    %wait E_0x55c9b3dfaa60;
    %load/vec4 v0x55c9b3dfaba0_0;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_23.0, 5;
    %pushi/vec4 536842239, 0, 32;
    %store/vec4 v0x55c9b3dfac60_0, 0, 32;
    %load/vec4 v0x55c9b3dfaba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9b3dfaba0_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55c9b3dfaba0_0;
    %cmpi/u 200000, 0, 32;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 2415861759, 0, 32;
    %store/vec4 v0x55c9b3dfac60_0, 0, 32;
    %load/vec4 v0x55c9b3dfaba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9b3dfaba0_0, 0, 32;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9b3dfaba0_0, 0, 32;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55c9b3dfa490;
T_24 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c9b3dfb850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9b3dfadb0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x55c9b3dfa490;
T_25 ;
    %wait E_0x55c9b3dfa7b0;
    %load/vec4 v0x55c9b3dfb850_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3dfb0f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55c9b3dfb850_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3dfb0f0_0, 0;
T_25.2 ;
T_25.1 ;
    %load/vec4 v0x55c9b3dfb850_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c9b3dfb850_0, 0, 5;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c9b3dfa490;
T_26 ;
    %wait E_0x55c9b3dfa750;
    %load/vec4 v0x55c9b3dfb1e0_0;
    %assign/vec4 v0x55c9b3dfadb0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55c9b3d7e880;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e08c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0af70_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0af70_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0add0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9b3e0b1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9b3e0b770_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9b3e0ae90_0, 0, 10;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0b050_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0b410_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0b5d0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55c9b3e0b990_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0b2b0_0, 0, 1;
    %pushi/vec4 40, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 2902, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 2904, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 7040, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 7042, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 9408, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 9410, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 10300, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 10302, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 68636, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 3102, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 183006, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 183008, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %pushi/vec4 265372, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e0ac50, 4, 0;
    %vpi_call 3 120 "$readmemh", "VideoData.mem", v0x55c9b3e0a230 {0 0 0};
    %vpi_call 3 121 "$readmemb", "InitialPosition.mem", v0x55c9b3e0a190 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c9b3e098b0_0, 0, 4;
    %pushi/vec4 20, 0, 24;
    %store/vec4 v0x55c9b3e08f00_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9b3e0a590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9b3e0a750_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c9b3e0a670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c9b3e0a830_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c9b3e0a4b0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0a370_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c9b3e08d90_0, 0, 10;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9b3e084d0, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x55c9b3d7e880;
T_28 ;
    %wait E_0x55c9b3dfaa60;
    %load/vec4 v0x55c9b3e08d90_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_28.0, 5;
    %load/vec4 v0x55c9b3e0af70_0;
    %assign/vec4 v0x55c9b3e08f00_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55c9b3e08d90_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_28.2, 5;
    %load/vec4 v0x55c9b3e0b4f0_0;
    %assign/vec4 v0x55c9b3e08f00_0, 0;
T_28.2 ;
T_28.1 ;
    %load/vec4 v0x55c9b3e0b350_0;
    %load/vec4 v0x55c9b3e0b130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/getv 4, v0x55c9b3e0ae90_0;
    %load/vec4a v0x55c9b3e0a9f0, 4;
    %assign/vec4 v0x55c9b3e0b1f0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9b3e0b1f0_0, 0;
T_28.5 ;
    %load/vec4 v0x55c9b3e0b8d0_0;
    %load/vec4 v0x55c9b3e0b6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %ix/getv 4, v0x55c9b3e0ae90_0;
    %load/vec4a v0x55c9b3e0ab90, 4;
    %assign/vec4 v0x55c9b3e0b770_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9b3e0b770_0, 0;
T_28.7 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c9b3d7e880;
T_29 ;
    %wait E_0x55c9b3de28e0;
    %load/vec4 v0x55c9b3e0add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e08c50_0, 0;
T_29.0 ;
    %load/vec4 v0x55c9b3e08e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55c9b3e08c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x55c9b3e08d90_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_29.6, 5;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c9b3e08fd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55c9b3e08d90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55c9b3e0ad10_0;
    %load/vec4 v0x55c9b3e08d90_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9b3e0a9f0, 0, 4;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x55c9b3e08d90_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_29.8, 5;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c9b3e08fd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55c9b3e08d90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55c9b3e0ad10_0;
    %load/vec4 v0x55c9b3e08d90_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9b3e0ab90, 0, 4;
T_29.8 ;
T_29.7 ;
T_29.4 ;
    %load/vec4 v0x55c9b3e08d90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e08d90_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55c9b3d7e880;
T_30 ;
    %wait E_0x55c9b3dfaa60;
    %load/vec4 v0x55c9b3e0a910_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e0ac50, 4;
    %assign/vec4 v0x55c9b3e0b050_0, 0;
    %load/vec4 v0x55c9b3e0a910_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e0ac50, 4;
    %assign/vec4 v0x55c9b3e0b410_0, 0;
    %load/vec4 v0x55c9b3e0a910_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55c9b3e0b350_0, 0;
    %load/vec4 v0x55c9b3e0a910_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55c9b3e0b2b0_0, 0;
    %load/vec4 v0x55c9b3e0aab0_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e0ac50, 4;
    %assign/vec4 v0x55c9b3e0b5d0_0, 0;
    %load/vec4 v0x55c9b3e0aab0_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e0ac50, 4;
    %assign/vec4 v0x55c9b3e0b990_0, 0;
    %load/vec4 v0x55c9b3e0aab0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55c9b3e0b8d0_0, 0;
    %load/vec4 v0x55c9b3e0aab0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55c9b3e0b830_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55c9b3d7e880;
T_31 ;
    %wait E_0x55c9b3ccd1d0;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0ad10_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0ad10_0, 0;
T_31.4 ;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0add0_0, 0;
    %load/vec4 v0x55c9b3e0ae90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e0ae90_0, 0;
    %load/vec4 v0x55c9b3e0b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x55c9b3e0af70_0;
    %load/vec4 v0x55c9b3e0b410_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9b3e0b050_0;
    %load/vec4 v0x55c9b3e0af70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x55c9b3e0af70_0;
    %load/vec4 v0x55c9b3e0b410_0;
    %cmp/e;
    %jmp/0xz  T_31.10, 4;
    %load/vec4 v0x55c9b3e0b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55c9b3e0b050_0;
    %assign/vec4 v0x55c9b3e0af70_0, 0;
    %jmp T_31.13;
T_31.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0b130_0, 0;
T_31.13 ;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x55c9b3e0af70_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x55c9b3e0af70_0, 0;
T_31.11 ;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x55c9b3e0b050_0;
    %assign/vec4 v0x55c9b3e0af70_0, 0;
T_31.9 ;
    %jmp T_31.7;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0b130_0, 0;
    %load/vec4 v0x55c9b3e0b050_0;
    %assign/vec4 v0x55c9b3e0af70_0, 0;
T_31.7 ;
    %load/vec4 v0x55c9b3e0b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %load/vec4 v0x55c9b3e0b4f0_0;
    %load/vec4 v0x55c9b3e0b990_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9b3e0b5d0_0;
    %load/vec4 v0x55c9b3e0b4f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0x55c9b3e0b4f0_0;
    %load/vec4 v0x55c9b3e0b990_0;
    %cmp/e;
    %jmp/0xz  T_31.18, 4;
    %load/vec4 v0x55c9b3e0b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v0x55c9b3e0b5d0_0;
    %assign/vec4 v0x55c9b3e0b4f0_0, 0;
    %jmp T_31.21;
T_31.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0b6b0_0, 0;
T_31.21 ;
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x55c9b3e0b4f0_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x55c9b3e0b4f0_0, 0;
T_31.19 ;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v0x55c9b3e0b5d0_0;
    %assign/vec4 v0x55c9b3e0b4f0_0, 0;
T_31.17 ;
    %jmp T_31.15;
T_31.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0b6b0_0, 0;
    %load/vec4 v0x55c9b3e0b5d0_0;
    %assign/vec4 v0x55c9b3e0b4f0_0, 0;
T_31.15 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55c9b3e0ae90_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_31.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0add0_0, 0;
    %load/vec4 v0x55c9b3e0ae90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e0ae90_0, 0;
    %jmp T_31.23;
T_31.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0add0_0, 0;
    %load/vec4 v0x55c9b3e0ae90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c9b3e0ae90_0, 0;
T_31.23 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55c9b3d7e880;
T_32 ;
    %wait E_0x55c9b3ccd3b0;
    %load/vec4 v0x55c9b3e0a2d0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e0a230, 4;
    %assign/vec4 v0x55c9b3e098b0_0, 0;
    %load/vec4 v0x55c9b3e0a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x55c9b3e0a590_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e084d0, 4;
    %pad/u 4;
    %assign/vec4 v0x55c9b3e0a590_0, 0;
    %load/vec4 v0x55c9b3e0a670_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_32.2, 5;
    %load/vec4 v0x55c9b3e0a670_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c9b3e0a670_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e0a670_0, 0;
    %load/vec4 v0x55c9b3e0a750_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9b3e084d0, 4;
    %pad/u 4;
    %assign/vec4 v0x55c9b3e0a750_0, 0;
    %load/vec4 v0x55c9b3e0a830_0;
    %pad/u 32;
    %cmpi/u 175, 0, 32;
    %jmp/0xz  T_32.4, 5;
    %load/vec4 v0x55c9b3e0a830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c9b3e0a830_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c9b3e0a830_0, 0;
T_32.5 ;
T_32.3 ;
    %load/vec4 v0x55c9b3e0a590_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x55c9b3e0a750_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v0x55c9b3e0a4b0_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_32.10, 5;
    %load/vec4 v0x55c9b3e0a4b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c9b3e0a4b0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c9b3e0a4b0_0, 0;
T_32.11 ;
    %jmp T_32.9;
T_32.8 ;
    %load/vec4 v0x55c9b3e0a670_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_32.12, 5;
    %load/vec4 v0x55c9b3e0a4b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c9b3e0a4b0_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x55c9b3e0a4b0_0;
    %subi 19, 0, 9;
    %assign/vec4 v0x55c9b3e0a4b0_0, 0;
T_32.13 ;
T_32.9 ;
T_32.6 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0a370_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55c9b3d7e880;
T_33 ;
    %wait E_0x55c9b3dfaa60;
    %load/vec4 v0x55c9b3e09ee0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55c9b3e09ee0_0;
    %parti/s 9, 5, 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9b3e0a190, 0, 4;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55c9b3d7d3a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0ca20_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55c9b3d7d3a0;
T_35 ;
    %load/vec4 v0x55c9b3e0ca20_0;
    %inv;
    %store/vec4 v0x55c9b3e0cae0_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55c9b3e0cae0_0;
    %store/vec4 v0x55c9b3e0ca20_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55c9b3d7d3a0;
T_36 ;
    %fork t_1, S_0x55c9b3dc5560;
    %jmp t_0;
    .scope S_0x55c9b3dc5560;
t_1 ;
    %vpi_call 2 27 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55c9b3d7e880 {0 0 0};
    %delay 3408248832, 558;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .scope S_0x55c9b3d7d3a0;
t_0 %join;
    %end;
    .thread T_36;
    .scope S_0x55c9b3e0d180;
T_37 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55c9b3e0d7c0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0d700_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x55c9b3e0d180;
T_38 ;
    %wait E_0x55c9b3e0d5a0;
    %load/vec4 v0x55c9b3e0d7c0_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_38.0, 5;
    %load/vec4 v0x55c9b3e0d7c0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55c9b3e0d7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9b3e0d700_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55c9b3e0d7c0_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_38.2, 5;
    %load/vec4 v0x55c9b3e0d7c0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55c9b3e0d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0d700_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x55c9b3e0d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9b3e0d700_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55c9b3ddeb90;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0ddc0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x55c9b3ddeb90;
T_40 ;
    %wait E_0x55c9b3e0d120;
    %load/vec4 v0x55c9b3e0ddc0_0;
    %store/vec4 v0x55c9b3e0dd20_0, 0, 1;
    %load/vec4 v0x55c9b3e0d910_0;
    %store/vec4 v0x55c9b3e0ddc0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55c9b3dbe570;
T_41 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55c9b3e0e0e0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0e020_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x55c9b3dbe570;
T_42 ;
    %wait E_0x55c9b3e0dee0;
    %load/vec4 v0x55c9b3e0e0e0_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55c9b3e0e0e0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9b3e0e020_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55c9b3e0e0e0_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x55c9b3e0e0e0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55c9b3e0e0e0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9b3e0e020_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55c9b3e0e0e0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55c9b3e0e0e0_0, 0, 20;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid_TB.v";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/utilities/StereoSignedAdder.v";
    "Hardware/utilities/simulationResources/AudVid_ClockManager.v";
    "Hardware/Peripheral_AudVid/ColorDecoder.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "Hardware/utilities/FrequencyGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "Hardware/utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/utilities/simulationResources/BUF.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "Hardware/utilities/simulationResources/BUFG.v";
    "Hardware/utilities/simulationResources/BUFGCE.v";
    "Hardware/utilities/ButtonDebouncer.v";
    "Hardware/utilities/FrequencyDivider.v";
