[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM8L101F3U6TR production of ST MICROELECTRONICS from the text:This is information on a product in full production. May 2017 DocID15275 Rev 16 1/88STM8L101x1 STM8L101x2 \nSTM8L101x3\n8-bit ultra-low power microcontrolle r with up to 8 Kbytes Flash, \nmultifunction time rs, comparators, USART, SPI, I2C\nDatasheet - production data\nFeatures\n•Main microcontroller features\n– Supply voltage range 1.65 V to 3.6 V– Low power consumption (Halt: 0.3 µA, \nActive-halt: 0.8 µA, Dynamic Run: 150 µA/MHz) \n– STM8 Core with up to 16 CISC MIPS \nthroughput\n– Temp. range: -40 to 85 °C and 125 °C\n•Memories\n– Up to 8 Kbytes of Flash program including \nup to 2 Kbytes of data EEPROM\n– Error correction code (ECC) \n– Flexible write and read protection modes– In-application and in -circuit programming\n– Data EEPROM capability\n– 1.5 Kbytes of static RAM\n•Clock management\n– Internal 16 MHz RC with fast wakeup time \n(typ. 4 µs)\n– Internal low consumption 38 kHz RC \ndriving both the IWDG and the AWU\n•Reset and supply management\n– Ultra-low power POR/PDR\n– Three low-power modes: Wait, Active-halt, \nHalt\n•Interrupt management\n– Nested interrupt cont roller with software \npriority control\n– Up to 29 external interrupt sources\n•I/Os\n– Up to 30 I/Os, all mappable on external \ninterrupt vectors\n– I/Os with programmable input pull-ups, high \nsink/source capability and one LED driver \ninfrared output•Peripherals\n– Two 16-bit general purpose timers (TIM2 \nand TIM3) with up and down counter and 2 channels (used as IC, OC, PWM)\n– One 8-bit timer (TIM4) with 7-bit prescaler– Infrared remote control (IR)\n– Independent watchdog\n– Auto-wakeup unit– Beeper timer with 1, 2 or 4 kHz frequencies\n– SPI synchronous serial interface \n– Fast I2C Multimaster/slave 400 kHz– USART with fractional baud rate generator\n– 2 comparators with 4 inputs each\n•Development support\n– Hardware single wire interface module \n(SWIM) for fast on-chip programming and non intrusive debugging\n– In-circuit emulation (ICE)\n•96-bit unique ID\n          \nTable 1. Device summary\nReference Part numbers\nSTM8L101x1 STM8L101F1\nSTM8L101x2 STM8L101F2, STM8L101G2\nSTM8L101x3STM8L101F3, STM8L101G3, \nSTM8L101K3UFQFPN20UFQFPN32\nTSSOP20  5 x 5 mm\nLQFP32\n7x7 mmUFQFPN28\n4 x 4 mm\n3 x 3 mm\n 6.5 x 6.4 mm\nwww.st.com\nContents STM8L101x1 STM8L101x2 STM8L101x3\n2/88 DocID15275 Rev 16Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3 Product overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3.1 Central processing unit STM8  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n3.2 Development tools  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n3.3 Single wire data interface (SWIM) and debug module . . . . . . . . . . . . . . . .11\n3.4 Interrupt controller  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .113.5 Memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.6 Low power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.7 Voltage regulators  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123.8 Clock control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.9 Independent watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.10 Auto-wakeup counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133.11 General purpose and basic timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.12 Beeper  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.13 Infrared (IR) interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133.14 Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133.15 USART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.16 SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.17 I²C  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n4 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n5 Memory and register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n6 Interrupt vector mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n7 Option bytes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n8 Unique ID  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nDocID15275 Rev 16 3/88STM8L101x1 STM8L101x2 STM8L101x3 Contents\n49 Electrical parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 379.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n9.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n9.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n9.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n9.3.2 Power-up / power-down operating conditions   . . . . . . . . . . . . . . . . . . . . 41\n9.3.3 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419.3.4 Clock and timing characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n9.3.5 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n9.3.6 I/O port pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 489.3.7 Communication interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\n9.3.8 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\n9.3.9 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n9.4 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n10 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n10.1 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n10.2 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6710.3 UFQFPN28 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n10.4 UFQFPN20 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n10.5 TSSOP20 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n11 Device ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n12 STM8 development tools  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n12.1 Emulation and in-circuit debugging tools  . . . . . . . . . . . . . . . . . . . . . . . . . 80\n12.2 Software tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n12.2.1 STM8 toolset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n12.2.2 C and assembly toolchains  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n12.3 Programming tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nContents STM8L101x1 STM8L101x2 STM8L101x3\n4/88 DocID15275 Rev 1613 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nDocID15275 Rev 16 5/88STM8L101x1 STM8L101x2 STM8L101x3 List of tables\n5List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM8L101xx device feature summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9Table 3. Legend/abbreviation for table 4  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 20\nTable 4. STM8L101xx pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nTable 5. Flash and RAM boundary addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 6. I/O Port hardware register map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nTable 7. General hardware register map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\nTable 8. CPU/SWIM/debug module/interrupt controller registers.  . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 9. Interrupt mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 32\nTable 10. Option bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 34\nTable 11. Option byte description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 34\nTable 12. Unique ID registers (96 bits) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 13. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 14. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 15. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 39\nTable 16. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 40\nTable 17. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41Table 18. Total current consumption in Run mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nTable 19. Total current consumption in Wait mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43Table 20. Total current consumption and ti ming in Halt and Active-halt mode at  \nVDD = 1.65 V to 3.6 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 4\nTable 21. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 45\nTable 22. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 23. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 24. RAM and hardware registers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 47\nTable 25. Flash program memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 26. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 48\nTable 27. Output driving current (High sink ports)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51\nTable 28. Output driving current (true open drain ports). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 29. Output driving current (PA0 wi th high sink LED driver capability). . . . . . . . . . . . . . . . . . . . 51\nTable 30. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 53\nTable 31. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 32. I2C characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 33. Comparator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 34. EMS data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 60\nTable 35. EMI data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 36. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 37. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 62\nTable 38. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 63\nTable 39. UFQFPN32 - 32-lead ultra thin fine pitch quad flat no-lead package (5 x 5),  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 40. LQFP32- 32-pin low profile quad flat package  (7x7), package mechanical data . . . . . . . . 68\nTable 41. UFQFPN28 - 28-lead ultra thin fine pitch quad flat no-lead package (4 x 4),  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 42. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm  pitch, ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 43. TSSOP20 - 20-lead thin shrink small package me chanical data . . . . . . . . . . . . . . . . . . . . 76\nTable 44. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nList of figures STM8L101x1 STM8L101x2 STM8L101x3\n6/88 DocID15275 Rev 16List of figures\nFigure 1. STM8L101xx device block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nFigure 2. Standard 20-pin UFQFPN package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nFigure 3. 20-pin UFQFPN packag e pinout for STM8L101F1U6ATR,  \nSTM8L101F2U6ATR and STM8L101F3U6ATR part numbers.  . . . . . . . . . . . . . . . . . . . . . 16\nFigure 4. 20-pin TSSOP package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  17\nFigure 5. Standard 28-pin UFQFPN package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 6. 28-pin UFQFPN package pinout for STM8L101G3U6ATR and  \nSTM8L101G2U6ATR part numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 7. 32-pin package pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 8. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 9. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nFigure 10. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nFigure 11. IDD(RUN) vs. VDD, fCPU = 2 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42Figure 12. IDD(RUN) vs. VDD, fCPU = 16 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42Figure 13. IDD(WAIT) vs. VDD, fCPU = 2 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43Figure 14. IDD(WAIT) vs. VDD, fCPU = 16 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43Figure 15. Typ. IDD(Halt) vs. VDD,  fCPU = 2 MHz and 16 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44Figure 16. Typical HSI frequency vs. V\nDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nFigure 17. Typical HSI accuracy vs. temperature, VDD = 3 V  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nFigure 18. Typical HSI accuracy vs. temperature, VDD = 1.65  V to 3.6 V. . . . . . . . . . . . . . . . . . . . . . 46\nFigure 19. Typical LSI RC frequency vs. VD D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\nFigure 20. Typical VIL and VIH vs. VDD (High sink I/Os)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49Figure 21. Typical VIL and VIH vs. VDD (true open drain I/Os). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50Figure 22. Typical pull-up resistance R\nPU vs. VDD with VIN=VSS. . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nFigure 23. Typical pull-up current IPU vs. VDD with VIN=VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nFigure 24. Typ. VOL at VDD = 3.0 V (High sink ports)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Figure 25. Typ. VOL at VDD = 1.8 V (High sink ports)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Figure 26. Typ. VOL at VDD = 3.0 V (true open drain ports) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 27. Typ. VOL at VDD = 1.8 V (true open drain ports) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 28. Typ. VDD - VOH at VDD = 3.0 V (High sink ports) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Figure 29. Typ. VDD - VOH at VDD = 1.8 V (High sink ports) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Figure 30. Typical NRST pull-up resistance R\nPU vs. VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 31. Typical NRST pull-up current Ipu vs. VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 32. Recommended NRST pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 33. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56Figure 34. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 35. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 36. Typical application with I2C bus and timing diagram  1) . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 37. UFQFPN32 - 32-lead ultra thin fine pitch qu ad flat no-lead package outline (5 x 5). . . . . . 64\nFigure 38. UFQFPN32 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65Figure 39. UFQFPN32 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nFigure 40. LQFP32 - 32-pin low profile quad flat package ou tline (7 x 7) . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 41. LQFP32 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFigure 42. LQFP32 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFigure 43. UFQFPN28 - 28-lead ultra thin fine pitch quad flat no-lead package outline (4 x 4 mm) . . 70\nFigure 44. UFQFPN28 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71Figure 45. UFQFPN28 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nFigure 46. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat  \nDocID15275 Rev 16 7/88STM8L101x1 STM8L101x2 STM8L101x3 List of figures\n7package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nFigure 47. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nFigure 48. UFQFPN20 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 49. TSSOP20 - 20-lead thin shrink small package outlin e  . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nFigure 50. TSSOP20 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7\nFigure 51. TSSOP20 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 52. STM8L101xx ordering information scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nIntroduction STM8L101x1 STM8L101x2 STM8L101x3\n8/88 DocID15275 Rev 161 Introduction\nThis datasheet provides the STM8L101x 1 STM8L101x2 STM8L101x3 pinout, ordering \ninformation, mechanical and electrical device characteristics.\nFor complete information on the STM8L101x1 STM8L101x2 STM8L101x3 microcontroller \nmemory, registers and peripherals, please refer to the STM8L reference manual.\nThe STM8L101x1 STM8L101x2 STM8L101x3devices are members of the STM8L low-\npower 8-bit family. They are\nreferred to as low-density devices in the STM8L101x1 STM8L101x2 STM8L101x3 \nmicrocontroller family reference manual (RM0013) and in the STM8L Flash programming \nmanual (PM0054).\nAll devices of the SM8L product line provide the following benefits:\n• Reduced system cost\n– Up to 8 Kbytes of low-density embedded Flash program memory including up to  \n2 Kbytes of data EEPROM\n– High system integration level with internal clock oscillators and watchdogs.\n– Smaller battery and cheaper power supplies.\n• Low power consumption and advanced features\n– Up to 16 MIPS at 16 MHz CPU clock frequency– Less than 150 µA/MH, 0.8 µA in Active-halt mode, and 0.3 µA in Halt mode– Clock gated system and optimized power management\n•\n Short development cycles\n– Application scalability acro ss a common family prod uct architecture with \ncompatible pinout, memory map and modular peripherals.\n– Full documentation and a wide choice of development tools\n•  Product longevity\n– Advanced core and peripherals made  in a state-of-the art technology\n– Product family operating from 1.65 V to 3.6 V supply.\nDocID15275 Rev 16 9/88STM8L101x1 STM8L101x2 STM8L101x3 Description\n222 Description\nThe STM8L101x1 STM8L101x2 STM8L101x3 low- power family features the enhanced \nSTM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while \nmaintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations. \nThe family includes an integrated debug modu le with a hardware in terface (SWIM) which \nallows non-intrusive in-application debugging and ultrafast Flash programming.\nAll STM8L101xx microcontrollers feature low power low-voltage single-supply program Flash memory. The 8-Kbyte devices embed data EEPROM.\nThe STM8L101xx low power family is based on a generic set of state-of-the-art peripherals. \nThe modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller fam ilies including 32-bit families. This makes any transition to a \ndifferent family very easy, and simplified even more by the use of a common set of \ndevelopment tools.\nAll STM8L low power products are based on the same architecture with the same memory mapping and a coherent pinout. \n          Table 2. STM8L101xx device feature summary\nFeatures STM8L101xx\nFlash2 Kbytes of Flash program \nmemory4 Kbytes of Flash program \nmemory8 Kbytes of Flash program \nmemory including up to \n2 Kbytes of Data EEPROM\nRAM 1.5 Kbytes\nPeripheral functionsIndependent watchdog (IWDG), Auto-wakeup unit (AWU), Beep, \nSerial peripheral interface (SPI),  Inter-integrated circuit (I²C), \nUniversal synchronous / asynchronou s receiver / transmitter (USART), \n2 comparators, Infr ared (IR) interface\nTimers Two 16-bit timers, one 8-bit timer\nOperating voltage 1.65 to 3.6 V\nOperating temperature -40 to +85 °C-40 to +85 °C or \n-40 to +125 °C\nPackages UFQFPN20 3x3UFQFPN28 4x 4\nUFQFPN20 3x3\nTSSOP20 4.4 x 6.4 UFQFPN28 4x4\nUFQFPN20 3x3\nUFQFPN32\nLQFP32\nProduct overview STM8L101x1 STM8L101x2 STM8L101x3\n10/88 DocID15275 Rev 163 Product overview\nFigure 1. STM8L101xx  device block diagram \nLegend:\nAWU: Auto-wakeup unit  \nInt. RC: internal RC oscillator  \nI²C: Inter-integrated circuit multimaster interface  \nPOR/PDR: Power on reset / power down reset  \nSPI: Serial peripheral interface  \nSWIM: Single wire interface module  \nUSART: Universal synchronous / as ynchronous receiver / transmitter  \nIWDG: Independent watchdog06\x16\x15\x19\x14\x139\x14\x14\x19\x030+]\x03LQW\x035&\x03\x03 &ORFN\nFRQWUROOHU\n&ORFNV\n$:8\n%HHSHU\n$GGUHVV\x03DQG\x03GDWD\x03EXV\x16\x1b\x03N+]\x03LQW\x035&\x03\x03\n\'HEXJ\x03PRGXOH\n,ð&\x14\n63,86$578S\x03WR\x03\x1b\x03.E\\WHV\n)ODVK\x03PHPRU\\\nFRQWUROOHU\x14\x11\x18\x03.E\\WHVWR\x03FRUH\x03DQG\nSHULSKHUDOV\n,:\'*\x03\x03\x14\x19\x10ELW\x037LPHU\x03\x15\x0b6:,0\x0c1HVWHG\x03LQWHUUXSW\nXS\x03WR\x03\x15\x1c\x03H[WHUQDO\x03\x03\nPXOWLPDVWHU\n\x1b\x10ELW\x037LPHU\x03\x1765$0LQWHUUXSWV\x0bLQFOXGLQJ\nXS\x03WR\x03\x15\x03.E\\WHV\nGDWD\x03((3520\x0c3RZHU\n9ROW\x11\x03UHJ\x11\n1567\n325\x123\'55HVHW\n&203\x14\n&203\x153RUW\x03$\n3RUW\x03%\n3RUW\x03&\n3RUW\x03\'5;\x0f\x037;\x0f\x03&.\n6\'$\x0f\x036&/\n3$>\x19\x1d\x13@\n3%>\x1a\x1d\x13@\n3&>\x19\x1d\x13@\n3\'>\x1a\x1d\x13@026,\x0f\x030,62\x0f\x03\x03\n6&.\x0f\x03166\n%((36:,0\n&203\x14B&+>\x17\x1d\x14@\n&203B5(),QIUDUHG\x03LQWHUIDFH ,5B7,0\n\x14\x19\x10ELW\x037LPHU\x03\x167,0\x15B&+>\x15\x1d\x14@\n7,0\x16B&+>\x15\x1d\x14@7,0\x15B75,*\n7,0\x16B75,*\n&203\x15B&+>\x17\x1d\x14@9\'\'\x14\x1b#\x039\'\'\n670\x1b\n&RUH\nXS\x03WR\x03\x14\x19\x030+]9\'\'\x03 \x03\x14\x11\x19\x189\x03WR\x03\x16\x11\x199\n966\nDocID15275 Rev 16 11/88STM8L101x1 STM8L101x2 STM8L101x3 Product overview\n223.1 Central proc essing unit STM8\nThe 8-bit STM8 core is designed for code efficiency and performance.\nIt features 21 internal registers, 20 addressing modes including indexed, indirect and \nrelative addressing, and 80 instructions.\n3.2 Development tools\nDevelopment tools for the STM8 microcontrollers include:\n• The STice emulation system offeri ng tracing and code profiling\n• The STVD high-level language debugger including C compiler, assembler and \nintegrated development environment\n• The STVP Flash programming software\nThe STM8 also comes with starter kits, ev aluation boards and low-cost in-circuit \ndebugging/programming tools.\n3.3 Single wire data interface (SWIM) and debug module\nThe debug module with its single wire data inte rface (SWIM) permits non-intrusive real-time \nin-circuit debugging and fast memory programming. \nThe Single wire interface is used for direct  access to the debugging module and memory \nprogramming. The interface can be acti vated in all device operation modes.\nThe non-intrusive debugging module features a performance close to a full-featured \nemulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.\n3.4 Interrupt controller\nThe STM8L101xx features a nested vectored interrupt controller:\n• Nested interrupts with 3 software priority levels\n• 26 interrupt vectors with hardware priority\n• Up to 29 external interrupt sources on 10 vectors\n• Trap and reset interrupts.\nProduct overview STM8L101x1 STM8L101x2 STM8L101x3\n12/88 DocID15275 Rev 163.5 Memory\nThe STM8L101xx devices have the following main features:\n• 1.5 Kbytes of RAM\n• The EEPROM is divided into two memory arrays (see the STM8L reference manual for \ndetails on the memory mapping): \n– Up to 8 Kbytes of low-density embedded Flash program including up to 2 Kbytes \nof data EEPROM. Data EEPROM and Flas h program areas can be write protected \nindependently by using the memory access security mechanism (MASS).\n– 64 option bytes (one block) of which 5 bytes are already used for the device.\nError correction code is implemented on the EEPROM.\n3.6 Low power modes\nTo minimize power consumption, the pr oduct features three low power modes:\n• Wait mode: CPU clock stopped, select ed peripherals at full clock speed.\n• Active-halt mode: CPU and peripheral clocks are stopped. The programmable wakeup \ntime is controlled by the AWU unit.\n• Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. \nThe RAM content is preserved. Wakeup is triggered by an external interrupt.\n3.7 Voltage regulators\nThe STM8L101xx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals. \nThis regulator has two different modes: main voltage regulator mode  (MVR) and low power \nvoltage regulator mode (LPVR). When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.\n3.8 Clock control\nThe STM8L101xx embeds a robust clock controlle r. It is used to distribute the system clock \nto the core and the peripherals and to manage clock gating for low power modes. This system clock is a 16-MHz High Speed Inte rnal RC oscillator (HSI RC), followed by a \nprogrammable prescaler.\nIn addition, a 38  kHz low speed internal RC oscillator is  used by the in dependent watchdog \n(IWDG) and Auto-wakeup unit (AWU).\n3.9 Independent watchdog\nThe independent watchdog (IWDG) peripheral can be used to resolve processor malfunctions due to hardware or software failures. \nIt is clocked by the 38  kHz LSI internal RC clock source, and thus stays active even in case \nof a CPU clock failure.\nDocID15275 Rev 16 13/88STM8L101x1 STM8L101x2 STM8L101x3 Product overview\n223.10 Auto-wakeup counter\nThe auto-wakeup (AWU) counter is used to wakeup the device from Active-halt mode.\n3.11 General purpose and basic timers\nSTM8L101xx devices contain two 16-bit genera l purpose timers (TIM2 and TIM3) and one \n8-bit basic timer (TIM4).\n16-bit general purpose timers\nThe 16-bit timers consist of 16-bit up/down auto-reload counters driven by a programmable \nprescaler. They perform a wide range of functions, including:\n• Time base generation\n• Measuring the pulse lengths of input signals (input capture)\n• Generating output waveforms (output compare, PWM and One pulse mode)\n• Interrupt capability on various events (capt ure, compare, overfl ow, break, trigger)\n8-bit basic timer\nThe 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable \nprescaler. It can be used for timebase gene ration with interrupt generation on timer \noverflow.\n3.12 Beeper\nThe STM8L101xx devices include a beeper function used to generate a beep signal in the range of 1, 2 or 4 kHz when the LSI clock is operating at a frequency of 38\n kHz.\n3.13 Infrared (IR) interface\nThe STM8L101xx devices contain an infrared interface which can be used with an IR LED \nfor remote control functions. Two timer outp ut compare channels are used to generate the \ninfrared remote control signals.\n3.14 Comparators\nThe STM8L101xx features two zero-crossing comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal (comparison with ground) or external (comparison to a reference pin voltage).\nEach comparator is connected to 4 channels, which can be used to generate interrupt, timer input capture or timer break. Th eir polarity can be inverted.\nProduct overview STM8L101x1 STM8L101x2 STM8L101x3\n14/88 DocID15275 Rev 163.15 USART\nThe USART interface (USART) allows full duplex, asynchronous communications with \nexternal devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.\n3.16 SPI\nThe serial peripheral interface (SPI) provides half/ full duplex synchronous serial communication with external devices. It can be configured as the master and in this case it provides the communication clock (SCK) to th e external slave devic e. The interface can \nalso operate in multi-master configuration.\n3.17 I²C\nThe inter-integrated circuit ( I2C) bus interface is designed to serve as an interface between \nthe microcontroller and the serial I2C bus. It provides multi-master  capability, and controls all \nI²C bus-specific sequencing, protocol, arbitrat ion and timing. It manages standard and fast \nspeed modes.\nDocID15275 Rev 16 15/88STM8L101x1 STM8L101x2 STM8L101x3 Pin description\n224 Pin description\nFigure 2. Standard 20-pin UFQFPN package pinout \n1. HS corresponds to 20 mA hi gh sink/source capability.\n2. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).\nNote: The COMP_REF pin is not available in th is standard 20-pin UFQFPN package. It is \navailable on Port A6 in the Figure  3: 20-pin UFQFPN package pinout for \nSTM8L101F1U6ATR, STM8L101F2U6ATR and STM8L101F3U6ATR part numbers .06\x16\x15\x19\x14\x149\x14\x14\x15\x14\x1a\x03\x03\n\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x1a\x1b\x1c\x14 \x13\x14\x14\x14\x16\x14\x17\x14\x18\x14\x19 \x15\x13\x03\x03\x14\x1c\x03\x03\x14\x1b\x03\x03\n3%\x17\x03\x0b+6\x0c\x03\x033%\x18\x03\x0b+6\x0c\x03\x033%\x19\x03\x0b+6\x0c3%\x1a\x03\x0b+6\x0c3&\x133&\x143\'\x13\x03\x0b+6\x0c\n3%\x13\x03\x0b+6\x0c\x03\x03\n3%\x14\x03\x0b+6\x0c\x03\x03\n3%\x15\x03\x0b+6\x0c\x03\x03\n3%\x16\x03\x0b+6\x0c\x03\x033$\x16\x03\x0b+6\x0c3$\x15\x03\x0b+6\x0c1567\x03\x12\x033$\x14\x03\x0b+6\x0c\n966\n9\'\'\n3&\x15\x03\x0b+6\x0c3&\x16\x03\x0b+6\x0c3&\x17\x03\x0b+6\x0c3$\x13\x03\x0b+6\x0c\nPin description STM8L101x1 STM8L101x2 STM8L101x3\n16/88 DocID15275 Rev 16Figure 3. 20-pin UFQFPN package pinout for STM8L101F1U6ATR,\nSTM8L101F2U6ATR and STM8L101F3U6ATR part numbers\n1. Please refer to the warning below.\n2. HS corresponds to 20 mA hi gh sink/source capability.\n3. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).\nWarning: For the STM8L101F1U6ATR, STM8L101F2U6ATR and \nSTM8L101F3U6ATR part numbers (devices with COMP_REF pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 µA) may occur during the power \nup and reset phase until these ports are properly configured.06\x16\x15\x19\x14\x159\x14\x14\x15\x14\x1a\x03\x03\n\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x1a\x1b\x1c\x14 \x13\x14\x14\x14\x16\x14\x17\x14\x18\x14\x19 \x15\x13\x03\x03\x14\x1c\x03\x03\x14\x1b\x03\x03\n3%\x17\x03\x0b+6\x0c\x03\x033%\x18\x03\x0b+6\x0c\x03\x033%\x19\x03\x0b+6\x0c3%\x1a\x03\x0b+6\x0c3&\x133&\x143\'\x13\x03\x0b+6\x0c\n3%\x13\x03\x0b+6\x0c\x03\x03\n3%\x14\x03\x0b+6\x0c\x03\x03\n3%\x15\x03\x0b+6\x0c\x03\x03\n3%\x16\x03\x0b+6\x0c\x03\x033$\x19\x03\x0b+6\x0c3$\x15\x03\x0b+6\x0c1567\x03\x12\x033$\x14\x03\x0b+6\x0c\n966\n9\'\'\n3&\x15\x03\x0b+6\x0c3&\x16\x03\x0b+6\x0c3&\x17\x03\x0b+6\x0c3$\x13\x03\x0b+6\x0c\nDocID15275 Rev 16 17/88STM8L101x1 STM8L101x2 STM8L101x3 Pin description\n22Figure 4. 20-pin TSSOP package pinout\n1. HS corresponds to 20 mA hi gh sink/source capability.\n2. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).\nFigure 5. Standard 28-pin UFQFPN package pinout\n1. HS corresponds to 20 mA hi gh sink/source capability. \n2. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).\nNote: The COMP_REF pin is not available in th is standard 28-pin UFQFPN package. It is \navailable on Port A6 in the Figure  6: 28-pin UFQFPN package pinout for \nSTM8L101G3U6ATR and STM8L101G2U6ATR part numbers .0!\x13\x00\x08(3\t0!\x12\x00\x08(3\t.234\x00\x0f\x000!\x11\x00\x08(3\t0!\x10\x00\x08(3\t\x000#\x14\x00\x08(3\t\x00\n6330#\x13\x00\x08(3\t\n0#\x100#\x11\x00\n0"\x17\x00\n0"\x16\x00\x08(3\t\n0"\x11\x00\x08(3\t0"\x12\x00\x08(3\t0"\x13\x00\x08(3\t\x000"\x14\x00\x08(3\t\x000"\x15\x00\x08(3\t\x00\n6$$\n0$\x10\x00\x08(3\t\x00\n0"\x10\x00\x08(3\t\x000#\x12\x00\x08(3\t \x11\n\x12\n\x13\n\x14\n\x15\n\x16\x00\n\x17\x00\n\x11\x10\x00\x19\x00\x18\x00\x12\x10\n\x11\x19\n\x11\x18\n\x11\x17\n\x11\x16\n\x11\x15\x00\n\x11\x14\x00\n\x11\x11\x00\x11\x12\x00\x11\x13\x00\n06\x16\x15\x19\x14\x169\x14\n06\x16\x15\x19\x14\x179\x143\'\x16\x03\x0b+6\x0c\n3%\x13\x03\x0b+6\x0c\x03\x03\n3%\x14\x03\x0b+6\x0c\n3%\x15\x03\x0b+6\x0c3\'\x13\x03\x0b+6\x0c\n3\'\x14\x03\x0b+6\x0c\x03\x03\n3\'\x15\x03\x0b+6\x0c\x03\x033$\x18\x03\x0b+6\x0c\x03\x031567\x03\x12\x033$\x14\x03\x0b+6\x0c\n3$\x15\x03\x0b+6\x0c\n3$\x16\x03\x0b+6\x0c\n3$\x17\x03\x0b+6\x0c\x03\x03 3%\x19\x03\x0b+6\x0c\x03\x03\n3%\x18\x03\x0b+6\x0c\x03\x03\n3%\x17\x03\x0b+6\x0c\x03\x03\n3%\x16\x03\x0b+6\x0c\x03\x033&\x13\x03\x03\n3\'\x17\x03\x0b+6\x0c\n3%\x1a\x03\x0b+6\x0c\x03\x033&\x17\x03\x0b+6\x0c\x03\x03\n3&\x16\x03\x0b+6\x0c\n3&\x15\x03\x0b+6\x0c\n3&\x143$\x13\x03\x0b+6\x0c\x03\x03\n3&\x19\x03\x0b+6\x0c\n3&\x18\x03\x0b+6\x0c\n\x15\x14\n\x16\n\x17\n\x18\n\x19\n\x1a\x1c\x1b\x14 \x13 \x14 \x14 \x14 \x15 \x14 \x16 \x14 \x17\x15\x13\x15\x14\n\x14\x1c\n\x14\x1b\n\x14\x1a\n\x14\x19\n\x14\x18\x15\x1a\x15\x1b \x15\x19 \x15\x18 \x15\x17 \x15\x16 \x15\x15\n966\n9\'\'\nPin description STM8L101x1 STM8L101x2 STM8L101x3\n18/88 DocID15275 Rev 16Figure 6. 28-pin UFQFPN package pinout for STM8L101G3U6ATR and\nSTM8L101G2U6ATR part numbers\n1. HS corresponds to 20 mA hi gh sink/source capability. \n2. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).\nWarning: For the STM8L101G3U6ATR and STM8L101G2U6ATR part \nnumbers (devices with COMP_REF pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 µA) may occur during the power up and reset phase until these \nports are properly configured.06\x16\x15\x19\x14\x189\x143\'\x16\x03\x0b+6\x0c\n3%\x13\x03\x0b+6\x0c\x03\x03\n3%\x14\x03\x0b+6\x0c\n3%\x15\x03\x0b+6\x0c3\'\x13\x03\x0b+6\x0c\n3\'\x14\x03\x0b+6\x0c\n3\'\x15\x03\x0b+6\x0c\x03\x033$\x19\x03\x0b+6\x0c\x03\x031567\x03\x12\x033$\x14\x03\x0b+6\x0c\n3$\x15\x03\x0b+6\x0c\n3$\x16\x03\x0b+6\x0c\n3$\x17\x03\x0b+6\x0c\x03\x03 3%\x19\x03\x0b+6\x0c\x03\x03\n3%\x18\x03\x0b+6\x0c\x03\x03\n3%\x17\x03\x0b+6\x0c\x03\x03\n3%\x16\x03\x0b+6\x0c\x03\x033&\x13\x03\x03\n3\'\x17\x03\x0b+6\x0c\n3%\x1a\x03\x0b+6\x0c\x03\x033&\x17\x03\x0b+6\x0c\x03\x03\n3&\x16\x03\x0b+6\x0c\n3&\x15\x03\x0b+6\x0c\n3&\x143$\x13\x03\x0b+6\x0c\x03\x03\n3&\x19\x03\x0b+6\x0c\n3&\x18\x03\x0b+6\x0c\n\x15\x14\n\x16\n\x17\n\x18\n\x19\n\x1a\x1c\x1b\x14 \x13 \x14 \x14 \x14 \x15 \x14 \x16 \x14 \x17\x15\x13\x15\x14\n\x14\x1c\n\x14\x1b\n\x14\x1a\n\x14\x19\n\x14\x18\x15\x1a\x15\x1b \x15\x19 \x15\x18 \x15\x17 \x15\x16 \x15\x15\n966\n9\'\'\nDocID15275 Rev 16 19/88STM8L101x1 STM8L101x2 STM8L101x3 Pin description\n22Figure 7. 32-pin package pinout\n1. Example given for the UFQFPN32 package. T he pinout is the same for the LQFP32 package.\n2. HS corresponds to 20 mA hi gh sink/source capability. \n3. High sink LED driver capability av ailable on PA0. Refer to the description of the IR_CR register in the \nSTM8L reference manual (RM0013).06\x16\x15\x19\x14\x199\x143\'\x1a\x03\x0b+6\x0c\n3\'\x19\x03\x0b+6\x0c\n3%\x17\x03\x0b+6\x0c\x03\x033%\x18\x03\x0b+6\x0c\x03\x033%\x1a\x03\x0b+6\x0c3\'\x18\x03\x0b+6\x0c\n3\'\x17\x03\x0b+6\x0c\n3%\x19\x03\x0b+6\x0c\x03\x03\x14\n\x15\n\x16\n\x17\n3$\x18\x03\x0b+6\x0c\x03\x03\n3$\x19\x03\x0b+6\x0c\x03\x031567\x03\x12\x033$\x14\x03\x0b+6\x0c\n3$\x15\x03\x0b+6\x0c\n3$\x16\x03\x0b+6\x0c\n3$\x17\x03\x0b+6\x0c\x03\x03\n3\'\x14\x03\x0b+6\x0c\x03\x03\n3\'\x15\x03\x0b+6\x0c\x03\x03\n3\'\x16\x03\x0b+6\x0c\n3%\x13\x03\x0b+6\x0c\n3%\x14\x03\x0b+6\x0c\n3%\x15\x03\x0b+6\x0c\x03\x03\n3%\x16\x03\x0b+6\x0c3\'\x13\x03\x0b+6\x0c\x03\x03\n3&\x14\n3&\x13\n\x18\n\x19\n\x1a\n\x1b \x14\x1a\x14\x1b\x14\x1c\x15\x13\x15\x14\x15\x15\x15\x16\x15\x173&\x17\x03\x0b+6\x0c\x03\x03\n3&\x16\x03\x0b+6\x0c\n3&\x15\x03\x0b+6\x0c3$\x13\x03\x0b+6\x0c\x03\x03\n3&\x19\x03\x0b+6\x0c\n3&\x18\x03\x0b+6\x0c\n966\n9\'\'\x16\x15 \x16\x14 \x16\x13 \x15\x1c \x15\x1b \x15\x1a \x15\x19 \x15\x18\n\x1c\x14 \x13 \x14 \x14\x14 \x15\x14 \x16 \x14 \x17\x14 \x18\x14 \x19\nPin description STM8L101x1 STM8L101x2 STM8L101x3\n20/88 DocID15275 Rev 16          \n          Table 3. Legend/abbreviation for table 4\nType I= input, O = output, S = power supply\nLevelInput CM = CMOS\nOutput HS = high sink/source (20 mA)\nPort and control \nconfigurationInput float = floating, wpu = weak pull-up\nOutput T = true open drain, OD = open drain, PP = push pull\nReset stateBold X (pin state after reset release).  \nUnless otherwise specified, the pin state is the same during the reset phase (i.e. \n“under reset”) and after internal reset release (i.e. at reset state).\nTable 4. STM8L101xx pin description \nPin number\nPin name\nTypeInput Output\nMain function\n(after reset)Alternate functionstandard UFQFPN20\nUFQFPN20 with COMP_REF(1)\nTSSOP20\nstandard UFQFPN28\nUFQFPN28 with COMP_REF(1)\nUFQFPN32 or LQFP32\nfloating\nwpu\nExt. interrupt \nHigh sink/source\nOD\nPP\n1 14111N R S T / P A 1(2)I/O - X -H S -X Reset PA1\n2 25222P A 2 I / O X XXH SXX Port A2 -\n3 - 6333P A 3 I / O X XXH SXX Port A3 -\n- - - 4 4 4 PA4/TIM2_BKIN I/O X XXH SXX Port A4 Timer 2 - break input\n- - - 5 - 5 PA5/TIM3_BKIN I/O X XXH SXX Port A5 Timer 3 - break input\n- 3 - - 5 6 PA6/COMP_REF I/O X XXH SXX Port A6Comparator external \nreference\n4 47667VSS S - - - - - - Ground\n5 58778VDD S - - - - - - Power supply \n6 69889PD0/TIM3_CH2/  \nCOMP1_CH3I/O X XXH SXX Port D0Timer 3 - channel 2 / \nComparator 1 -  \nchannel 3\n--- 9 9 1 0PD1/TIM3_ETR/  \nCOMP1_CH4 I/O X XXH SXX Port D1Timer 3 - trigger / \nComparator 1 -  \nchannel 4\n--- 1 0 1 0 1 1PD2/ \nCOMP2_CH3 I/O X XXH SXX Port D2Comparator 2 -  \nchannel 3\n--- 1 1 1 1 1 2PD3/ \nCOMP2_CH4I/O X XXH SXX Port D3Comparator 2 -  \nchannel 4\nDocID15275 Rev 16 21/88STM8L101x1 STM8L101x2 STM8L101x3 Pin description\n227 7 10 12 12 13PB0/TIM2_CH1/  \nCOMP1_CH1 (3) I/O X(3)X(3)XH SXX Port B0Timer 2 - channel 1 / \nComparator 1 -  \nchannel 1\n8 8 11 13 13 14PB1/TIM3_CH1/  \nCOMP1_CH2I/O X XXH SXX Port B1Timer 3 - channel 1 / \nComparator 1 -  \nchannel 2\n9 9 12 14 14 15PB2/ TIM2_CH2/  \nCOMP2_CH1/I/O X XXH SXX Port B2Timer 2 - channel 2 / \nComparator 2 -  \nchannel 1\n10 10 13 15 15 16PB3/TIM2_ETR/  \nCOMP2_CH2I/O X XXH SXX Port B3Timer 2 - trigger / \nComparator 2 -  \nchannel 2\n11 11 14 16 16 17 PB4/SPI_NSS(3)I/O X(3)X(3)XH SXX Port B4SPI master/slave \nselect\n12 12 15 17 17 18 PB5/SPI_SCK I/O X XXH SXX Port B5 SPI clock\n13 13 16 18 18 19 PB6/SPI_MOSI I/O X XXH SXX Port B6SPI master out/ slave \nin\n14 14 17 19 19 20 PB7/SPI_MISO I/O X XXH SXX Port B7SPI master in/ slave \nout\n- - - 2 02 02 1P D 4 I / O X XXH SXX Port D4 -\n- ----2 2 P D 5 I / O X XXH SXX Port D5 -\n- ----2 3 P D 6 I / O X XXH SXX Port D6 -\n- ----2 4 P D 7 I / O X XXH SXX Port D7 -\n15 15 18 21 21 25 PC0/I2C_SDA I/O X -X - T(4)Port C0 I2C data \n16 16 19 22 22 26 PC1/I2C_SCL I/O X -X - T(4)Port C1 I2C clock\n17 17 20 23 23 27 PC2/USART_RX I/O X XXH SXX Port C2 USART receive\n18 18 1 24 24 28 PC3/USART_TX I/O X XXH SXX Port C3 USART transmit\n19 19 2 25 25 29PC4/USART_CK/\nCCOI/O X XXH SXX Port C4USART synchronous \nclock / Configurable clock outputTable 4. STM8L101xx pin description (continued)\nPin number\nPin name\nTypeInput Output\nMain function\n(after reset)Alternate functionstandard UFQFPN20\nUFQFPN20 with COMP_REF(1)\nTSSOP20\nstandard UFQFPN28\nUFQFPN28 with COMP_REF(1)\nUFQFPN32 or LQFP32\nfloating\nwpu\nExt. interrupt \nHigh sink/source\nOD\nPP\nPin description STM8L101x1 STM8L101x2 STM8L101x3\n22/88 DocID15275 Rev 16Warning: For the STM8L101F1U6ATR, STM8L101F2U6ATR, \nSTM8L101F3U6ATR, STM8L101G2U6ATR and STM8L101G3U6ATR part numbers (devices with COMP_REF pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 µA) may occur during the power \nup and reset phase until these ports are properly configured.- - - 2 62 63 0P C 5 I / O X XXH SXX Port C5 -\n- - - 2 72 73 1P C 6 I / O X XXH SXX Port C6 -\n20 20 3 28 28 32PA0(5)/SWIM/  \nBEEP/IR_TIM (6) I/O X X(5)XH S(6)XX Port A0SWIM input and \noutput /Beep \noutput/Timer Infrared output\n1. Please refer to the warning below.\n2. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be \nconfigured only as a general purpose pin (P A1), it can be configured only as output  push-pull, not neither as output open-\ndrain nor as a general purpose input. Refer to Section  Configuring NRST/PA1 pin as general purpose output  in the STM8L \nreference manual (RM0013).\n3. A pull-up is applied to PB0 and PB4 during the reset phase . These two pins are input floating after reset release.\n4. In the open-drain output column, ‘T’ defines a true open-drai n I/O (P-buffer, weak pull-up and protection diode to VDD are \nnot implemented).\n5. The PA0 pin is in input pull-up duri ng the reset phase and after reset release.\n6. High sink LED driver ca pability available on PA0.\nSlope control of all GPIO pins can be prog rammed except true open drain pins and by \ndefault is limited to 2 MHz. Table 4. STM8L101xx pin description (continued)\nPin number\nPin name\nTypeInput Output\nMain function\n(after reset)Alternate functionstandard UFQFPN20\nUFQFPN20 with COMP_REF(1)\nTSSOP20\nstandard UFQFPN28\nUFQFPN28 with COMP_REF(1)\nUFQFPN32 or LQFP32\nfloating\nwpu\nExt. interrupt \nHigh sink/source\nOD\nPP\nDocID15275 Rev 16 23/88STM8L101x1 STM8L101x2 STM8L101x3 Memory and register map\n335 Memory and register map\nFigure 8. Memory map\n1.Table 5  lists the boundary addresses for each memory si ze. The top of the stack is at the RAM end \naddress.\n2. Refer to Table 7  for an overview of hardware register mapping, to Table 6  for details on I/O port hardware \nregisters, and to Table 8  for information on CPU/SWIM/ debug module controller registers.*3,2\x03DQG\x03SHULSKHUDO\x03UHJLVWHUV\x0b\x15\x0c\x13[\x13\x13\x03\x13\x13\x13\x13\n5HVHUYHG\n)ODVK\x03SURJUDP\x03PHPRU\\\x03\n\x0bXS\x03WR\x03\x1b\x03.E\\WHV\x0c\x03\x0b\x14\x0c,QWHUUXSW\x03YHFWRUV\x13[\x13\x13\x03\x17\x1b\x13\x13\n\x13[\x13\x13\x03\x17\x1b))5$0\x03\n\x13[\x13\x13\x03\x13\x18))\x0b\x14\x11\x18\x03.E\\WHV\x0c\x03\x0b\x14\x0c\n\x0bXS\x03WR\x03\x18\x14\x16E\\WHV\x0c\x03\x0b\x14\x0c\n\x13[\x03\x13\x13\x17\x1c\x13\x132SWLRQ\x03E\\WHV\n\x13[\x13\x13\x03\x18\x13\x13\x13\n\x13[\x13\x13\x03\x18\x1a))\n\x13[\x13\x13\x03\x18\x1b\x13\x13\n\x13[\x13\x13\x03\x1a)))\x13[\x13\x13\x03\x1b\x13\x13\x13\n\x13[\x13\x13\x03\x1c)))\x03\x13[\x13\x13\x03\x13\x19\x13\x13\n\x13[\x13\x13\x03\x17\x1a))\n\x13[\x13\x13\x03\x17\x1c))\n\x13[\x13\x13\x03\x1a())\n\x13[\x13\x13\x03\x1b\x13\x1b\x13\x13[\x13\x13\x03\x1b\x13\x1a)&38\x126:,0\x12\'HEXJ\x12,7&\n5HJLVWHUV\x13[\x13\x13\x03\x1a)\x13\x135HVHUYHG\n5HVHUYHGLQFOXGLQJ\n6WDFN\x03\nLQFOXGLQJ\x03\n\'DWD\x03((3520\n\x0bXS\x03WR\x03\x15\x03.E\\WHV\x0c\x13[\x03\x13\x13\x17\x1c\x15\x18\n\x13[\x03\x13\x13\x17\x1c\x16\x14\x13[\x03\x13\x13\x17\x1c\x15\x17\n\x13[\x03\x13\x13\x17\x1c\x16\x138QLTXH\x03,\'\n5HVHUYHG\n/RZ\x10GHQVLW\\\x03\n06\x16\x15\x19\x15\x149\x14\nMemory and register map STM8L101x1 STM8L101x2 STM8L101x3\n24/88 DocID15275 Rev 16          \nNote: 2 Kbytes of Data EEPROM is only available on devices with 8 Kbytes flash program memory.\n          \n          Table 5. Flash and RAM boundary addresses  \nMemory area Size Start address End address\nRAM 1.5 Kbytes 0x00 0000 0x00 05FF\nFlash program memory2 Kbytes 0x00 8000 0x00 87FF\n4 Kbytes 0x00 8000 0x00 8FFF8 Kbytes 0x00 8000 0x00 9FFF\nTable 6. I/O Port ha rdware register map \nAddress Block Register label Register nameReset \nstatus\n0x00 5000\nPort APA_ODR Port A data output latch register  0x00\n0x00 5001 PA_IDR Port A input pin value register  0xxx\n0x00 5002 PA_DDR Port A data direction register  0x000x00 5003 PA_CR1 Port A control register 1  0x00\n0x00 5004 PA_CR2 Port A control register 2  0x00\n0x00 5005\nPort BPB_ODR Port B data output latch register  0x00\n0x00 5006 PB_IDR Port B input pin value register  0xxx\n0x00 5007 PB_DDR Port B data direction register  0x00\n0x00 5008 PB_CR1 Port B control register 1  0x000x00 5009 PB_CR2 Port B control register 2  0x00\n0x00 500A\nPort CPC_ODR Port C data output latch register  0x00\n0x00 500B PC_IDR Port C input pin value register  0xxx\n0x00 500C PC_DDR Port C data direction register  0x00\n0x00 500D PC_CR1 Port C control register 1  0x00\n0x00 500E PC_CR2 Port C control register 2  0x00\n0x00 500F\nPort DPD_ODR Port D data output latch register  0x00\n0x00 5010 PD_IDR Port D input pin value register  0xxx\n0x00 5011 PD_DDR Port D data direction register  0x00\n0x00 5012 PD_CR1 Port D control register 1  0x00\n0x00 5013 PD_CR2 Port D control register 2  0x00\nDocID15275 Rev 16 25/88STM8L101x1 STM8L101x2 STM8L101x3 Memory and register map\n33          Table 7. General hard ware register map \nAddress Block Register label Register nameReset \nstatus\n0x00 5050\nFlashFLASH_CR1 Flash control register 1  0x00\n0x00 5051 FLASH_CR2 Flash control register 2  0x00\n0x00 5052 FLASH _PUKRFlash Program memory unprotection \nregister 0x00\n0x00 5053 FLASH _DUKR Data EEPROM  unprotection register  0x00\n0x00 5054 FLASH _IAPSRFlash in-application programming status \nregister0xX0\n0x00 5055\nto\n0x00 509FReserved area (75 bytes) \n0x00 50A0\nITC-EXTIEXTI_CR1 External interrupt control register 1  0x00\n0x00 50A1 EXTI_CR2 External interrupt control register 2  0x00\n0x00 50A2 EXTI_CR3 External interrupt control register 3  0x00\n0x00 50A3 EXTI_SR1 External inte rrupt status register 1  0x00\n0x00 50A4 EXTI_SR2 External inte rrupt status register 2  0x00\n0x00 50A5 EXTI_CONF External interrupt port select register  0x00\n0x00 50A6\nWFEWFE_CR1 WFE control register 1  0x00\n0x00 50A7 WFE_CR2 WFE control register 2  0x000x00 50A8\nto \n0x00 50AFReserved area (8 bytes)\n0x00 50B0\nRSTRST_CR Reset control register  0x00\n0x00 50B1 RST_SR Reset status register 0x01\n0x00 50B2\nto\n0x00 50BFReserved area (14 bytes)\n0x00 50C0\nCLKCLK_CKDIVR Clock divider register 0x03\n0x00 50C1 \nto \n0x00 50C2Reserved area (2 bytes)\n0x00 50C3 CLK_PCKENR Peripheral clock gating register  0x00\n0x00 50C4 Reserved (1 byte)\n0x00 50C5 CLK_CCOR Configurable clock control register  0x000x00 50C6\nto \n0x00 50DFReserved area (25 bytes)\nMemory and register map STM8L101x1 STM8L101x2 STM8L101x3\n26/88 DocID15275 Rev 160x00 50E0\nIWDGIWDG_KR IWDG key register 0xXX\n0x00 50E1 IWDG_PR IWDG prescaler register  0x000x00 50E2 IWDG_RLR IWDG reload register 0xFF\n0x00 50E3\nto\n0x00 50EFReserved area (13 bytes)\n0x00 50F0\nAWUAWU_CSR AWU control/status register  0x00\n0x00 50F1 AWU_APRAWU asynchronous prescaler buffer \nregister0x3F\n0x00 50F2 AWU_TBR AWU timebase selection register  0x00\n0x00 50F3 BEEP BEEP_CSR BEEP cont rol/status register 0x1F\n0x00 50F4\nto\n0x00 51FFReserved area (268 bytes)\n0x00 5200\nSPISPI_CR1 SPI control register 1 0x00\n0x00 5201 SPI_CR2 SPI control register 2 0x000x00 5202 SPI_ICR SPI interrupt control register 0x00\n0x00 5203 SPI_SR SPI status register 0x02\n0x00 5204 SPI_DR SPI data register 0x000x00 5205\nto\n0x00 520FReserved area (11 bytes)\n0x00 5210\nI2CI2C_CR1 I2C control register 1 0x00\n0x00 5211 I2C_CR2 I2C control register 2 0x00\n0x00 5212 I2C_FREQR I2C frequency register 0x000x00 5213 I2C_OARL I2C own address register low 0x00\n0x00 5214 I2C_OARH I2C own address register high 0x00\n0x00 5215 Reserved area (1 byte)0x00 5216 I2C_DR I2C data register 0x00\n0x00 5217 I2C_SR1 I2C status register 1 0x00\n0x00 5218 I2C_SR2 I2C status register 2 0x000x00 5219 I2C_SR3 I2C status register 3 0x00\n0x00 521A I2C_ITR I2C interrupt control register 0x00\n0x00 521B I2C_CCRL I2C Clock control register low 0x00\n0x00 521C I2C_CCRH I2C Clock control register high 0x00\n0x00 521D I2C_TRISER I2C TRISE register 0x02Table 7. General hardware register map (continued)\nAddress Block Register label Register nameReset \nstatus\nDocID15275 Rev 16 27/88STM8L101x1 STM8L101x2 STM8L101x3 Memory and register map\n330x00 521E\nto\n0x00 522FReserved area (18 bytes)\n0x00 5230\nUSARTUSART_SR USART status register 0xC0\n0x00 5231 USART_DR USART data register 0xXX0x00 5232 USART_BRR1 USART baud rate register 1 0x00\n0x00 5233 USART_BRR2 USART baud rate register 2 0x00\n0x00 5234 USART_CR1 USART control register 1 0x000x00 5235 USART_CR2 USART control register 2 0x00\n0x00 5236 USART_CR3 USART control register 3 0x00\n0x00 5237 USART_CR4 USART control register 4 0x00\n0x00 5238\nto\n0x00 524FReserved area (18 bytes)Table 7. General hardware register map (continued)\nAddress Block Register label Register nameReset \nstatus\nMemory and register map STM8L101x1 STM8L101x2 STM8L101x3\n28/88 DocID15275 Rev 160x00 5250\nTIM2TIM2_CR1 TIM2 contro l register 1 0x00\n0x00 5251 TIM2_CR2 TIM2 control register 2 0x000x00 5252 TIM2_SMCR TIM2 slave mode control register 0x00\n0x00 5253 TIM2_ETR TIM2 external trigger register 0x00\n0x00 5254 TIM2_IER TIM2 interrupt enable register 0x000x00 5255 TIM2_SR1 TIM2 status register 1 0x00\n0x00 5256 TIM2_SR2 TIM2 status register 2 0x00\n0x00 5257 TIM2_EGR TIM2 event generation register 0x000x00 5258 TIM2_CCMR1 TIM2  capture/compare mode register 1 0x00\n0x00 5259 TIM2_CCMR2 TIM2  capture/compare mode register 2 0x00\n0x00 525A TIM2_CCER1 TIM2 capture/compare enable register 1 0x00\n0x00 525B TIM2_CNTRH TIM2 counter high 0x00\n0x00 525C TIM2_CNTRL TIM2 counter low 0x000x00 525D TIM2_PSCR TIM2 prescaler register 0x00\n0x00 525E TIM2_ARRH TIM2 auto-reload register high 0xFF\n0x00 525F TIM2_ARRL TIM2 auto-reload register low 0xFF\n0x00 5260 TIM2_CCR1H TIM2 capture/ compare register 1 high 0x00\n0x00 5261 TIM2_CCR1L TIM2 capture/ compare register 1 low 0x00\n0x00 5262 TIM2_CCR2H TIM2 capture/ compare register 2 high 0x00\n0x00 5263 TIM2_CCR2L TIM2 capture/ compare register 2 low 0x00\n0x00 5264 TIM2_BKR TIM2 break register 0x00\n0x00 5265 TIM2_OISR TIM2 output  idle state register 0x00\n0x00 5266 \nto\n0x00 527FReserved area (26 bytes)Table 7. General hardware register map (continued)\nAddress Block Register label Register nameReset \nstatus\nDocID15275 Rev 16 29/88STM8L101x1 STM8L101x2 STM8L101x3 Memory and register map\n330x00 5280\nTIM3TIM3_CR1 TIM3 contro l register 1 0x00\n0x00 5281 TIM3_CR2 TIM3 control register 2 0x000x00 5282 TIM3_SMCR TIM3 slave mode control register 0x00\n0x00 5283 TIM3_ETR TIM3 external trigger register 0x00\n0x00 5284 TIM3_IER TIM3 interrupt enable register 0x000x00 5285 TIM3_SR1 TIM3 status register 1 0x00\n0x00 5286 TIM3_SR2 TIM3 status register 2 0x00\n0x00 5287 TIM3_EGR TIM3 event generation register 0x000x00 5288 TIM3_CCMR1 TIM3  capture/compare mode register 1 0x00\n0x00 5289 TIM3_CCMR2 TIM3  capture/compare mode register 2 0x00\n0x00 528A TIM3_CCER1 TIM3 capture/compare enable register 1 0x00\n0x00 528B TIM3_CNTRH TIM3 counter high 0x00\n0x00 528C TIM3_CNTRL TIM3 counter low 0x000x00 528D TIM3_PSCR TIM3 prescaler register 0x00\n0x00 528E TIM3_ARRH TIM3 auto-reload register high 0xFF\n0x00 528F TIM3_ARRL TIM3 auto-reload register low 0xFF\n0x00 5290 TIM3_CCR1H TIM3 capture/ compare register 1 high 0x00\n0x00 5291 TIM3_CCR1L TIM3 capture/ compare register 1 low 0x00\n0x00 5292 TIM3_CCR2H TIM3 capture/ compare register 2 high 0x00\n0x00 5293 TIM3_CCR2L TIM3 capture/ compare register 2 low 0x00\n0x00 5294 TIM3_BKR TIM3 break register 0x00\n0x00 5295 TIM3_OISR TIM3 output  idle state register 0x00\n0x00 5296 \nto \n0x00 52DFReserved area (74 bytes)\n0x00 52E0\nTIM4TIM4_CR1 TIM4 contro l register 1 0x00\n0x00 52E1 TIM4_CR2 TIM4 control register 2 0x00\n0x00 52E2 TIM4_SMCR TIM4 Slave mode control register 0x000x00 52E3 TIM4_IER TIM4 interrupt enable register 0x00\n0x00 52E4 TIM4_SR1 TIM4 Status register 1 0x00\n0x00 52E5 TIM4_EGR TIM4 event generation register 0x000x00 52E6 TIM4_CNTR TIM4 counter 0x00\n0x00 52E7 TIM4_PSCR TIM4 prescaler register 0x00\n0x00 52E8 TIM4_ARR TIM4 auto-reload register low 0xFFTable 7. General hardware register map (continued)\nAddress Block Register label Register nameReset \nstatus\nMemory and register map STM8L101x1 STM8L101x2 STM8L101x3\n30/88 DocID15275 Rev 160x00 52E9 \nto \n0x00 52FEReserved area (23 bytes)\n0x00 52FF IRTIM IR_CR Infra-red control register 0x00\n0x00 5300\nCOMPCOMP_CR Comparator co ntrol register 0x00\n0x00 5301 COMP_CSR Comparator status register 0x00\n0x00 5302 COMP_CCS Comparator channel selection register 0x00\nTable 8. CPU/SWIM/debug module/interrupt controller registers \nAddress Block Register label Register nameReset \nstatus\n0x00 7F00\nCPUA Accumulator 0x00\n0x00 7F01 PCE Program counter extended 0x00\n0x00 7F02 PCH Program counter high 0x800x00 7F03 PCL Program counter low 0x00\n0x00 7F04 XH X index register high 0x00\n0x00 7F05 XL X index register low 0x000x00 7F06 YH Y index register high 0x00\n0x00 7F07 YL Y index register low 0x00\n0x00 7F08 SPH Stack pointer high 0x050x00 7F09 SPL Stack pointer low 0xFF\n0x00 7F0A CC Condition code register 0x28\n0x00 7F0B \nto \n0x00 7F5FReserved area (85 bytes)\n0x00 7F60 CFG CFG_GCR Global configuration register 0x00\n 0x00 7F61 \n0x00 7F6FReserved area (15 bytes)\n0x00 7F70\nITC-SPR \n(1)ITC_SPR1 Interrupt Software priority register 1 0xFF\n0x00 7F71 ITC_SPR2 Interrupt Software priority register 2 0xFF\n0x00 7F72 ITC_SPR3 Interrupt Software priority register 3 0xFF\n0x00 7F73 ITC_SPR4 Interrupt Software priority register 4 0xFF0x00 7F74 ITC_SPR5 Interrupt Software priority register 5 0xFF\n0x00 7F75 ITC_SPR6 Interrupt Software priority register 6 0xFF\n0x00 7F76 ITC_SPR7 Interrupt Software priority register 7 0xFF0x00 7F77 ITC_SPR8 Interrupt Software priority register 8 0xFFTable 7. General hardware register map (continued)\nAddress Block Register label Register nameReset \nstatus\nDocID15275 Rev 16 31/88STM8L101x1 STM8L101x2 STM8L101x3 Memory and register map\n33          0x00 7F78 \nto \n0x00 7F79Reserved area (2 bytes)\n0x00 7F80 SWIM SWIM_CSR SWIM control status register 0x00\n0x00 7F81\nto\n0x00 7F8FReserved area (15 bytes)\n0x00 7F90\nDMDM_BK1RE Breakpoint 1 register extended byte 0xFF\n0x00 7F91 DM_BK1RH Breakpoint 1 register high byte 0xFF\n0x00 7F92 DM_BK1RL Breakpoint 1 register low byte 0xFF\n0x00 7F93 DM_BK2RE Breakpoint 2 register extended byte 0xFF\n0x00 7F94 DM_BK2RH Breakpoint 2 register high byte 0xFF\n0x00 7F95 DM_BK2RL Breakpoint 2 register low byte 0xFF0x00 7F96 DM_CR1 Debug module control register 1 0x00\n0x00 7F97 DM_CR2 Debug module control register 2 0x00\n0x00 7F98 DM_CSR1 Debug module c ontrol/status register 1 0x10\n0x00 7F99 DM_CSR2 Debug module c ontrol/status register 2 0x00\n0x00 7F9A DM_ENFCTR Enable function register 0xFF\n1. Refer to Table 7: General hardware register map on page 25  (addresses 0x00 50A0 to 0x00 50A5) for a list \nof external interrupt registers.Table 8. CPU/SWIM/debug module/interr upt controller registers (continued)\nAddress Block Register label Register nameReset \nstatus\nInterrupt vector mapping STM8L101x1 STM8L101x2 STM8L101x3\n32/88 DocID15275 Rev 166 Interrupt vector mapping\n          Table 9. Interrupt mapping \nIRQ\nNo.Source \nblockDescriptionWakeup \nfrom Halt \nmodeWakeup \nfrom \nActive-halt \nmodeWakeup \nfrom Wait \n(WFI \nmode)Wakeup \nfrom Wait \n(WFE \nmode)Vector\naddress\n- RESET Reset Yes Yes Yes Yes 0x00 8000\n- TRAP Software interrupt - - - - 0x00 8004\n0 - Reserved - - - - 0x00 80081 FLASH EOP/WR_PG_DIS - - Yes Yes\n(1)0x00 800C\n2 - 3 - R e s e r v e d ----0x00 8010\n-0x00 8017\n4 AWU Auto wakeup from Halt - Yes Yes Yes(1)0x00 8018\n5 - Reserved - - - - 0x00 801C\n6 EXTIB External interrupt port B Yes Yes Yes Yes 0x00 8020\n7 EXTID External interrupt port D Yes Yes Yes Yes 0x00 80248 EXTI0 External interrupt 0 Yes Yes Yes Yes 0x00 8028\n9 EXTI1 External interrupt 1 Yes Yes Yes Yes 0x00 802C\n10 EXTI2 External interrupt 2 Yes Yes Yes Yes 0x00 8030\n11 EXTI3 External interrupt 3 Yes Yes Yes Yes 0x00 8034\n12 EXTI4 External interrupt 4 Yes Yes Yes Yes 0x00 8038\n13 EXTI5 External interrupt 5 Yes Yes Yes Yes 0x00 803C14 EXTI6 External interrupt 6 Yes Yes Yes Yes 0x00 8040\n15 EXTI7 External interrupt 7 Yes Yes Yes Yes 0x00 8044\n16 - Reserved - - - - 0x00 8048\n17 - Reserved - - - -0x00 804C\n-0x00 804F\n18 COMP Comparators - - Yes Yes\n(1)0x00 8050\n19 TIM2Update \n/Overflow/Trigger/Break- - Yes Yes 0x00 8054\n20 TIM2 Capture/Compare - - Yes Yes 0x00 8058\n21 TIM3 Update /Overflow/Break - - Yes Yes(1)0x00 805C\n22 TIM3 Capture/Compare - - Yes Yes(1)0x00 8060\n23-\n24- R e s e r v e d ----0x00 8064-\n0x00 806B\n25 TIM4 Update /Trigger - - Yes Yes(1)0x00 806C\n26 SPI End of Transfer Yes Yes Yes Yes(1)0x00 8070\nDocID15275 Rev 16 33/88STM8L101x1 STM8L101x2 STM8L101x3 Interrupt vector mapping\n3327 USARTTransmission \ncomplete/transmit data \nregister empty-- Y e s Y e s(1)0x00 8074\n28 USARTReceive Register DATA \nFULL/overrun/idle line \ndetected/parity error-- Y e s Y e s(1)0x00 8078\n29 I2C I2C interrupt(2)Yes Yes Yes Yes(1)0x00 807C\n1. In WFE mode, this interrupt is served if it has been previ ously enabled. After processing t he interrupt, the processor goes \nback to WFE mode. Refer to Section Wait for event (WFE) mode  in the RM0013 reference manual.\n2. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.Table 9. Interrupt mapping (continued)\nIRQ\nNo.Source \nblockDescriptionWakeup \nfrom Halt \nmodeWakeup \nfrom \nActive-halt \nmodeWakeup \nfrom Wait \n(WFI \nmode)Wakeup \nfrom Wait \n(WFE \nmode)Vector\naddress\nOption bytes STM8L101x1 STM8L101x2 STM8L101x3\n34/88 DocID15275 Rev 167 Option bytes\nOption bytes contain configurations for device hardware features as well as the memory \nprotection of the device. They are stored in a dedicated row of the memory.\nAll option bytes can be modified only in ICP mode (with SWIM) by accessing the EEPROM \naddress. See Table  10 for details on option byte addresses.\nRefer to the STM8L Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.\n          \n          Table 10. Option bytes\nAddr. Option nameOption \nbyte \nNo.Option bits Factory \ndefault \nsetting 7654 3 2 1 0\n0x4800Read-out \nprotection \n(ROP)OPT1 ROP[7:0] 0x00\n0x4807 - - Must be programmed to 0x00 0x00\n0x4802 UBC (User \nBoot code size)OPT2 UBC[7:0] 0x00\n0x4803 DATASIZE OPT3 DATASIZE[7:0] 0x00\n0x4808Independent \nwatchdog \noptionOPT4\n[1:0]ReservedIWDG \n_HALTIWDG \n_HW0x00\nTable 11. Option byte description \nOPT1ROP[7:0]  Memory  readout protection (ROP)\n0xAA: Enable readout protection (write access via SWIM protocol)\nRefer to Read-out protection  section in the STM8L reference manual \n(RM0013) for details.\nOPT2UBC[7:0] Size of the user boot code area \n0x00: no UBC\n0x01-0x02: UBC contains only the interrupt vectors.0x03: Page 0 and 1 reserved for the interrupt vectors. Page 2 is available to \nstore user boot code. Memo ry is write protected\n...0x7F - Page 0 to 126 reserved for UBC, memory is write protected\nRefer to User boot area (UBC)  section in the STM8L reference manual \n(RM0013) for more details.\nUBC[7] is forced to 0 internally by HW. \nDocID15275 Rev 16 35/88STM8L101x1 STM8L101x2 STM8L101x3 Option bytes\n35Caution: After a device reset, read access to the program memory is not guaranteed if address \n0x4807 is not programmed to 0x00.OPT3DATASIZE[7:0]  Size of the data EEPROM area\n0x00: no data EEPROM area (1)\n0x01: 1 page reserved for data storage from 0x9FC0 to 0x9FFF(1)\n0x02: 2 pages reserved for data storage from 0x9F80 to 0x9FFF(1)\n... (1)\n0x20: 32 pages reserved for data storage from 0x9800 to 0x9FFF(1)\nRefer to Data EEPROM (DATA)  section in the STM8L reference manual \n(RM0013) for more details.\nDATASIZE[7:6] are forced to 0 internal by HW.\nOPT4IWDG_HW:  Independent  watchdog \n0: Independent watchdog activated by software\n1: Independent watchdog activated by hardware\nIWDG_HALT:  Independent window  watchdog reset on Halt/Active-halt\n0: Independent watchdog continues running in Halt/Active-halt mode\n1: Independent watchdog stopped in Halt/Active-halt mode\n1. 0x00 is the only allowed value for 4 Kbyte STM8L101xx devices.Table 11. Option byte description (continued)\nUnique ID STM8L101x1 STM8L101x2 STM8L101x3\n36/88 DocID15275 Rev 168 Unique ID\nSTM8L101xx devices feature a 96-bit unique de vice identifier which provides a reference \nnumber that is unique for any device and in any  context. The 96 bits of the identifier can \nnever be altered by the user. \nThe unique device identifier can be read in  single bytes and may then be concatenated \nusing a custom algorithm.\nThe unique device identifier is ideally suited:\n• For use as serial numbers\n• For use as security keys to increase the code security in the program memory while \nusing and combining this unique ID with software cryptograp hic primitives and \nprotocols before programming the internal memory\n• To activate secure boot processes.\n          Table 12. Unique ID registers (96 bits)\nAddressContent \ndescriptionUnique ID bits\n76543 2 1 0\n0x4925X co-ordinate on \nthe waferU_ID[7:0]\n0x4926 U_ID[15:8]\n0x4927Y co-ordinate on \nthe waferU_ID[23:16]\n0x4928 U_ID[31:24]\n0x4929 Wafer number U_ID[39:32]\n0x492A\nLot numberU_ID[47:40]\n0x492B U_ID[55:48]\n0x492C U_ID[63:56]\n0x492D U_ID[71:64]\n0x492E U_ID[79:72]\n0x492F U_ID[87:80]\n0x4930 U_ID[95:88]\nDocID15275 Rev 16 37/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n639 Electrical parameters\n9.1 Parameter conditions\nUnless otherwise specified, all voltages are referred to VSS.\n9.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA= 25 °C and TA = TA max (given by \nthe selected temperature range).\nNote: The values given at 85 °C <TA ≤  125 °C are only valid for suffix 3 versions.\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3\nΣ).\n9.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3 V. They are given \nonly as design guidelines and are not tested.\n9.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n9.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  9.\nFigure 9. Pin loading conditions\n\x15\x10 P&34-\x18,\x000).\n06\x16\x15\x19\x14\x1a9\x14\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n38/88 DocID15275 Rev 169.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  10.\nFigure 10. Pin input voltage\n9.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  13: Voltage characteristics , \nTable  14: Current characteristics  and Table  15: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of \nthe device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect de vice reliability. The device mi ssion profile is  compliant with \nthe JEDEC JESD47 qualification standard; ex tended mission profiles are available on \ndemand.\n           06\x16\x15\x19\x14\x1b9\x146).34-\x18,\x000).\nTable 13. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD- VSS External supply voltage -0.3 4.0\nV\nVINInput voltage on true open drain pins \n(PC0 and PC1)(1)\n1. Positive injection is not  possible on these I/Os. VIN maximum must always be respected. IINJ(PIN)  must \nnever be exceeded. A negative injection is induced by VIN<VSS.VSS-0.3 VDD + 4.0\nInput voltage on any other pin (2)\n2. IINJ(PIN)  must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum \ncannot be respected, the injection current must be limited externally to the IINJ(PIN)  value. A positive \ninjection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. VSS-0.3 4.0\nVESD Electrostatic discharge voltage see Absolute maximum \nratings (electrical sensitivity) \non page 61-\nDocID15275 Rev 16 39/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63           \n          Table 14. Current characteristics\nSymbol Ratings  Max. Unit\nIVDD Total current into VDD power line (source) 80\nmAIVSS Total current out of VSS ground line (sink) 80\nIIOOutput current sunk by IR_TIM pin (with high sink LED \ndriver capability)80\nOutput current sunk by any other I/O and control pin 25\nOutput current sourced by any I/Os and control pin -25\nIINJ(PIN) Injected current on true open-drain pins (PC0 and PC1)(1)\n1. Positive injection is not  possible on these I/Os. VIN maximum must always be respected. IINJ(PIN)  must \nnever be exceeded. A negative injection is induced by VIN<VSS.-5\nInjected current on any other pin (2)\n2. IINJ(PIN)  must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum \ncannot be respected, the injection current must be limited externally to the IINJ(PIN)  value. A positive \ninjection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. ±5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins) (3)\n3. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous va lues). These results are based on characterization \nwith ΣIINJ(PIN)  maximum current injection on four I/O port pins of the device.±25\nTable 15. Thermal characteristics\nSymbol Ratings Value Unit\nTSTG Storage temperature range -65 to +150\n° C\nTJ Maximum junction temperature 150\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n40/88 DocID15275 Rev 169.3 Operating conditions\nSubject to general operating conditions for VDD and TA.\n9.3.1 General operating conditions\n          Table 16. General operating conditions\nSymbol Parameter  Co nditions Min Max Unit\nfMASTER(1)Master clock frequency 1.65 V ≤ VDD < 3.6 V 2 16 MHz\nVDD Standard operating voltage - 1.65 3.6 V\nPD(2)Power dissipation at TA= 85 °C  \nfor suffix 6 devicesLQFP32 - 288\nmWUFQFPN32 - 288\nUFQFPN28 - 250\nTSSOP20 - 181\nUFQFPN20 - 196\nPower dissipation at TA= 125 °C  \nfor suffix 3 devicesLQFP32 - 83\nUFQFPN32 - 185\nUFQFPN28 - 62\nTSSOP20 - 45\nUFQFPN20 - 49\nTA Temperature range 1.65 V ≤ VDD < 3.6 V\n(6 suffix version)− 40 85\n°C\n1.65 V ≤ VDD < 3.6 V\n(3 suffix version)− 40 125\nTJ Junction temperature range -40 °C ≤ TA ≤ 85 °C\n(6 suffix version) - 40 105 °C\n-40 °C ≤ TA ≤ 125 °C\n(3 suffix version)− 40 130 °C\n1. fMASTER  = fCPU\n2. To calculate PDmax (TA) use the formula given in thermal characteristics PDmax =(TJmax -TA)/ΘJA with TJmax in this table and \nΘJA in table “Thermal characteristics”\nDocID15275 Rev 16 41/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n639.3.2 Power-up / power-d own operating conditions\n          \n9.3.3 Supply current characteristics\nTotal current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins in input mode  with a static value at VDD or VSS (no load)\n• All peripherals are disabled ex cept if explicitly mentioned.\nSubject to general operating conditions for VDD and TA.Table 17. Operating conditions at power-up / power-down\nSymbol Parameter Conditions Min Typ Max Unit\ntVDD VDD rise time rate - 20 - 1300 µs/V\ntTEMP Reset release delay VDD rising - 1 - ms\nVPOR(1)(2)\n1. Guaranteed by characterization results.\n2. Correct device reset during pow er on sequence is guaranteed when tVDD[max]  is respected. External reset \ncircuit is recommended to ensure correct device reset during power down, when VPDR < VDD < VDD[min] .Power on reset \nthreshold- 1.35 - 1.65(3)\n3. Tested in production.V\nVPDR(1)(2) Power down reset \nthreshold- 1.40 - 1.60 V\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n42/88 DocID15275 Rev 161. Typical current consumption meas ured with code executed from Flash.Table 18. Total current consumption in Run mode (1) \n1. Based on characterization results, unless otherwise specified.Symbol Parameter Conditions(2)\n2. All peripherals off, VDD from 1.65 V to 3.6 V, HSI internal RC osc., fCPU=fMASTERTyp Max(3)\n3. Maximum values are given for TA = − 40 to 125 °C.Unit\nIDD (Run) Supply \ncurrent in Run \nmode\n(4) (5)\n4. CPU executing typical data processing.\n5. An approximate value of IDD(Run)  can be given by the following formula:  \nIDD(Run)  = fMASTER  x 150 µA/MHz +215 µA.Code executed from\nRAMfMASTER  = 2 MHz 0.39 0.60\nmAfMASTER  = 4 MHz 0.55 0.70\nfMASTER  = 8 MHz 0.90 1.20\nfMASTER  = 16 MHz 1.60 2.10(6)\n6. Tested in production.Code executed from \nFlashfMASTER  = 2 MHz 0.55 0.70\nfMASTER  = 4 MHz 0.88 1.80\nfMASTER  = 8 MHz 1.50 2.50\nfMASTER  = 16 MHz 2.70 3.50\nFigure 11. IDD(RUN)  vs. VDD, fCPU = 2 MHz Figure 12. IDD(RUN)  vs. VDD, fCPU = 16 MHz \n\nDocID15275 Rev 16 43/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n631. Typical current consumption meas ured with code executed from Flash.Table 19. Total current consumption in Wait mode(1) \n1. Based on characterization results, unless otherwise specified.Symbol Parameter Conditions Typ Max(2)\n2. Maximum values are given for TA = -40 to 125 °C.Unit\nIDD (Wait)Supply \ncurrent in \nWait mode CPU not clocked,  \nall peripherals off, \nHSI internal RC osc. fMASTER  = 2 MHz 245 400\nµAfMASTER  = 4 MHz 300 450\nfMASTER  = 8 MHz 380 600\nfMASTER  = 16 MHz 510 800\nFigure 13. IDD(WAIT)  vs. VDD, fCPU = 2 MHz Figure 14. IDD(WAIT)  vs. VDD, fCPU = 16 MHz\n\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n44/88 DocID15275 Rev 16          \nFigure 15. Typ. IDD(Halt)  vs. VDD,  fCPU = 2 MHz and 16 MHz\n1. Typical current consumption meas ured with code executed from Flash.Table 20. Total current consumption and timing in Halt and Active-halt mode at \nVDD = 1.65 V to 3.6 V (1)(2)\n1. TA = -40 to 125 °C, no floating I/O, unless otherwise specified.\n2. Guaranteed by characterization results.Symbol Parameter Conditions Typ Max Unit\nIDD(AH)Supply current in Active-halt \nmodeLSI RC osc.  \n(at 37 kHz)TA = -40 °C to 25 °C 0.8 2 μA\nTA = 55 °C 1 2.5 μA\nTA = 85 °C 1.4 3.2 μA\nTA = 105 °C 2.9 7.5 μA\nTA = 125 °C 5.8 13 μA\nIDD(WUFAH)Supply current during \nwakeup time from Active-halt \nmode-- 2 - m A\ntWU(AH)(3)\n3. Measured from interrupt event to interrupt vector fetch.  \nTo get tWU for another CPU frequency use tWU(FREQ) = tWU(16 MHz) + 1.5 (TFREQ -T16 MHz ).  \nThe first word of interrupt routine is fetched 5 CPU cycles after tWU.Wakeup time from Active-\nhalt mode to Run modefCPU= 16 MHz 4 6.5 μs\nIDD(Halt) Supply current in Halt modeTA = -40 °C to 25 °C 0.35 1.2(4)μA\nTA = 55 °C 0.6 1.8 μA\nTA = 85 °C 1 2.5(4)\n4. Tested in production.μA\nTA = 105 °C 2.5 6.5 μA\nTA = 125 °C 5.4 12(4)μA\nIDD(WUFH)Supply current during \nwakeup time from Halt mode2- m A\ntWU(Halt)(3)Wakeup time from Halt mode \nto Run modefCPU = 16 MHz 4 6.5 μs\n\nDocID15275 Rev 16 45/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Current consumption of on-chip peripherals\nMeasurement made for fMASTER  = from 2 MHz to 16 MHz\n          \n9.3.4 Clock and ti ming characteristics\nInternal clock sources\nSubject to general operating conditions for VDD and TA.\nHigh speed internal RC oscillator (HSI)\n          Table 21. Peripheral current consumption\nSymbol Parameter Typ. VDD = 3.0 V Unit\nIDD(TIM2) TIM2 supply current (1)\n1. Data based on a differential IDD measurement between all peripherals off and a timer counter running at  \n16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pin toggling. Not tested in \nproduction.9\nµA/MHzIDD(TIM3) TIM3 supply current (1) 9\nIDD(TIM4) TIM4 timer supply current (1) 4\nIDD(USART) USART supply current (2)\n2. Data based on a differential IDD measurement between the on-chip peripheral when kept under reset and \nnot clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pin toggling. Not tested in production.7\nIDD(SPI) SPI supply current (2)4\nIDD(I²C1) I2C supply current (2)4\nIDD(COMP) Comparator supply current (2)20 µA\nTable 22. HSI oscillator characteristics (1)\n1. VDD = 3.0 V, TA = -40 to 125  °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency VDD = 3.0 V - 16 - MHz \nACCHSIAccuracy of HSI \noscillator  \n(factory calibrated)VDD = 3.0 V, TA = 25 °C -1 - 1 %\nVDD = 3.0 V, -10 °C ≤ TA ≤  85 °C -2.5(2)-2(2)%\nVDD = 3.0 V, -10 °C ≤ TA ≤  125 °C -4.5(2)-2(2)%\nVDD = 3.0 V, 0 °C ≤ TA ≤  55 °C -1.5(2)\n2. Guaranteed by characterization results.-1 . 5(2)%\nVDD = 3.0 V, -10 °C ≤ TA ≤  70 °C -2(2)-2(2)%\n 1.65 V ≤  VDD ≤  3.6 V,  \n-40 °C ≤  TA ≤ 125 °C-4.5(2)-3(2)%\nIDD(HSI)HSI oscillator power \nconsumption- - 70 100(2)µA\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n46/88 DocID15275 Rev 16Figure 16. Typical HSI frequency vs. VDD\nFigure 17. Typical HSI accuracy vs. temperature, VDD = 3 V\nFigure 18. Typical HSI accuracy vs. temperature, VDD = 1.65 V to 3.6 V\n\nDocID15275 Rev 16 47/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Low speed internal RC oscillator (LSI)\n          \nFigure 19. Typical LSI RC frequency vs. VDD\n9.3.5 Memory characteristics\nTA = -40 to 125  °C unless otherwise specified.\n \n          Table 23. LSI oscillator characteristics (1)\n1. VDD = 1.65 V to 3.6 V, TA = -40 to 125 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfLSI Frequency - 26 38 56 kHz \nfdrift(LSI)LSI oscillator frequency \ndrift(2)\n2. For each individual part, this value is the frequency drift from the initial measured frequency .0 °C ≤ TA ≤  85 °C -12 - 11 %\nTable 24. RAM and hardware registers\nSymbol Parameter  Conditions Min Typ Max Unit\nVRM Data retention mode (1)\n1. Minimum supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware \nregisters (only in Halt mode). Guaranteed by characterization results.\nFlash memory Halt mode (or Reset) 1.4 - - V\nTable 25. Flash program memory \nSymbol Parameter  Conditions Min TypMax\n(1) Unit\nVDDOperating voltage  \n(all modes, read/write/erase)fMASTER  = 16 MHz 1.65 - 3.6 V\ntprogProgramming time for 1- or 64-byte (block) \nerase/write cycles (on programmed byte)-- 6 - m s\nProgramming time for 1-  to 64-byte (block) \nwrite cycles (on erased byte)-- 3 - m s\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n48/88 DocID15275 Rev 169.3.6 I/O port pin characteristics\nGeneral characteristics\nSubject to general operating conditions for VDD and TA unless otherwise specified. All \nunused pins must be kept at a fixed voltage: using the output mode of the I/O for example or \nan external pull-up or pull-down resistor. \n          Iprog Programming/ erasing consumptionTA=+25 °C, VDD = 3.0 V -\n0.7-\nmA\nTA=+25 °C, VDD = 1.8 V - -\ntRETData retention (program memory)  \nafter 10k erase/write cycles  \nat TA = +85 °CTRET = 55 °C 20(1)--\nyearsData retention (data memory)  \nafter 10k erase/write cycles  \nat TA = +85 °CTRET = 55 °C 20(1)--\nData retention (data memory)  \nafter 300k erase/write cycles  \nat TA = +125 °CTRET = 85 °C 1(1)--\nNRW Erase/write cycles (program memory) See notes (1)(2)10(1)--\nkcycles\nErase/write cycles (data memory) See notes (1)(3)300(1)(4)--\n1. Guaranteed by characterization results.\n2. Retention guaranteed after cycling is 10 years at 55 °C.3. Retention guaranteed after cycling is 1 year at 55 °C.4. Data based on characterization performed on the whole data memory (2 Kbytes).Table 25. Flash program memory (continued)\nSymbol Parameter  Conditions Min TypMax\n(1) Unit\nTable 26. I/O static characteristics (1) \nSymbol Parameter Conditions Min Typ Max Unit\nVIL Input low level voltage(2)Standard I/Os VSS-0.3 - 0.3 x VDDV\nTrue open drain I/Os VSS-0.3 - 0.3 x VDD\nVIH Input high level voltage (2)Standard I/Os 0.70 x VDD -VDD+0.3\nVTrue open drain I/Os  \nVDD < 2 V\n0.70 x VDD -5.2\nTrue open drain I/Os  \nVDD ≥ 2 V5.5\nVhys Schmitt trigger voltage hysteresis (3)Standard I/Os - 200 -\nmV\nTrue open drain I/Os - 250 -\nDocID15275 Rev 16 49/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Figure 20. Typical VIL and VIH vs. VDD (High sink I/Os)Ilkg Input leakage current (4)VSS ≤ VIN ≤ VDD \nStandard I/Os- - 50 (5)\nnAVSS ≤ VIN ≤ VDD \nTrue open drain I/Os- - 200(5)\nVSS ≤ VIN ≤ VDD \nPA0 with high sink LED \ndriver capability- - 200(5)\nRPU Weak pull-up equivalent resistor(6)VIN = VSS 30 45 60 k Ω\nCIO(7)I/O pin capacitance - - 5 - pF\n1. VDD = 3.0 V, TA = -40 to 85  °C unless otherwise specified.\n2. Guaranteed by characterization results.\n3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.\n4. The max. value may be exceeded if negative current is injected on adjacent pins.5. Not tested in production.6. R\nPU pull-up equivalent resistor based on a resistive transistor (corresponding IPU current characteristics described in \nFigure 22 ).\n7. Guaranteed by design.Table 26. I/O static characteristics (1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\n\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n50/88 DocID15275 Rev 16Figure 21. Typical VIL and VIH vs. VDD (true open drain I/Os)\nFigure 22. Typical pul l-up resistance RPU vs. VDD with VIN=VSS\nFigure 23. Typical pull-up current IPU vs. VDD with VIN=VSS\n\nDocID15275 Rev 16 51/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Output driving current\nSubject to general operating conditions for VDD and TA unless otherwise specified.\n          Table 27. Output driving current (High sink ports)\nI/O \nTypeSymbol Parameter Con ditions Min Max UnitStandardVOL (1)\n1. The IIO current sunk must always respect the absolute maximum rating specified in Table 14  and the sum \nof IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin  IIO = +2 mA,  \nVDD = 3.0 V-0 . 4 5 V\nIIO = +2 mA,  \nVDD = 1.8 V-0 . 4 5 V\nIIO = +10 mA,  \nVDD = 3.0 V-1 . 2 V\nVOH (2)\n2. The IIO current sourced must always respect the absolute maximum rating specified in Table 14  and the \nsum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pinIIO = -2 mA,  \nVDD = 3.0 VVDD-0.45 - V\nIIO = -1 mA,  \nVDD = 1.8 VVDD-0.45 - V\nIIO = -10 mA,  \nVDD = 3.0 VVDD-1.2 - V\nTable 28. Output driving current (true open drain ports)\nI/O \nTypeSymbol Parameter Conditions Min Max UnitOpen drainVOL (1)\n1. The IIO current sunk must always respect the absolute maximum rating specified in Table 14  and the sum \nof IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pinIIO = +3 mA,  \nVDD = 3.0 V-0 . 4 5 V\nIIO = +1 mA,  \nVDD = 1.8 V-0 . 4 5 V\nTable 29. Output driving current (PA0 with high sink LED driver capability)\nI/O \nTypeSymbol Parameter Conditions Min Max UnitIR VOL (1)\n1. The IIO current sunk must always respect the absolute maximum rating specified in Table 14  and the sum \nof IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pinIIO = +20 mA,  \nVDD = 2.0 V-0 . 9 V\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n52/88 DocID15275 Rev 16          \n          \n          \n          Figure 24. Typ. VOL at VDD = 3.0 V (High sink \nports)Figure 25. Typ. VOL at VDD = 1.8 V (High sink \nports)\nFigure 26. Typ. VOL at VDD = 3.0 V (true open \ndrain ports)Figure 27. Typ. VOL at VDD = 1.8 V (true open \ndrain ports)\nFigure 28. Typ. VDD - VOH at VDD = 3.0 V (High \nsink ports)Figure 29. Typ. VDD - VOH at VDD = 1.8 V (High \nsink ports)\n\nDocID15275 Rev 16 53/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63NRST pin\nThe NRST pin input driver is CMOS. A permanent pull-up is present.  \nRPU(NRST)  has the same value as RPU (see Table  26 on page  48).\nSubject to general operating conditions for VDD and TA unless otherwise specified.\n          \nFigure 30. Typical NRST pull-up resistance RPU vs. VDDTable 30. NRST pin characteristics\nSymbol Parameter Conditions Min Typ (1)Max Unit\nVIL(NRST) NRST input low level voltage (1)\n1. Guaranteed by characterization results.-VSS -0 . 8\nV VIH(NRST) NRST input high level voltage (1)-1 . 4 - VDD\nVOL(NRST) NRST output low level voltage IOL = 2 mA - - VDD-0.8\nRPU(NRST) NRST pull-up equivalent resistor (2)\n2. The RPU pull-up equivalent resistor is based on a resistive transistor ( Figure 30 ). Corresponding IPU current \ncharacteristics are described in Figure 31 .-3 0 4 5 6 0 k Ω\nVF(NRST) NRST input filtered pulse (3)\n3. Guaranteed by design.-- - 5 0 n s\ntOP(NRST) NRST output pulse width - 20 - - ns\nVNF(NRST) NRST input not filtered pulse (3)- 300 - - ns\n\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n54/88 DocID15275 Rev 16Figure 31. Typical NRST pull-up current Ipu vs. VDD\nThe reset network shown in Figure  32 protects the device against parasitic resets. The user \nmust ensure that the level on the NRST pin can go below the VIL max. level specified in \nTable  30. Otherwise the reset is not taken into ac count internally. For power consumption- \nsensitive applications, the capacity of the exter nal reset capacitor can be reduced to limit the \ncharge/discharge current. If the NRST signal is us ed to reset the external circuitry, the user \nmust pay attention to the charge/discharge time of the external capacitor to meet the reset \ntiming conditions of the external devices. The minimum recommended capacity is 10 nF.\nFigure 32. Recommended NRST pin configuration  \n1. Correct device reset during pow er on sequence is guaranteed when tVDD[max]  is respected.\n2. External reset circuit is recommended to ensure correct device reset during power down, when VPDR < \nVDD < VDD[min] .\n\x13\x11\x14M)(;7(51$/\n5(6(7\n&,5&8,7\n670\x1b/&ILTER2056$$\n).4%2.!,\x002%3%4567,1\n06\x16\x15\x19\x14\x1c9\x14\nDocID15275 Rev 16 55/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n639.3.7 Communication interfaces\nSerial peripheral interface (SPI) \nUnless otherwise specified,  the parameters given in Table  31 are derived from tests \nperformed under ambient temperature, fMASTER  frequency and VDD supply voltage \nconditions summarized in Section  9.3.1 . Refer to I/O port characte ristics for more details on \nthe input/output alternate function ch aracteristics (NSS, SCK, MOSI, MISO).\n          Table 31. SPI characteristics  \nSymbol Parameter Conditions(1)Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode  0 8\nMHz\nSlave mode 0 8\ntr(SCK)\ntf(SCK)SPI clock rise and fall time Capacitive load: C = 30 pF - 30\nnstsu(NSS)(2)NSS setup time Slave mode 4 x TMASTER -\nth(NSS)(2)NSS hold time Slave mode 80 -\ntw(SCKH)(2)\ntw(SCKL)(2) SCK high and low timeMaster mode,  \nfMASTER  = 8 MHz, fSCK= 4 MHz105 145\ntsu(MI) (2)\ntsu(SI)(2) Data input setup timeMaster mode 30 -\nSlave mode 3 -\nth(MI) (2)\nth(SI)(2) Data input hold timeMaster mode 15 -\nSlave mode 0 -\nta(SO)(2)(3)Data output access time Slave mode - 3x TMASTER\ntdis(SO)(2)(4)Data output disable time Slave mode 30 -\ntv(SO) (2)Data output valid time Slave mode (after enable edge) - 60\ntv(MO)(2)Data output valid timeMaster mode  \n(after enable edge)-2 0\nth(SO)(2)\nData output hold timeSlave mode (after enable edge) 15 -\nth(MO)(2) Master mode  \n(after enable edge)1-\n1. Parameters are given by selecting 10-MHz I/O output frequency.\n2. Values based on design simulation and/or char acterization results, and not tested in production.\n3. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.\n4. Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n56/88 DocID15275 Rev 16Figure 33. SPI timing diagram - slave mode and CPHA = 0\nFigure 34. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.\nDocID15275 Rev 16 57/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Figure 35. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.AI\x11\x14\x11\x13\x166\x123#+\x00/UTPUT#0(!\x1d\x10\n-/3)\n/54054-)3/\n).054#0(!\x1d\x10\n-3").\n-3"\x00/54")4\x16\x00).\n,3"\x00/54,3"\x00).#0/,\x1d\x10\n#0/,\x1d\x11\n")4\x11\x00/54.33\x00INPUT\nTC\x083#+\t\nTW\x083#+(\t\nTW\x083#+,\tTR\x083#+\t\nTF\x083#+\t\nTH\x08-)\t(IGH3#+\x00/UTPUT#0(!\x1d\x11\n#0(!\x1d\x11#0/,\x1d\x10\n#0/,\x1d\x11\nTSU\x08-)\t\nTV\x08-/\t TH\x08-/\t\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n58/88 DocID15275 Rev 16Inter IC control interface (I2C)\nSubject to general operating conditions for VDD, fMASTER, and TA unless otherwise \nspecified.\nThe STM8L I2C interface meets the requirements of the Standard I2C communication \nprotocol described in the following table with the restriction mentioned below:\nRefer to I/O port characteristics for more de tails on the input/output alternate function \ncharacteristics (SDA and SCL).\n          \nNote: For speeds around 200 kHz, achieved speed can have ± 5% tolerance  \nFor other speed ranges, achieved speed can have ± 2% tolerance  \nThe above variations depend on the accuracy of the external components used.Table 32. I2C characteristics\nSymbol ParameterStandard mode \nI2CFast mode I2C(1)\n1. fSCK must be at least 8 MHz to achieve max fast I2C speed (400 kHz).Unit\nMin(2)\n2.Data based on standard I2C protocol requirement, not tested in production.Max (2)Min (2)Max (2)\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nμs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time 0 (3)\n3.The maximum hold time of the START condition has only to be met if the interface does not stretch the low \nperiod of SCL signal.-0  (4)\n4.The device must internally provide a hold time of at least 300 ns for th e SDA signal in order to bridge the \nundefined region of the falling edge of SCL ).900 (3)\ntr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 - 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) START condition hold time 4.0 - 0.6 -\nμs\ntsu(STA)Repeated START condition setup \ntime4.7 - 0.6 -\ntsu(STO) STOP condition setup time 4.0 - 0.6 - μs\ntw(STO:STA)STOP to START condition time  \n(bus free)4.7 - 1.3 - μs\nCb Capacitive load for each bus line - 400 - 400 pF\nDocID15275 Rev 16 59/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Figure 36. Typical application with I2C bus and timing diagram 1)\n1. Measurement points are done at CMOS levels: 0.3 x VDD and 0.7 x VDD.\n9.3.8 Comparator characteristics\n          5(3($7(\' 67$57\n67$57\n672367$57\nWI\x0b6\'$\x0cWU\x0b6\'$\x0c WVX\x0b6\'$\x0c WK\x0b6\'$\x0c\nWI\x0b6&/\x0cWU\x0b6&/\x0c WZ\x0b6&//\x0c WZ\x0b6&/+\x0c WK\x0b67$\x0c WVX\x0b672\x0cWVX\x0b67$\x0c WZ\x0b672\x1d67$\x0c\n6\'$\n6&/\x17\x11\x1aN\x9f6\'$\n670\x1b/6&/9\'\'\n\x14\x13\x13\x9f\n\x14\x13\x13\x9f9\'\'\n\x17\x11\x1aN\x9f\n,\x15&%86\n06\x16\x15\x19\x15\x139\x14\nTable 33. Comparator characteristics\nSymbol Parameter  Conditions Min (1)Typ Max(1)Unit\nVIN(COMP_REF) Comparator external reference - -0.1 - VDD-1.25 V\nVIN Comparator input voltage range - -0.25 - VDD+0.25 V\nVoffset(2)Comparator offset error - - - ± 20 mV\ntSTART Startup time (after BIAS_EN) - - - 3(1)µs\nIDD(COMP)Analog comparator consumption - - - 25(1)µA\nAnalog comparator consumption  \nduring power-down-- - 6 0(1)nA\ntpropag(2)Comparator propagation delay100-mV input step \nwith 5-mV overdrive, \ninput rise time = 1 ns-- 2(1)µs\n1. Guaranteed by design.\n2. The comparator accuracy depends on the environment. In partic ular, the following cases may reduce the accuracy of the \ncomparator and must be avoided:  \n- Negative injection current on the I/Os close to the comparator inputs  \n- Switching on I/Os close to the comparator inputs  \n- Negative injection current on not used comparator input.  \n- Switching with a high dV/dt on not used comparator input.  \nThese phenomena are even more critical when a big external serial resistor is added on the inputs.\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n60/88 DocID15275 Rev 169.3.9 EMC characteristics\nSusceptibility tests are perfor med on a sample basis during  product characterization.\nFunctional EMS (electromagnetic susceptibility)\nBased on a simple running application on the product (toggling 2 LEDs through I/O ports), \nthe product is stressed by two electromagnetic ev ents until a failure occurs (indicated by the \nLEDs).\n• ESD: Electrostatic discharge (positive and negati ve) is applied on all pins of the device \nuntil a functional disturbance occurs. Th is test conforms with the IEC 61000-4-2 \nstandard.\n• FTB: A burst of fast transient voltage (p ositive and negative) is applied to VDD and VSS \nthrough a 100 pF capacitor, until a function al disturbance occurs. This test conforms \nwith the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in the \ntable below based on the EMS levels and classes defined in application note AN1709.\nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nPrequalification trials:\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring. Refer to application note Software techniques for \nimproving microcontrollers EMC performance  (AN1015). \n          Table 34. EMS data\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceLQFP32, VDD = 3.3 V 3B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceLQFP32, VDD = 3.3 V, fHSI 3B\nLQFP32, VDD = 3.3 V, fHSI/2 4A\nDocID15275 Rev 16 61/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63Electromagnetic interference (EMI)\nBased on a simple application running on the product (toggling 2 LEDs through the I/O \nports), the product is monitored in terms of em ission. This emission te st is in line with the \nnorm SAE J 1752/3 which sp ecifies the board and th e loading of each pin.\n          \nAbsolute maximum ratings (electrical sensitivity)\nBased on two different tests (ESD and LU) using specific measurement methods, the \nproduct is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts*(n+1) supply pin). \nThis test conforms to the JESD22-A114A/A115A standard. \n           Table 35. EMI data (1)\n1. Not tested in production.Symbol Parameter ConditionsMonitored\nfrequency bandMax vs. \nUnit\n16 MHz\nSEMI Peak levelVDD = 3.6 V,  \nTA = +25 °C,  \nLQFP32  \nconforming to IEC61967-20.1 MHz to 30 MHz -3\ndBμV 30 MHz to 130 MHz -6\n130 MHz to 1 GHz -5\nSAE EMI Level 1 -\nTable 36. ESD absolute maximum ratings\nSymbol Ratings ConditionsMaximum \nvalue (1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge voltage  \n(human body model)\nTA = +25 °C2000\nV\nVESD(CDM)Electrostatic discharge voltage  \n(charge device model)500\nElectrical parameters STM8L101x1 STM8L101x2 STM8L101x3\n62/88 DocID15275 Rev 16Static latch-up\n• LU: 2 complementary static tests are required on 10 parts to assess the latch-up \nperformance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input,  output and configurable I/O pin) are performed on each \nsample. This test conforms to  the EIA/JESD 78 IC latch-up  standard. For more details, \nrefer to the application note AN1181.\n          \n9.4 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  16: General operating conditions on page  40.\nThe maximum chip-junction temperature, TJmax, in degrees Celsius, may be calculated \nusing the following equation:\nTJmax = TAmax + (PDmax  x ΘJA)\nWhere:\n• TAmax is the maximum ambient temperature in °C\n•ΘJA is the package junction-to-ambient thermal resistance in °C/W\n• PDmax  is the sum of PINTmax  and PI/Omax (PDmax  = PINTmax  + PI/Omax )\n• PINTmax  is the product of IDD and VDD, expressed in watts. Th is is the maximum chip \ninternal power.\n• PI/Omax  represents the maximum power dissipation on output pins  \nwhere:  \nPI/Omax = Σ (VOL*IOL) + Σ((VDD-VOH)*IOH),  \ntaking into account the actual VOL/IOL and VOH/IOH of the I/Os at low and high level in \nthe application.Table 37. Electrical sensitivities\nSymbol Parameter Class \nLU Static latch-up class II\nDocID15275 Rev 16 63/88STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters\n63          Table 38. Thermal characteristics(1)\n1. Thermal resistances are based on JEDEC JESD51- 2 with 4-layer PCB in a natural convection \nenvironment.Symbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP 32 - 7 x 7 mm60 °C/W\nThermal resistance junction-ambient  \nUFQFPN 32 - 5 x 5 mm25 °C/W\nThermal resistance junction-ambient  \nUFQFPN 28 - 4 x 4 mm 80 °C/W\nThermal resistance junction-ambient  \nUFQFPN 20 - 3 x 3 mm - 0.6 mm102 °C/W\nThermal resistance junction-ambient  \nTSSOP 20110 °C/W\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n64/88 DocID15275 Rev 1610 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their le vel of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n10.1 UFQFPN32 package information\nFigure 37. UFQFPN32 - 32-lead ultra thin fi ne pitch quad flat no-lead package outline \n(5 x 5)\n1. Drawing is not to scale.\n2. All leads/pads should be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.!/"\x18?-%\nDocID15275 Rev 16 65/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n79          \nFigure 38. UFQFPN32 recommended footprint\n1. Dimensions are in millimeters.Table 39. UFQFPN32 - 32-lead ultra thin fine pitch quad flat no-lead package (5 x 5),\npackage mechanical data \nDim.mm inches(1)\nMin Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000 0.020 0.0500 0 0.0008 0.0020A3 - 0.152 - - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110 \nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD2 - 3.500 - - 0.1378 -\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne - 0.500 - - 0.0197 -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd 0.080 0.0031\n- Number of pins\nN3 2\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n$\x13%\x1bB)3B9\x15\x18\x11\x16\x13\n\x16\x11\x1b\x13\n\x13\x11\x19\x13\n\x16\x11\x17\x18\n\x13\x11\x18\x13\x16\x11\x17\x18\x16\x11\x1b\x13\n\x13\x11\x1a\x18\n\x16\x11\x1b\x13\x13\x11\x16\x13\x18\x11\x16\x13\n\x12\x17\x12\x18\n\x1a\x19\x12\x13\x16 \x14\x13\n\x13\x15\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n66/88 DocID15275 Rev 16Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 39. UFQFPN32 marking example (package top view)\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity./\x14\x13\x14.\x16\n5<::\n06Y\x17\x14\x18\x1b\x159\x143LQ\x03\x14\x03\nLQGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n5HYLVLRQ\x03FRGH\nDocID15275 Rev 16 67/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n7910.2 LQFP32 package information\nFigure 40. LQFP32 - 32-pin low profile quad flat package outline (7 x 7)\n1. Drawing is not to scale.$\n$\x11\n$\x13\n%\x13\n%\x11\n%\n\x11 \x18\x19\x11\x16\x11\x17 \x12\x14\n\x12\x15\n\x13\x12\n!\x11\n,\x11,+!\x11!\x12!\nCB\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\n0,!.%\n#\n0).\x00\x11\n)$%.4)&)#!4)/.CCC#\n\x167@.&@7\x13E\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n68/88 DocID15275 Rev 16          \n          Table 40. LQFP32- 32-pin low profile quad flat package (7x7), package mechanical data  \nDim.mm inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090 - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3 - 5.600 - - 0.2205 -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3 - 5.600 - - 0.2205 -\ne - 0.800 - - 0.0315 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nK 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - 0.100 - - 0.0039 -\n- Number of pins\nN3 2\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nDocID15275 Rev 16 69/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n79Figure 41. LQFP32 recommended footprint\n1. Dimensions are expres sed in millimeters. \nDevice marking \nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 42. LQFP32 marking example (package top view)\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \x156?&0?6\x12\x12 \x19\x1a\x12\x17\x12\x18 \x13\x15\n\x13\x16\n\x14\x13\x19\x0e\x17\x10\x17\x0e\x13\x10\n\x17\x0e\x13\x10\n\x11\x0e\x12\x10\x13\x11\x16\x13\x10\x0e\x15\x10\x11\x0e\x12\x10\n\x16\x0e\x11\x10\n\x19\x0e\x17\x10\x10\x0e\x18\x10\n\x16\x0e\x11\x10\n06Y\x17\x14\x18\x1b\x149\x145HYLVLRQ\x03FRGH670\x1b/\n\x14\x13\x14.\x167\x16\n<::3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n3LQ\x03\x14\x03LQGHQWLILHU\n5\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n70/88 DocID15275 Rev 16samples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.\n10.3 UFQFPN28 package information\nFigure 43. UFQFPN28 - 28-lead ultra thin fi ne pitch quad flat no-lead package outline \n(4 x 4 mm)\n4E\nB3EATING\x00\n0LANE!\x11!#O\x00\x11\x13\x10X\x14\x15\xa00IN\x00\x11\x00CORNER\n,\x11\n,\n2O\x0e\x11\x12\x15\x004YP\x0e\x12\x18\x11\n$ETAIL\x00:$\n$\x11\n%%\x11\n0IN\x00\x11\x00)$3EATING\x00\n0LANE"\n!\n$ETAIL\x00:\n!\x10"\x10?-%?6\x14\nDocID15275 Rev 16 71/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n79          \nFigure 44. UFQFPN28 recommended footprint\n1. Dimensions are expres sed in millimeters. Table 41. UFQFPN28 - 28-lead ultra thin fine pitch quad flat no-lead package (4 x 4),\npackage mechanical data \nDim.mm inches(1)\nMin Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0 0.020 0.050 0 0.0008 0.002A3 - 0.152 - - 0.0060 -\nb 0.180 0.250 0.300 0.0071 0.0098 0.0118\nD - 4.000 - - 0.1575 -\nE - 4.000 - - 0.1575 -\ne - 0.500 - - 0.0197 -\nL1 0.250 0.350 0.450 0.0098 0.0138 0.0177L2 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - 0.080 - - 0.0031 -\n- Number of pins\nN2 8\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n\x13\x0e\x13\x10\n\x13\x0e\x13\x10\x13\x0e\x12\x10\n\x13\x0e\x12\x10\x14\x0e\x13\x10\n\x10\x0e\x15\x10\x10\x0e\x15\x15 \x10\x0e\x15\x10\x10\x0e\x15\x10\n\x10\x0e\x13\x10\n!\x10"\x10?&0?6\x12\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n72/88 DocID15275 Rev 16Device marking \nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 45. UFQFPN28 marking example (package top view)\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.06Y\x17\x14\x18\x1b\x139\x14<::5HYLVLRQ\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH3LQ\x03\x14\x03\nLQGHQWLILHU5/\x14\x13\x14\x15\x19\nDocID15275 Rev 16 73/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n7910.4 UFQFPN20 package information\nFigure 46. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat\npackage outline\n1. Drawing is not to scale.$\x13$\x18B0(B9\x17\x14\x18\n\x14\x19\x15\x13\x14\x18\'\nH\nEH\n(\n$\x14\n$GGG\n/\x15 \x14\x13/\x14\n$\x16\n/\x18\'\n(\n723\x039,(:\n6,\'(\x039,(: %27720\x039,(:3LQ\x03\x14\n/\x16\n(\x14\'\x14\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n74/88 DocID15275 Rev 16Figure 47. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat\npackage recommended footprint\n1. Dimensions are expr essed in millimeters.Table 42. UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nA3 - 0.152 - - 0.060 -\nD 2.900 3.000 3.100 0.1142 0.1181 0.1220D1 - 2.000 - - 0.0790 -\nE 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE1 - 2.000 - - 0.0790 -L1 0.500 0.550 0.600 0.0197 0.0217 0.0236\nL2 0.300 0.350 0.400 0.0118 0.0138 0.0157\nL3 - 0.200 - - 0.0079 -\nL5 - 0.150 - - 0.0059 -\nb 0.180 0.250 0.300 0.0071 0.0098 0.0118e - 0.500 - - 0.0197 -\nddd - - 0.050 - - 0.0020\n!\x10!\x15?&0?6\x12\nDocID15275 Rev 16 75/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n79Device marking \nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 48. UFQFPN20 marking example (package top view)\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.06Y\x17\x14\x18\x1a\x1c9\x14/\x14)\x14\n<::55HYLVLRQ\x03FRGH\n\'DWH\x03FRGH3URGXFW\x03\nLGHQWLILFDWLRQ\x0b\x14\x0c\n3LQ\x03\x14\x03\nLQGHQWLILFDWLRQ\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n76/88 DocID15275 Rev 1610.5 TSSOP20 package information\nFigure 49. TSSOP20 - 20-lead thin shrink small package outline \n1. Drawing is not to scale.\n          9!?-%?6\x12\x11\x12\x10\n#C\n,%%\x11$\n!\x12 !K\nE B\x11\x10\x11\x11\n!\x11\n,\x11AAA3%!4).\'\n0,!.%\n#\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM\n0).\x00\x11\n)$%.4)&)#!4)/.\nTable 43. TSSOP20 - 20-lead thin shrink small package mechanical data \nDim.mm inches(1)\nMin Typ Max Min Typ Max\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nCP - - 0.100 - - 0.0039\nc 0.090 - 0.200 0.0035 - 0.0079\nD(2)6.400 6.500 6.600 0.2520 0.2559 0.2598\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1(3)4.300 4.400 4.500 0.1693 0.1732 0.1772\ne - 0.650 - 0.1693 0.0256 -\nL 0.450 0.600 0.750 0.1693 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nDocID15275 Rev 16 77/88STM8L101x1 STM8L101x2 STM8L101x3 Package information\n79Figure 50. TSSOP20 recommended footprint\n1. Dimensions are in millimeters.k0 °-8 ° 0 °-8 °\naaa - - 0.100 - - 0.0039\nNumber of pins 20\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n2. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed \n0.15mm per side.\n3. Dimension “E1” does not include interl ead flash or protrusions. Interlead flash or  protrusions shall not exceed 0.25mm per \nside.Table 43. TSSOP20 - 20-lead thin shrink small package mechanical data (continued)\nDim.mm inches(1)\nMin Typ Max Min Typ Max\n9!?&0?6\x11\x1a\x11\x14\x13 \x17\x11\x17\x13\x13\x11\x15\x18\x13\x11\x15\x18\n\x19\x11\x15\x18\n\x14\x11\x16\x18\n\x13\x11\x17\x13\x13\x11\x19\x18\x14\x11\x16\x18\n\x14\x15\x13 \x14\x14\n\x14\x13\nPackage information STM8L101x1 STM8L101x2 STM8L101x3\n78/88 DocID15275 Rev 16Device marking \nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 51. TSSOP20 marking example (package top view)\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.\x1b/\x14\x13\x14)\x153\x19\n06Y\x16\x1a\x1b\x16\x1b9\x143LQ\x03\x14\x03\nLQGHQWLILFDWLRQ\n 5HYLVLRQ\x03FRGH\n\'DWH\x03FRGH3URGXFW\x03\nLGHQWLILFDWLRQ\x0b\x14\x0c\n<::5\nDocID15275 Rev 16 79/88STM8L101x1 STM8L101x2 STM8L101x3 Device ordering information\n7911 Device ordering information\nFigure 52. STM8L101xx ordering information scheme\n1. For a list of available options (e.g. memory size, package) and order-able part numbers or for further \ninformation on any aspect of this device, please go to www.st.com  or contact the ST Sales Office nearest to \nyou.34-\x18 , \x11\x10\x11 & \x13 5 \x16 ! 42\n0RODUCT\x00CLASS\n34-\x18\x00MICROCONTROLLER\n0IN\x00COUNT\n+\x00\x1d\x00\x13\x12\x00PINS\n\'\x00\x1d\x00\x12\x18\x00PINS\n&\x00\x1d\x00\x12\x10\x00PINS\n0ACKAGE\n5\x00\x1d\x005&1&0.\x00\n4\x00\x1d\x00,1&0\n0\x00\x1d\x00433/0%XAMPLE\x1a\n3UB\rFAMILY\x00TYPE\n\x11\x10\x11\x00\x1d\x00SUB\rFAMILY&AMILY\x00TYPE\n,\x00\x1d\x00,OW\x00POWER\n4EMPERATURE\x00RANGE\n\x13\x00\x1d\x00\r\x14\x10\x00\xa0#\x00TO\x00\x11\x12\x15\x00\xa0#\n\x16\x00\x1d\x00\r\x14\x10\x00\xa0#\x00TO\x00\x18\x15\x00\xa0#0ROGRAM\x00MEMORY\x00SIZE\n\x11\x00\x1d\x00\x12\x00+BYTES\n\x12\x00\x1d\x00\x14\x00+BYTES\n\x13\x00\x1d\x00\x18\x00+BYTES\n#/-0?2%&\x00AVAILABILITY\x00ON \x005&1&0.\x12\x10\x00AND\x005&1&0.\x12\x18\n!\x00\x1d\x00#/-0?2%&\x00AVAILABLE\n"LANK\x00\x1d\x00#/-0?2%&\x00NOT\x00AVAILABLE\n3HIPPING\n42\x00\x1d\x004APE\x00AND\x00REEL\n"LANK\x00\x1d\x004RAY\x00\nSTM8 development tools STM8L101x1 STM8L101x2 STM8L101x3\n80/88 DocID15275 Rev 1612 STM8 development tools\nDevelopment tools for the STM8 microcontrollers include the full-featured STice emulation \nsystem supported by a complete software tool package including C compiler, assembler and \nintegrated development environment with high-l evel language debugger. In addition, the \nSTM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.\n12.1 Emulation and in-c ircuit debugging tools\nThe STice emulation system offers a complete range of emulation and in-circuit debugging \nfeatures on a platform that is designed for versatility and cost-effec tiveness. In addition, \nSTM8 application development is supported by a low-cost in-circuit debugger/programmer.\nThe STice is the fourth generation of full fe atured emulators from STMicroelectronics. It \noffers new advanced debugging  capabilities including profilin g and coverage to help detect \nand eliminate bottlenecks in application execution and dead code when fine tuning an application.\nIn addition, STice offers in-circuit debugging  and programming of STM8 microcontrollers via \nthe STM8 single wir e interface module  (SWIM), which allows non-intrusive debugging of an \napplication while it runs on  the target microcontroller.\nFor improved cost effectiveness, STice is bas ed on a modular design that allows the users \nto order exactly what they need to meet thei r development requirements and to adapt their \nemulation system to support existing  and future ST microcontrollers.\nSTice key features\n• Occurrence and time profiling and code coverage (new features)\n• Program and data trace recording up to 128 KB records\n• Read/write on the fly of memory during emulation\n• In-circuit debugging/prog ramming via SWIM protocol\n• 8-bit probe analyzer\n• Power supply follower managing application voltages between 1.62 to 5.5 V\n• Modularity that allows the users to specify th e components that they need to meet their \ndevelopment requirements and adapt to future requirements\n• Supported by free software tools that include integrated development environment \n(IDE), programming software interface and assembler for STM8.\nDocID15275 Rev 16 81/88STM8L101x1 STM8L101x2 STM8L101x3 STM8 development tools\n8112.2 Software tools\nSTM8 development tools are supported by a complete, free software package from \nSTMicroelectronics that includes ST Vis ual Develop (STVD) IDE and the ST Visual \nProgrammer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8. A free version that outputs up to 32\n Kbytes of code \nis available.\n12.2.1 STM8 toolset\nSTM8 toolset  with STVD integrated development environment and STVP programming \nsoftware is available for free download at www.st.com . This package includes:\nST Visual Develop  – Full-featured integrated development environment from ST, featuring\n• Seamless integration of C and ASM toolsets\n• Full-featured debugger\n• Project management\n• Syntax highlighting editor\n• Integrated programming interface\n• Support of advanced emulatio n features for STice such as  code profiling and coverage\nST Visual Programmer (STVP)  – Easy-to-use, unlimited graphical interface allowing read, \nwrite and verify of the STM8 microcontrolle r Flash program memory, data EEPROM and \noption bytes. STVP also offers project mo de for saving programming configurations and \nautomating programming sequences.\n12.2.2 C and assembly toolchains\nControl of C and assembly toolchains is seam lessly integrat ed into the STVD integrated \ndevelopment environment, making it possible to configure and control the building of user application directly from an easy-to-use graphical interface.\nAvailable toolchains include:\n• Cosmic C comp iler for STM8  – One free version that outputs up to 32 Kbytes of code \nis available. For more informat ion, see www.cosmic-software.com.\n• Raisonance C compiler for STM8  – One free version that outputs up to 32 Kbytes of \ncode. For more information, see www.raisonance.com.\n• STM8 assembler linker – Free assembly toolchain included in the STVD toolset, \nwhich allows the user to assemble and link their application source code.\n12.3 Programming tools\nDuring the development cycle, STice provides in-circuit pr ogramming of the STM8 Flash \nmicrocontroller on the user’s application board vi a the SWIM protocol. Additional tools are to \ninclude a low-cost in-circuit  programmer as well as ST socket boards, which provide \ndedicated programming platforms with sockets for programming the STM8.\nFor production environments, programmers will include a comp lete range of  gang and \nautomated programming solutions from thir d-party tool developers already supplying \nprogrammers for the STM8 family.\nRevision history STM8L101x1 STM8L101x2 STM8L101x3\n82/88 DocID15275 Rev 1613 Revision history\n          Table 44. Document revision history \nDate Revision Changes\n19-Dec-2008 1 Initial release.\n22-Apr-2009 2Added TSSOP28 package  \nModified packages on first page  \nCOMPx_OUT pins removed  \nAdded Figure 6: 28-pin TSSOP package pinout on page 17\nModified Section 9: Electrical parameters on page 38 .\nUpdated UBC[7:0] description in Section 7: Option bytes .\nUpdated low power current consumption on cover page. \nUpdated Table 13: Voltage characteristics , Table 20: Total current \nconsumption and timing in Halt and Active-halt mode at VDD = 1.65 \nV to 3.6 V , Table 26: I/O static characteristics , Table 30: NRST pin \ncharacteristics , and Section 9.3.9: EMC characteristics .\nUpdated PA1/NRST, PC0 and PC1 in Table 4: STM8L101xx pin \ndescription .\nAdded ECC feature. \nChanged internal RC frequency to 38 kHz.Updated electrical characteristics in Table 16 , Table 18 , Table 19 , \nTable 20 , Table 22 , Table 23 , and Table 26 .\n24-Apr-2009 3Corrected title on cover page.  \nChanged VFQFPN32 to WFQFPN32 and updated Table 39: \nUFQFPN32 - 32-lead ultra thin fine pitch quad flat no-lead package (5 x 5), package mechanical data .\nUpdated Table 13 , Table 26 , and Table 33 .\n14-May-2009 4Replaced WFQFPN20 3 x 3 mm 0.8 mm package by UFQFPN20 \n3 x 3 mm 0.6 mm package (first page, Table 16: General operating \nconditions on page 40 , Table 38: Thermal characteristics on \npage 63 , Section 10.2: Package mechanical data on page 67 ) \nAdded one UFQFPN20 version with COMP_REF  \nModified Figure 40: LQFP32 recommended footprint\n(1) on page 69  \nAdded IPROG values in Table 25: Flash program memory on page 47  \nUpdated Table 31: SPI characteristics on page 55\n15-May-2009 5Added STM8L101F3U6ATR part number in Section 4: Pin \ndescription on page 15  and in Figure 47: STM8L101xx ordering \ninformation scheme on page 74\nDocID15275 Rev 16 83/88STM8L101x1 STM8L101x2 STM8L101x3 Revision history\n8712-Jun-2009 6Removed TSSOP28 package  \nModified consumption value on first page  \nAdded BEEP_CSR (address 00 50F3h) in Table 7: General \nhardware register map on page 25  \nTIM2_PSCRL replaced with TIM2_PSCR and CLK_PCKEN \nreplaced with CLK_PCKENR in Table 7: General hardware register \nmap on page 25  \nAdded graphs in Section 9: Electrical parameters on page 38  \nAdded tWU(AH) and tWU(Halt) max values in Table 20: Total current \nconsumption and timing in Halt and Active-halt mode at VDD = 1.65 \nV to 3.6 V on page 44  \nModified Table 20: Total current consumption and timing in Halt and \nActive-halt mode at VDD = 1.65 V to 3.6 V on page 44\nUpdated Table 22: HSI oscillator characteristics on page 45 , \nTable 23: LSI oscillator characteristics on page 47  and Table 24: \nRAM and hardware registers on page 47  \nModified Table 27: Output driving current (High sink ports) on \npage 51  \nRemoved note 1 in Table 37: Electrical sensitivities on page 62  \nAdded note to Table 39: UFQFPN32 - 32-lead ultra thin fine pitch \nquad flat no-lead package (5 x 5), package mechanical data on \npage 67  and\nTable 41: UFQFPN28 - 28-lead ultra thin fine pitch quad flat no-lead \npackage (4 x 4), package mechanical data on page 70Table 44. Document revision history (continued)\nDate Revision Changes\nRevision history STM8L101x1 STM8L101x2 STM8L101x3\n84/88 DocID15275 Rev 1607-Sep-2009 7Added STM8L101F2U6ATR, STM8L101G2U6ATR and \nSTM8L101G3U6ATR part numbers  \nModified Section 2: Description on page 9 . \nModified Table 2: STM8L101xx device feature summary on page 9  \n(Flash)  \nModified Figure 1: STM8L101xx device block diagram on page 10  \nModified Section 3.5: Memory on page 12  \nAdded note below Figure 2: Standard 20-pin UFQFPN package \npinout on page 15  and Figure 5: Standard 28-pin UFQFPN package \npinout on page 17  \nAdded Figure 6: 28-pin UFQFPN package pinout for \nSTM8L101G3U6ATR and STM8L101G2U6ATR part numbers on page 18  \nModified reset values for Px_IDR registers in Table 6: I/O Port \nhardware register map on page 24  \nAdded Section 6: Interrupt vector mapping on page 32  \nModified OPT numbers in Section 7: Option bytes  \nModified OPT2 in Table 10: Option bytes  \nAdded Section 8: Unique ID on page 36  \nTIM_IR pin replaced with IR_TIM pin  \nModified Table 20: Total current consumption and timing in Halt and \nActive-halt mode at VDD = 1.65 V to 3.6 V on page 44  \nModified Figure 15: Typ. IDD(Halt) vs. VDD,  fCPU = 2 MHz and \n16 MHz on page 44  and Figure 19: Typical LSI RC frequency vs. \nVDD on page 47  \nModified Table 27: Output driving current (High sink ports) on \npage 51  \nUpdated Table 29: Output driving current (PA0 with high sink LED \ndriver capability) on page 51  \nModified : Functional EMS (electromagnetic susceptibility) on \npage 60  \nModified conditions in Table 35: EMI data on page 61  \nAdded note to Figure 37: UFQFPN32 - 32-l ead ultra thin fine pitch \nquad flat no-lead package outline (5 x 5) on page 67\n \nModified Figure 41: UFQFPN28 - 28-lead ultra thin fine pitch quad \nflat no-lead package outline (4 x 4)(1) on page 70  \nAdded Figure 44: UFQFPN20 recommended footprint (1) on page 71  \nAdded Figure 46: TSSOP20 recommended footprint (1) on page 72  \nCMP replaced with COMP Table 44. Document revision history (continued)\nDate Revision Changes\nDocID15275 Rev 16 85/88STM8L101x1 STM8L101x2 STM8L101x3 Revision history\n8729-Nov-2009 8Modified status of the document ( datasheet instead of preliminary \ndata)  \nReplaced WFQFPN32 with UFQFPN32 and WFQFPN28 with UFQFPN28.  \nModified title of the reference manual mentioned in Section 2: \nDescription on page 9  \nAdded references to  “low-density” in Section 2: Description on \npage 9 , Section 3.5: Memory on page 12  and in Figure 8: Memory \nmap on page 23\nModified Figure 8: Memory map on page 23  (unique ID are added)  \nTable 7: General hardware register map on page 25 : Modified \nreserved areas and IR block replaced with IRTIM block  \nModified t\nTEMP  in Table 17: Operating conditions at power-up / \npower-down on page 41  \nModified Table 23: LSI oscillator characteristics on page 47  \nModified Table 25: Flash program memory on page 47  (tPROG ) \nModified Table 16: General operating conditions on page 40  and \nTable 38: Thermal characteristics on page 63  \nModified Section 13: Revision history on page 82\n18-Jun-2010 9Modified Introduction  and Description  \nModified one reserved area (0x00 5055 to 0x00 509F) in Table 7: \nGeneral hardware register map  \nModified Table 4: STM8L101xx pin description : modified note 2 and \nremoved “wpu” for PC0 and PC1  \nRemoved one note to Table 22: HSI oscillator characteristics on \npage 45  \nModified first paragraph in Section : NRST pin  \nModified OPT3 description in Table 11: Option byte description  \nAdded note 5 to Table 18: Total current consumption in Run mode  \nModified VESD(CDM) in Table 36: ESD absolute maximum ratings on \npage 61  \nModified Figure 36: Typical application with I2C bus and timing \ndiagram 1) on page 59  \nModified COMP_REF availability information in Figure 52: \nSTM8L101xx ordering information scheme on page 79  \nModified Section 12.2: Software tools on page 78\n21-Jul-2010 10Modified Table 3: Legend/abbreviation for table 4 on page 20  and \nTable 4: STM8L101xx pin description on page 20  (for PA0, PA1, PB0 \nand PB4)  \nModified Table 13: Voltage characteristics on page 38  and Table 14: \nCurrent characteristics on page 39  \nModified VIH in Table 26: I/O static characteristics on page 48  \nAdded notes below UFQFPN32 packageTable 44. Document revision history (continued)\nDate Revision Changes\nRevision history STM8L101x1 STM8L101x2 STM8L101x3\n86/88 DocID15275 Rev 1614-Oct-2010 11Added STM8L101F1 devices:\nModified Table 1: Device summary on page 1 , Table 2: \nSTM8L101xx device feature summary on page 9  and Table 5: \nFlash and RAM boundary addresses on page 24\nModified warning below Figure 3 on page 16  and below Table 4: \nSTM8L101xx pin description on page 20  \nModified Figure 52: STM8L101xx ordering information scheme on \npage 79\nModified text above Figure 32: Recommended NRST pin \nconfiguration on page 54  \nModified Figure 32 on page 54\n02-Aug-2013 12Added “The RAM content is preserved” in halt mode Section 3.6: \nLow power modes  \nReformatted Figure 2: Standard 20-pin UFQFPN package pinout , \nFigure 3: 20-pin UFQFPN package pinout for STM8L101F1U6ATR, \nSTM8L101F2U6ATR and STM8L101F3U6ATR part numbers , \nFigure 4: 20-pin TSSOP package pinout , Figure 4: 20-pin TSSOP \npackage pinout , Figure 5: Standard 28-pin UFQFPN package pinout , \nFigure 6: 28-pin UFQFPN package pinout for STM8L101G3U6ATR \nand STM8L101G2U6ATR part numbers  and Figure 7: 32-pin \npackage pinout\nCorrected NRST/PA1 pin OD output capability in Table 4: \nSTM8L101xx pin description  and corrected note 2. and 4.\nAdded note “Slope control of all GPIO can be programmed except...” \nin Table 4: STM8L101xx pin description\nAdded note under Table 5: Flash and RAM boundary addresses\nReplaced UM0320 with UM0470 in Section 7: Option bytes\nUpdated OPT2 and OPT3 in Table 10: Option bytes\nAdded additional note 2. references in Table 22: HSI oscillator \ncharacteristics\nAdded note 2. under Table 17: Operating conditions at power-up / \npower-down  and under Figure 32: Recommended NRST pin \nconfiguration\nCorrected ‘SCK output’ in Figure 35: SPI timing diagram - master \nmode(1)\nAdded top view in Figure 43: UFQFPN20 3 x 3 mm 0.6 mm package \noutline\nRepositioned the package layout and footprint for all packages.Replaced “Standard ports” with “High sink ports”\nReplaced “TIMx_TRIG” with “TIMx_ETR” \nReplaced all ‘"Data guaranteed, each individual device tested in \nproduction” notes with “Tested in production”\n31-Mar-2014 13 Updated L3 value on Table 42 , added note 2) and 3) on Table 43\n18-Dec-2014 14Updated:\n–Figure 46: UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin \nfine pitch quad flat package outline ,\n–Table 42: UFQFPN20 - 20-lead ultra thin fine pitch quad flat \npackage (3 x 3 mm) mechanical data .Table 44. Document revision history (continued)\nDate Revision Changes\nDocID15275 Rev 16 87/88STM8L101x1 STM8L101x2 STM8L101x3 Revision history\n8702-Aug-2016 15Added:\n–Figure 39: UFQFPN32 marking example (package top view)\n–Figure 42: LQFP32 marking example (package top view)\n–Figure 45: UFQFPN28 marking example (package top view)\n–Figure 48: UFQFPN20 marking example (package top view)\n–Figure 51: TSSOP20 marking example (package top view)\nUpdated:\n–Section 9.2: Absolu te maximum ratings .\n12-May-2017 16Updated:\n– All table footnotes from “Data guar anteed by design, not tested in \nproduction” to “Guaranteed by  design” and “Data based on \ncharacterization results, not tested in production” to “Guaranteed \nby characterization results”\n–Section : Device marking on page 66\n–Section : Device marking on page 69\n–Section : Device marking on page 72\n–Section : Device marking on page 75\n–Section : Device marking on page 78\n–Figure 46: UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin \nfine pitch quad flat package outline\n–Table 42: UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin \nfine pitch quad flat package mechanical dataTable 44. Document revision history (continued)\nDate Revision Changes\nSTM8L101x1 STM8L101x2 STM8L101x3\n88/88 DocID15275 Rev 16          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: STM8L101F3U6TR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.65 V to 3.6 V
- **Current Ratings**: 
  - Supply Current in Run Mode: 
    - Dynamic Run: 150 µA/MHz
    - Active-halt: 0.8 µA
    - Halt: 0.3 µA
- **Power Consumption**: 
  - Power Dissipation at 85 °C: 
    - LQFP32: 288 mW
    - UFQFPN32: 288 mW
    - TSSOP20: 181 mW
- **Operating Temperature Range**: 
  - -40 °C to +85 °C (suffix 6)
  - -40 °C to +125 °C (suffix 3)
- **Package Type**: 
  - Available in multiple packages: 
    - UFQFPN20 (3x3 mm)
    - TSSOP20 (4.4 x 6.4 mm)
    - LQFP32 (7x7 mm)
    - UFQFPN28 (4x4 mm)
    - UFQFPN32 (5x5 mm)
- **Special Features**: 
  - Ultra-low power consumption
  - Integrated peripherals including timers, comparators, USART, SPI, and I2C
  - In-application and in-circuit programming capabilities
  - 96-bit unique ID for security and identification
- **Moisture Sensitive Level**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **STM8L101F3U6TR** is an 8-bit ultra-low power microcontroller from STMicroelectronics, part of the STM8L family. It features a high-performance STM8 core capable of executing up to 16 MIPS at a clock frequency of 16 MHz. The microcontroller integrates up to 8 Kbytes of Flash memory, 1.5 Kbytes of static RAM, and up to 2 Kbytes of data EEPROM, making it suitable for a variety of applications requiring efficient data handling and processing.

#### Typical Applications:
The STM8L101F3U6TR is designed for low-power applications, making it ideal for:
- **Battery-powered devices**: Such as wearables and portable electronics where power efficiency is critical.
- **Home automation**: Including smart sensors and controllers that require low power consumption while maintaining functionality.
- **Industrial applications**: Such as remote monitoring systems and control units that benefit from the microcontroller's low power modes.
- **Consumer electronics**: Devices that require communication interfaces like USART, SPI, and I2C for connectivity with other components or systems.

This microcontroller's combination of low power consumption, integrated peripherals, and flexible memory options makes it a versatile choice for a wide range of embedded applications.