//! **************************************************************************
// Written by: Map K.39 on Sun Feb 21 20:01:36 2010
//! **************************************************************************

SCHEMATIC START;
COMP "fpga_0_net_gnd_1_pin" LOCATE = SITE "D15" LEVEL 1;
COMP "fpga_0_net_gnd_2_pin" LOCATE = SITE "E15" LEVEL 1;
COMP "fpga_0_net_gnd_3_pin" LOCATE = SITE "G10" LEVEL 1;
COMP "fpga_0_net_gnd_4_pin" LOCATE = SITE "E10" LEVEL 1;
COMP "fpga_0_net_gnd_5_pin" LOCATE = SITE "G8" LEVEL 1;
COMP "fpga_0_net_gnd_6_pin" LOCATE = SITE "H9" LEVEL 1;
COMP "fpga_0_net_gnd_pin" LOCATE = SITE "G12" LEVEL 1;
COMP "sys_clk_pin" LOCATE = SITE "AJ15" LEVEL 1;
COMP "sys_rst_pin" LOCATE = SITE "AH5" LEVEL 1;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_0.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_0.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_1.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_1.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_2.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_2.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_3.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_3.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_4.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_4.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_5.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_5.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_6.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_6.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.B" PINNAME CLKB;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_7.A_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.A" PINNAME CLKA;
PIN isocm_bram/isocm_bram/ramb16_s9_s9_7.B_pins<15> = BEL
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.B" PINNAME CLKB;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A" PINNAME CLKA;
PIN dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A_pins<15> = BEL
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A" PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A"
        PINNAME CLKA;
PIN ppc405_0/ppc405_0/PPC405_i_pins<72> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME BRAMDSOCMCLK;
PIN ppc405_0/ppc405_0/PPC405_i_pins<106> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME BRAMISOCMCLK;
PIN ppc405_0/ppc405_0/PPC405_i_pins<604> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME CPMC405CLOCK;
PIN ppc405_0/ppc405_0/PPC405_i_pins<992> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME PLBCLK;
TIMEGRP dcm_0_dcm_0_CLK0_BUF = PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_0.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_1.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_2.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_3.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_4.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_5.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_6.B_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.A_pins<15>" PIN
        "isocm_bram/isocm_bram/ramb16_s9_s9_7.B_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_0.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_1.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_2.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_3.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_4.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_5.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_6.A_pins<15>" PIN
        "dsocm_bram/dsocm_bram/ramb16_s4_s4_7.A_pins<15>" PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7.A_pins<15>"
        BEL "ftl_0_Bus2IP_ClkOut_pin" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<72>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<106>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" BEL
        "reset_block/reset_block/SEQ/system_Reset_Req_d2" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_0" BEL
        "reset_block/reset_block/Core_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/lpf_int" BEL
        "reset_block/reset_block/EXT_LPF/exr_d1" BEL
        "reset_block/reset_block/Rstc405resetcore" BEL
        "reset_block/reset_block/core_req_edge" BEL
        "reset_block/reset_block/SEQ/pr_dec_0" BEL
        "reset_block/reset_block/SEQ/chip_dec_0" BEL
        "reset_block/reset_block/SEQ/pr_dec_2" BEL
        "reset_block/reset_block/SEQ/chip_dec_1" BEL
        "reset_block/reset_block/SEQ/chip_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_0" BEL
        "reset_block/reset_block/SEQ/bsr_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_1" BEL
        "reset_block/reset_block/SEQ/ris_edge" BEL
        "reset_block/reset_block/SEQ/seq_clr" BEL
        "reset_block/reset_block/SEQ/sys_edge" BEL
        "reset_block/reset_block/SEQ/sys_dec_0" BEL
        "reset_block/reset_block/SEQ/sys_dec_1" BEL
        "reset_block/reset_block/SEQ/sys_dec_2" BEL
        "reset_block/reset_block/SEQ/seq_cnt_en" BEL
        "reset_block/reset_block/SEQ/Chip" BEL
        "reset_block/reset_block/SEQ/bsr" BEL
        "reset_block/reset_block/SEQ/Sys" BEL "reset_block/reset_block/SEQ/pr"
        BEL "reset_block/reset_block/SEQ/system_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_0" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_1" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_2" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_4" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_5" BEL
        "reset_block/reset_block/EXT_LPF/lpf_exr" BEL
        "reset_block/reset_block/EXT_LPF/lpf_asr" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_0" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_3" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_2" BEL
        "reset_block/reset_block/CORE_RESET/q_int_1" BEL
        "reset_block/reset_block/CORE_RESET/q_int_0" BEL
        "reset_block/reset_block/core_cnt_en" BEL
        "reset_block/reset_block/Bus_Struct_Reset_0" BEL
        "reset_block/reset_block/Rstc405resetchip" BEL
        "reset_block/reset_block/Rstc405resetsys" BEL
        "reset_block/reset_block/Core_Reset_Req_d3" BEL
        "reset_block/reset_block/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "reset_block/reset_block/Mshreg_Core_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/EXT_LPF/Mshreg_asr_lpf_0/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_system_Reset_Req_d2/SRL16E" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd5"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtDAckReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine8AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine16AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtSingleAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine4AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtBurstAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWRegReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdBurstReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdBurstReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbWrDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbRdDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_0"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_4"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_5"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_6"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd6"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd7"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd8"
        BEL "plb/plb/POR_FF1_I" BEL "plb/plb/POR_FF2_I" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_BUSLOCK_SM/plb_buslock_reg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_BUSLOCK_SM/sm_buslock_reg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "plb/plb/POR_SRL_I/SRL16E" BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrbterm_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdbterm_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/burst_transfer_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_BURST_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_BRAM_CONTROLLER/IP2Bus_RdAck_i"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/rst_d2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_start_flag_d1"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/OPB_xfer_abort_ack_d1"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/rcv_last_write_status"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/Read_inprog" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Block_on_Term_Rd_after_tout" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Block_output_on_PLBabort_regd" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Wait_on_Rd_2dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Wait_on_Rd" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_RNW_and_PAValid_regd" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Block_on_Term_Rd_after_tout_EN" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/Block_output_on_PLBabort_OPBside"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdBTerm_int_1dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_1dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_1dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_1dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDAck_int_1dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_1dly_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_1dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_1dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_1dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_1dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_1dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_1dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdComp_int_1dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_63" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_62" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_61" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_60" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_59" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_58" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_57" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_56" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_55" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_54" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_53" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_52" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_51" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_50" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_49" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_48" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_47" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_46" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_45" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_44" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_43" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_42" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_41" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_40" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_39" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_38" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_37" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_36" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_35" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_34" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_33" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_32" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_31" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_30" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_29" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_28" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_27" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_26" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_25" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_24" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_23" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_22" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_21" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_20" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_19" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_18" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_17" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_16" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_15" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_14" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_13" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_12" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_11" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_10" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_9" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_8" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_7" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_6" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_5" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_4" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_1dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_2dly_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_2dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_2dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdWdAddr_2dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_2dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_2dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MErr_int_2dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdComp_int_2dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_63" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_62" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_61" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_60" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_59" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_58" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_57" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_56" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_55" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_54" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_53" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_52" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_51" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_50" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_49" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_48" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_47" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_46" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_45" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_44" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_43" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_42" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_41" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_40" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_39" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_38" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_37" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_36" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_35" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_34" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_33" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_32" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_31" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_30" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_29" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_28" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_27" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_26" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_25" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_24" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_23" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_22" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_21" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_20" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_19" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_18" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_17" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_16" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_15" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_14" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_13" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_12" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_11" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_10" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_9" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_8" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_7" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_6" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_5" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_4" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDBus_int_2dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdBTerm_int_2dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_2dly_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_2dly_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_MBusy_int_2dly_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/BGO_rdDAck_int_2dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_Reg" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_onRd_synch1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_onRd_synch2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_OPB_timeout_Strobe_out_1dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_Reg" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_onRd_synch1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_onRd_synch2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_PLB_abort_onRd_OPBside_1dly" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/I_BGO_select_regd" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_start_flag_d3"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/OPB_xfer_start_ack_d3"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_abort_flag_d3"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/OPB_xfer_abort_ack_d3"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_rst_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_start_flag_d2"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/OPB_xfer_start_ack_d2"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_abort_flag_d2"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/OPB_xfer_abort_ack_d2"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/wr_addr_rst" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/PLB_xfer_abort_flag_d1"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/xfer_rd_addr_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/xfer_rd_addr_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/xfer_rd_addr_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/xfer_rd_addr_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/BGO_select_fdrse" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/OPB_XFER_PEND_FDRSE_I" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/opb_xfer_start_flag_d1"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_cnt_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_cnt_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_cnt_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_cnt_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/access_valid_rearb" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/wrBTerm_if_PAValid" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/access_valid" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/at_1k_bndry_d2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/at_1k_bndry_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_xfer_strobe_wr_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/addrAck_d2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_last" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_4" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_5" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_6" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_7" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_8" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_9" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_10" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_11" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_12" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_13" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_14" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_15" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_16" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_17" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_18" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_19" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_20" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_21" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_22" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_23" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_24" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_25" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_26" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_27" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_28" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_29" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_30" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_31" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_32" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_33" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_34" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_35" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_36" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_37" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_38" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_39" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_40" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_41" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_42" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_43" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_44" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_45" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_46" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_47" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_48" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_49" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_50" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_51" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_52" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_53" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_54" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_55" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_56" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_57" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_58" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_59" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_60" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_61" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_62" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_wrDBus_d1_63" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDAck_i" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_4" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_5" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_6" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_7" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_8" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_9" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_10" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_11" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_12" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_13" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_14" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_15" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_16" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_17" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_18" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_19" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_20" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_21" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_22" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_23" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_24" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_25" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_26" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_27" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_28" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_ABus_reg_29" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/end_of_wr_burst" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/master_id_decode_i_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_wrComp_i" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/plb_xfer_strobe_wr" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/master_id_decode_i_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/master_id_decode_i_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/err_detect" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/at_1k_bndry" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/rd_busy" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/busy" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/opb_RNW" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/xfer_is_32" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/msize_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/msize_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_9" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/size_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_8" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_7" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/addrAck_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_6" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_wrDAck_i" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_5" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_4" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdWdAddr_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/PLB_wrBurst_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdWdAddr_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdWdAddr_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdWdAddr_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_59" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdComp_i" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_63" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_58" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/stop_rdburst_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_62" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_57" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_56" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_61" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_60" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_55" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/wr_active" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_54" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_49" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_53" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_MBusy_i_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_MBusy_i_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_MBusy_i_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_52" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_48" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_47" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_51" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_46" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/stop_wrburst_d1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_45" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_50" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_44" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_39" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/abort_flag_hold" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_43" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_38" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_42" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_37" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/start_flag_hold" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_41" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_36" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_40" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_35" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_len_0" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_len_1" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_len_2" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/brst_len_3" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_29" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_34" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_33" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_28" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_32" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_27" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_31" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_26" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_25" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_30" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_19" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_24" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/wr_busy" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_23" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_18" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_22" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_17" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_21" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_16" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/guarded_i" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_20" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_15" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_14" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_13" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_12" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_11" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/BGO_rdDBus_10" BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_1"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_1"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_0"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_0"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_1"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_0"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_strobe"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_0"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_1"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_2"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_3"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_4"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_5"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_6"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_7"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_8"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_9"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_10"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_11"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_12"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_13"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_14"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_15"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_16"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_17"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_18"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_19"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_20"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_21"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_22"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_23"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_24"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_25"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_26"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_27"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_28"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_29"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_30"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_31"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_32"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_33"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_34"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_35"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_36"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/PLB_rcv_data_37"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[29].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[28].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[27].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[26].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[15].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[14].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[13].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[12].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[11].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[10].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[9].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[8].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[7].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[6].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[5].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[4].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[3].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[2].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[1].SRL_I/SRL16E"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[0].SRL_I/SRL16E"
        BEL "plb2opb_bridge_0/plb2opb_bridge_0/OPB_IF_I/Mshreg_rst_d2/SRL16E"
        BEL "opb_v20_0/opb_v20_0/POR_FF_I" BEL
        "opb_v20_0/opb_v20_0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb_v20_0/opb_v20_0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb_v20_0/opb_v20_0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb_v20_0/opb_v20_0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb_v20_0/opb_v20_0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL "opb_v20_0/opb_v20_0/POR_SRL_I/SRL16E" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/mdm_CS_2" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/opb_RNW_1" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/mdm_CS_3" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/mdm_CS_1_DFF" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[8].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[9].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[10].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[11].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[12].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[13].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[14].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[15].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[16].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[17].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[18].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[19].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[20].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[21].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[22].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[23].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[24].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[25].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[26].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[27].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[28].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[29].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[30].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[31].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[8].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[9].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[10].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[11].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[12].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[13].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[14].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[15].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[16].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[17].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[18].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[19].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[20].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[21].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[22].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[23].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[24].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[25].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[26].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[27].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[28].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[29].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[30].SRL16E_I"
        BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[31].SRL16E_I"
        BEL "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i"
        BEL "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_2" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_1" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" BEL
        "opb_mdm_0/opb_mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd4"
        BEL "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_wr_ce_ld_enable" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd8"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd12"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_status_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_status_reg_0"
        BEL "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_type_reg_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_type_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_type_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/flush_plb_request" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_rnw_reg" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdbterm_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_31" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_30" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_29" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_28" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_27" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_26" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_25" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_24" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_23" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_22" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_21" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_20" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_19" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_18" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_17" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_16" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_15" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_14" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_13" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_12" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_11" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_10" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_9" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_8" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_7" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_6" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_5" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_4" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abus_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_busy_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_abort_reg" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdcomp_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_masterid_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_masterid_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/lcl_addrack_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_7" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_6" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_5" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_4" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_be_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_size_reg_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_size_reg_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_size_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_size_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_63" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_62" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_61" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_60" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_59" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_58" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_57" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_56" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_55" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_54" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_53" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_52" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_51" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_50" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_49" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_48" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_47" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_46" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_45" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_44" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_43" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_42" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_41" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_40" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_39" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_38" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_37" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_36" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_35" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_34" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_33" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_32" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_31" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_30" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_29" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_28" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_27" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_26" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_25" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_24" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_23" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_22" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_21" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_20" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_19" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_18" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_17" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_16" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_15" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_14" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_13" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_12" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_11" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_10" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_9" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_8" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_7" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_6" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_5" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_4" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/cmd_wrdbus_reg_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_4" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_5" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_6" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_7" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_wdt_count_8" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_1" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_2" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3" BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd7"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd9"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd10"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd14"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd13"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd6"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_6"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/BE_out_i_7"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_6"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_7"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_8"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_9"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_10"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_11"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_12"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_13"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_14"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_15"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_16"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_17"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_18"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_19"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_20"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_21"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_22"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_23"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_24"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_6"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_ADDRESS_COUNTER/reg_addr_plus_n_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CS_Size_i_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CS_Out_i_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_9"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_10"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_11"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/CE_Out_i_reg_13"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_9"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_13"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_11"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_10"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_13"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/RdCE_Out_i_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_11"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/OMIT_BURST.I_DECODER/WrCE_Out_i_reg_10"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_glbl_irpt_enable_reg"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ip_irpt_enable_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_0"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_2"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_3"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_4"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_5"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_enable_reg_6"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/strt_sm_reset"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/Reg_IP_Reset_RdCE"
        BEL "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sm_wrack"
        BEL "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/error_reply"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd1"
        BEL
        "ftl_0/ftl_0/PLB_IPIF_I/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd2"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[32].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[32].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/SP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/DP"
        BEL
        "plb2opb_bridge_0/plb2opb_bridge_0/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/SP";
TIMEGRP CPUS = BEL "ppc405_0/ppc405_0/PPC405_i" BEL
        "ppc405_1/ppc405_1/PPC405_i";
PIN ppc405_0/ppc405_0/PPC405_i_pins<579> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCHIPRESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<580> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCORERESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<581> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTSYSRESETREQ;
TIMEGRP RST_GRP = PIN "ppc405_0/ppc405_0/PPC405_i_pins<579>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<580>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<581>";
PIN dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10> = BEL
        "dcm_0/dcm_0/Using_Virtex.DCM_INST" PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL "dcm_0/dcm_0/rsti2" BEL "dcm_0/RST_shift3" BEL
        "dcm_0/RST_shift2" BEL "dcm_0/RST_shift1" BEL "dcm_0/dcm_0/rsti" PIN
        "dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10>" BEL
        "dcm_0/dcm_0/Mshreg_rsti/SRL16E";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_RST1_path = FROM TIMEGRP "CPUS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "FFS";
PATH "TS_RST1_path" TIG;
TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin
        HIGH 50%;
PIN sys_rst_pin_pins<0> = BEL "sys_rst_pin" PINNAME PAD;
PIN "sys_rst_pin_pins<0>" TIG;
SCHEMATIC END;

