[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 switch_cpus tol2bus voltage_domain workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=atomic
mem_ranges=0:4294967296
memories=system.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=BaseAtomicSimpleCPU
children=dcache decoder icache interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decoder=system.cpu.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
max_insts_all_threads=0
max_insts_any_thread=1844674407370955161
mmu=system.cpu.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
width=1
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.cpu.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=2
sequential_access=false
size=131072
system=system
tag_latency=2
tags=system.cpu.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]

[system.cpu.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
power_model=
power_state=system.cpu.dcache.tags.power_state
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=131072

[system.cpu.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu.isa

[system.cpu.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.cpu.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.icache.replacement_policy
response_latency=2
sequential_access=false
size=131072
system=system
tag_latency=2
tags=system.cpu.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]

[system.cpu.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
power_model=
power_state=system.cpu.icache.tags.power_state
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=131072

[system.cpu.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu.isa.release_se
sve_vl_se=1
system=system

[system.cpu.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME

[system.cpu.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu.mmu.dtb
dtb_walker=system.cpu.mmu.dtb_walker
eventq_index=0
itb=system.cpu.mmu.itb
itb_walker=system.cpu.mmu.itb_walker
release_se=system.cpu.isa.release_se
stage2_dtb=system.cpu.mmu.stage2_dtb
stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
stage2_itb=system.cpu.mmu.stage2_itb
stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
sys=system

[system.cpu.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[3]

[system.cpu.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[2]

[system.cpu.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.stage2_dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[5]

[system.cpu.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.stage2_itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[4]

[system.cpu.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=/home/user01/benchmark_model --graph=/home/user01/different-sizes-fcs-multi-batch-smaller/f32i8/model-512-batch-4096x2048.tflite --use_xnnpack=false --use_caching=true --num_threads=1 --num_runs=5 --warmup_runs=1 --min_secs=1e-09 --warmup_min_secs=1e-09
cwd=/home/user01/experiment-53-single-mul-multi-batch-all-sizes-with-sleep-fixed-iterations-gem5-SD-BSM-ordinary-I8I8-5-runs/SelfDependent-W4A4/model-512-batch-4096x2048
drivers=
egid=100
env=USE_ALTER_TIMING=TRUE USING_GEM5=TRUE SWITCH_CPU_GEM5=MAINSTART DisableGEMV=FALSE LowPrecisionFC=SelfDependent-W4A4 DismissQuantization=TRUE DismissFilterQuantization=TRUE DismissInputQuantization=TRUE LowPrecisionMultiBatched=TRUE LowPrecisionSingleBatched=TRUE
errout=cerr
euid=100
eventq_index=0
executable=/home/user01/benchmark_model
gid=1000
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=408
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2.replacement_policy
response_latency=20
sequential_access=false
size=2097152
system=system
tag_latency=20
tags=system.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[1]

[system.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
power_model=
power_state=system.l2.tags.power_state
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=20
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=2097152

[system.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[0]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.008
IDD02=0.06
IDD2N=0.0008
IDD2N2=0.026000000000000002
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0008
IDD2P12=0.0018000000000000002
IDD3N=0.002
IDD3N2=0.034
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0014
IDD3P12=0.011
IDD4R=0.002
IDD4R2=0.23
IDD4W=0.002
IDD4W2=0.19
IDD5=0.028
IDD52=0.15
IDD6=0.0005
IDD62=0.0018000000000000002
VDD=1.8
VDD2=1.2
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=32
device_rowbuffer_size=4096
device_size=536870912
devices_per_rank=1
dll=false
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=0:4294967296
ranks_per_channel=1
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=15000
tCS=2500
tCWL=15000
tPPD=0
tRAS=42000
tRCD=18000
tRCD_WR=18000
tREFI=3900000
tRFC=130000
tRP=18000
tRRD=10000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=50000
tXP=7500
tXPDLL=0
tXS=140000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.l2.mem_side
mem_side_ports=system.mem_ctrls.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=../../SelfDependent-W4A4/model-512-batch-4096x2048/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=../../SelfDependent-W4A4/model-512-batch-4096x2048/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=../../SelfDependent-W4A4/model-512-batch-4096x2048/fs/tmp

[system.redirect_paths3]
type=RedirectPath
app_path=/lib
eventq_index=0
host_paths=/usr/aarch64-linux-gnu/lib

[system.switch_cpus]
type=BaseO3CPU
children=branchPred decoder fuPool mmu power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=2
decodeWidth=3
decoder=system.switch_cpus.decoder
dispatchWidth=6
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=3
forwardComSize=5
fuPool=system.switch_cpus.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus.mmu
needsTSO=false
numIQEntries=48
numPhysCCRegs=450
numPhysFloatRegs=256
numPhysIntRegs=90
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=60
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus.tracer
trapLatency=13
wbWidth=8
workload=system.cpu.workload

[system.switch_cpus.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=18
RASSize=48
choiceCtrBits=3
choicePredictorSize=1024
eventq_index=0
globalCtrBits=2
globalPredictorSize=4096
indirectBranchPred=system.switch_cpus.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.switch_cpus.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu.isa

[system.switch_cpus.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.switch_cpus.fuPool.FUList0 system.switch_cpus.fuPool.FUList1 system.switch_cpus.fuPool.FUList2 system.switch_cpus.fuPool.FUList3 system.switch_cpus.fuPool.FUList4
eventq_index=0

[system.switch_cpus.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.switch_cpus.fuPool.FUList0.opList

[system.switch_cpus.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList1.opList0 system.switch_cpus.fuPool.FUList1.opList1 system.switch_cpus.fuPool.FUList1.opList2

[system.switch_cpus.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=11
pipelined=false

[system.switch_cpus.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList2]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList2.opList

[system.switch_cpus.fuPool.FUList2.opList]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.switch_cpus.fuPool.FUList3]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus.fuPool.FUList3.opList

[system.switch_cpus.fuPool.FUList3.opList]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.switch_cpus.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=2
eventq_index=0
opList=system.switch_cpus.fuPool.FUList4.opList00 system.switch_cpus.fuPool.FUList4.opList01 system.switch_cpus.fuPool.FUList4.opList02 system.switch_cpus.fuPool.FUList4.opList03 system.switch_cpus.fuPool.FUList4.opList04 system.switch_cpus.fuPool.FUList4.opList05 system.switch_cpus.fuPool.FUList4.opList06 system.switch_cpus.fuPool.FUList4.opList07 system.switch_cpus.fuPool.FUList4.opList08 system.switch_cpus.fuPool.FUList4.opList09 system.switch_cpus.fuPool.FUList4.opList10 system.switch_cpus.fuPool.FUList4.opList11 system.switch_cpus.fuPool.FUList4.opList12 system.switch_cpus.fuPool.FUList4.opList13 system.switch_cpus.fuPool.FUList4.opList14 system.switch_cpus.fuPool.FUList4.opList15 system.switch_cpus.fuPool.FUList4.opList16 system.switch_cpus.fuPool.FUList4.opList17 system.switch_cpus.fuPool.FUList4.opList18 system.switch_cpus.fuPool.FUList4.opList19 system.switch_cpus.fuPool.FUList4.opList20 system.switch_cpus.fuPool.FUList4.opList21 system.switch_cpus.fuPool.FUList4.opList22 system.switch_cpus.fuPool.FUList4.opList23 system.switch_cpus.fuPool.FUList4.opList24 system.switch_cpus.fuPool.FUList4.opList25

[system.switch_cpus.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=6
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=6
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=21
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=6
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=6
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.switch_cpus.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.switch_cpus.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=8
pipelined=true

[system.switch_cpus.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.switch_cpus.mmu.dtb
dtb_walker=system.switch_cpus.mmu.dtb_walker
eventq_index=0
itb=system.switch_cpus.mmu.itb
itb_walker=system.switch_cpus.mmu.itb_walker
release_se=system.cpu.isa.release_se
stage2_dtb=system.switch_cpus.mmu.stage2_dtb
stage2_dtb_walker=system.switch_cpus.mmu.stage2_dtb_walker
stage2_itb=system.switch_cpus.mmu.stage2_itb
stage2_itb_walker=system.switch_cpus.mmu.stage2_itb_walker
sys=system

[system.switch_cpus.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.switch_cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.switch_cpus.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.switch_cpus.mmu.dtb_walker.power_state
sys=system

[system.switch_cpus.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.switch_cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.switch_cpus.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.switch_cpus.mmu.itb_walker.power_state
sys=system

[system.switch_cpus.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.switch_cpus.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.switch_cpus.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.switch_cpus.mmu.stage2_dtb_walker.power_state
sys=system

[system.switch_cpus.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.switch_cpus.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.switch_cpus.mmu.stage2_itb_walker.power_state
sys=system

[system.switch_cpus.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus.tracer]
type=ExeTracer
eventq_index=0

[system.tol2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.tol2bus.power_state
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port system.cpu.mmu.stage2_itb_walker.port system.cpu.mmu.stage2_dtb_walker.port
mem_side_ports=system.l2.cpu_side

[system.tol2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=ArmEmuLinux
eventq_index=0
remote_gdb_port=7000
wait_for_remote_gdb=false

