

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Tue Feb 11 14:56:16 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  277|   11|  277|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|  220|  3 ~ 55  |          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 87 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 73 
44 --> 45 47 68 69 
45 --> 46 
46 --> 68 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 43 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 68 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 88 [2/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:101]   --->   Operation 88 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [2/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:101]   --->   Operation 89 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 90 [1/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:101]   --->   Operation 90 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 91 [1/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:101]   --->   Operation 91 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:133]   --->   Operation 92 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:134]   --->   Operation 93 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:134]   --->   Operation 94 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:134]   --->   Operation 95 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:134]   --->   Operation 96 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 97 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 98 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 98 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 99 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 99 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 100 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 100 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 101 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 101 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 102 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 102 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 103 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:134]   --->   Operation 103 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 104 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:129]   --->   Operation 104 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 105 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:130]   --->   Operation 105 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 106 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:134]   --->   Operation 106 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk), !map !129"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !135"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !141"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !145"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !149"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !153"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !157"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !161"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !165"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !169"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !173"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %configReg), !map !177"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 119 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:114]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:115]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:116]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:117]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:118]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:119]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:120]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:121]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:122]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:123]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:124]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:125]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %configReg, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [pynq_dsp_hls.cpp:126]   --->   Operation 132 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:126]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:129]   --->   Operation 134 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 135 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:130]   --->   Operation 135 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:135]   --->   Operation 136 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:135]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:147]   --->   Operation 138 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:147]   --->   Operation 139 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln147)   --->   "%or_ln142 = or i1 %readyRch_load, %lrclk_read" [pynq_dsp_hls.cpp:142]   --->   Operation 140 'or' 'or_ln142' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.97ns)   --->   "%xor_ln142 = xor i1 %lrclk_read, true" [pynq_dsp_hls.cpp:142]   --->   Operation 141 'xor' 'xor_ln142' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln147)   --->   "%xor_ln147 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:147]   --->   Operation 142 'xor' 'xor_ln147' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln147)   --->   "%and_ln147 = and i1 %lrclk_read, %xor_ln147" [pynq_dsp_hls.cpp:147]   --->   Operation 143 'and' 'and_ln147' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln147)   --->   "%xor_ln147_1 = xor i1 %or_ln142, true" [pynq_dsp_hls.cpp:147]   --->   Operation 144 'xor' 'xor_ln147_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln147 = or i1 %and_ln147, %xor_ln147_1" [pynq_dsp_hls.cpp:147]   --->   Operation 145 'or' 'or_ln147' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (1.81ns)   --->   "br i1 %or_ln147, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge326" [pynq_dsp_hls.cpp:147]   --->   Operation 146 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%x_assign = alloca float"   --->   Operation 147 'alloca' 'x_assign' <Predicate = (!icmp_ln761 & !or_ln147)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%x_assign_4 = alloca float"   --->   Operation 148 'alloca' 'x_assign_4' <Predicate = (!icmp_ln761 & !or_ln147)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:159]   --->   Operation 149 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln147)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:159]   --->   Operation 150 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln147)> <Delay = 0.00>
ST_11 : Operation 151 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 151 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln147)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 152 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 152 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 153 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 153 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 154 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 154 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 155 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 155 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 156 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 156 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 157 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:159]   --->   Operation 157 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 158 [2/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:156]   --->   Operation 158 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 159 [1/1] (7.00ns)   --->   "%rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:159]   --->   Operation 159 'read' 'rawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%srcL_V = trunc i32 %rawL_V to i24" [pynq_dsp_hls.cpp:161]   --->   Operation 160 'trunc' 'srcL_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 161 [1/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:156]   --->   Operation 161 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln156 = icmp ult i32 %counter_read, -2" [pynq_dsp_hls.cpp:156]   --->   Operation 162 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln156 = add i32 1, %counter_read" [pynq_dsp_hls.cpp:156]   --->   Operation 163 'add' 'add_ln156' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln156 = select i1 %icmp_ln156, i32 %add_ln156, i32 0" [pynq_dsp_hls.cpp:156]   --->   Operation 164 'select' 'select_ln156' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 165 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln156)" [pynq_dsp_hls.cpp:156]   --->   Operation 165 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 166 [1/1] (7.00ns)   --->   "%rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:160]   --->   Operation 166 'read' 'rawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%srcR_V = trunc i32 %rawR_V to i24" [pynq_dsp_hls.cpp:162]   --->   Operation 167 'trunc' 'srcR_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 168 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln156)" [pynq_dsp_hls.cpp:156]   --->   Operation 168 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln561 = sext i24 %srcL_V to i32" [pynq_dsp_hls.cpp:163]   --->   Operation 169 'sext' 'sext_ln561' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 170 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln561_1 = sext i24 %srcR_V to i32" [pynq_dsp_hls.cpp:164]   --->   Operation 171 'sext' 'sext_ln561_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 172 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 173 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 173 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 174 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 174 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 175 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 175 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 176 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 176 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 177 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 177 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 178 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 178 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 179 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 179 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 180 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 180 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 181 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:163]   --->   Operation 181 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 182 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:164]   --->   Operation 182 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 183 [16/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 183 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [16/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 184 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 185 [15/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 185 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [15/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 186 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 187 [14/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 187 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [14/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 188 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 189 [13/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 189 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [13/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 190 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 191 [12/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 191 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [12/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 192 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 193 [11/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 193 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [11/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 194 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 195 [10/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 195 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 196 [10/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 196 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 197 [9/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 197 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 198 [9/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 198 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 199 [8/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 199 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 200 [8/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 200 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 201 [7/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 201 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [7/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 202 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 203 [6/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 203 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 204 [6/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 204 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 205 [5/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 205 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 206 [5/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 206 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 207 [4/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 207 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 208 [4/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 208 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 209 [3/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 209 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 210 [3/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 210 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 211 [2/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 211 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 212 [2/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 212 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 213 [1/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:163]   --->   Operation 213 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [1/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:164]   --->   Operation 214 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.86>
ST_42 : Operation 215 [1/1] (1.86ns)   --->   "store float %floatSrcL, float* %x_assign_4" [pynq_dsp_hls.cpp:170]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.86>
ST_42 : Operation 216 [1/1] (1.86ns)   --->   "store float %floatSrcR, float* %x_assign" [pynq_dsp_hls.cpp:170]   --->   Operation 216 'store' <Predicate = true> <Delay = 1.86>
ST_42 : Operation 217 [1/1] (1.76ns)   --->   "br label %._crit_edge327" [pynq_dsp_hls.cpp:170]   --->   Operation 217 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %._crit_edge326 ], [ %stageIndex_V, %._crit_edge327.backedge ]"   --->   Operation 218 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (1.13ns)   --->   "%icmp_ln887 = icmp eq i3 %t_V, -4" [pynq_dsp_hls.cpp:170]   --->   Operation 219 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 220 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (1.65ns)   --->   "%stageIndex_V = add i3 %t_V, 1" [pynq_dsp_hls.cpp:170]   --->   Operation 221 'add' 'stageIndex_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %_ifconv, label %1" [pynq_dsp_hls.cpp:170]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %t_V, i4 0)" [pynq_dsp_hls.cpp:172]   --->   Operation 223 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i7 %tmp_5 to i64" [pynq_dsp_hls.cpp:172]   --->   Operation 224 'zext' 'zext_ln172' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%configReg_addr = getelementptr [64 x i32]* %configReg, i64 0, i64 %zext_ln172" [pynq_dsp_hls.cpp:172]   --->   Operation 225 'getelementptr' 'configReg_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 226 [2/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:172]   --->   Operation 226 'load' 'configReg_load' <Predicate = (!icmp_ln887)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 227 [1/1] (0.00ns)   --->   "%x_assign_4_load = load float* %x_assign_4" [pynq_dsp_hls.cpp:199]   --->   Operation 227 'load' 'x_assign_4_load' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_43 : Operation 228 [4/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load, 8.388607e+06" [pynq_dsp_hls.cpp:199]   --->   Operation 228 'fmul' 'floatDstL' <Predicate = (icmp_ln887)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.68>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln4 = or i7 %tmp_5, 1" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 229 'or' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln4)" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 230 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 231 [1/1] (0.00ns)   --->   "%configReg_addr_1 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_3" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 231 'getelementptr' 'configReg_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln18 = or i7 %tmp_5, 2" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 232 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln18)" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 233 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 234 [1/1] (0.00ns)   --->   "%configReg_addr_2 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_7" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 234 'getelementptr' 'configReg_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 235 [1/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:172]   --->   Operation 235 'load' 'configReg_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 236 [1/1] (0.00ns)   --->   "%id = trunc i32 %configReg_load to i4" [pynq_dsp_hls.cpp:172]   --->   Operation 236 'trunc' 'id' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 237 [1/1] (1.36ns)   --->   "switch i4 %id, label %._crit_edge327.backedge [
    i4 1, label %2
    i4 2, label %3
    i4 5, label %4
    i4 3, label %._crit_edge333
    i4 4, label %._crit_edge333
    i4 6, label %._crit_edge333
    i4 7, label %._crit_edge333
    i4 -8, label %._crit_edge333
    i4 -7, label %._crit_edge333
  ]" [pynq_dsp_hls.cpp:173]   --->   Operation 237 'switch' <Predicate = true> <Delay = 1.36>
ST_44 : Operation 238 [1/1] (0.00ns)   --->   "br label %._crit_edge327.backedge" [pynq_dsp_hls.cpp:190]   --->   Operation 238 'br' <Predicate = (id == 9) | (id == 8) | (id == 7) | (id == 6) | (id == 4) | (id == 3)> <Delay = 0.00>
ST_44 : Operation 239 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178]   --->   Operation 239 'load' 'p_Val2_7' <Predicate = (id == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 240 [2/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 240 'load' 'p_Val2_4' <Predicate = (id == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 241 [1/1] (0.00ns)   --->   "%x_assign_load_3 = load float* %x_assign" [pynq_dsp_hls.cpp:181]   --->   Operation 241 'load' 'x_assign_load_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 242 [1/1] (0.00ns)   --->   "%x_assign_4_load_3 = load float* %x_assign_4" [pynq_dsp_hls.cpp:181]   --->   Operation 242 'load' 'x_assign_4_load_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 243 [2/2] (2.32ns)   --->   "%tmp_22 = call fastcc { float, float } @effect_delay(float %x_assign_4_load_3, float %x_assign_load_3, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:181]   --->   Operation 243 'call' 'tmp_22' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 3.62>
ST_46 : Operation 244 [1/2] (1.76ns)   --->   "%tmp_22 = call fastcc { float, float } @effect_delay(float %x_assign_4_load_3, float %x_assign_load_3, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:181]   --->   Operation 244 'call' 'tmp_22' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 245 [1/1] (0.00ns)   --->   "%currentData_l_3 = extractvalue { float, float } %tmp_22, 0" [pynq_dsp_hls.cpp:181]   --->   Operation 245 'extractvalue' 'currentData_l_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 246 [1/1] (0.00ns)   --->   "%currentData_r_3 = extractvalue { float, float } %tmp_22, 1" [pynq_dsp_hls.cpp:181]   --->   Operation 246 'extractvalue' 'currentData_r_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 247 [1/1] (1.86ns)   --->   "store float %currentData_l_3, float* %x_assign_4" [pynq_dsp_hls.cpp:182]   --->   Operation 247 'store' <Predicate = true> <Delay = 1.86>
ST_46 : Operation 248 [1/1] (1.86ns)   --->   "store float %currentData_r_3, float* %x_assign" [pynq_dsp_hls.cpp:182]   --->   Operation 248 'store' <Predicate = true> <Delay = 1.86>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "br label %._crit_edge327.backedge" [pynq_dsp_hls.cpp:182]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 44> <Delay = 5.74>
ST_47 : Operation 250 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178]   --->   Operation 250 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_7 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178]   --->   Operation 251 'trunc' 'trunc_ln368_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %p_Val2_7 to i23" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 252 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 253 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln24_2 = icmp ne i8 %tmp_16, -1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 254 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln24_3 = icmp eq i23 %trunc_ln31, 0" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 255 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 256 [1/1] (0.97ns)   --->   "%or_ln24_1 = or i1 %icmp_ln24_3, %icmp_ln24_2" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 256 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 5.43>
ST_48 : Operation 257 [1/1] (0.00ns)   --->   "%x_assign_load_2 = load float* %x_assign" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 257 'load' 'x_assign_load_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 258 [1/1] (0.00ns)   --->   "%x_assign_4_load_2 = load float* %x_assign_4" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 258 'load' 'x_assign_4_load_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178]   --->   Operation 259 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 260 [1/1] (0.00ns)   --->   "%thresh = bitcast i32 %p_Result_14 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178]   --->   Operation 260 'bitcast' 'thresh' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 261 [1/1] (0.00ns)   --->   "%p_Val2_9 = bitcast float %x_assign_4_load_2 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:178]   --->   Operation 261 'bitcast' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_9 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:178]   --->   Operation 262 'trunc' 'trunc_ln368_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %p_Val2_9 to i23" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 263 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:178]   --->   Operation 264 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 265 [1/1] (0.00ns)   --->   "%absL = bitcast i32 %p_Result_16 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:178]   --->   Operation 265 'bitcast' 'absL' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 266 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast float %x_assign_load_2 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:178]   --->   Operation 266 'bitcast' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_10 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:178]   --->   Operation 267 'trunc' 'trunc_ln368_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %p_Val2_10 to i23" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 268 'trunc' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:178]   --->   Operation 269 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%absR = bitcast i32 %p_Result_17 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:178]   --->   Operation 270 'bitcast' 'absR' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30)" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 271 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 272 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp ne i8 %tmp_15, -1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 272 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 273 [1/1] (2.44ns)   --->   "%icmp_ln24_1 = icmp eq i23 %trunc_ln24, 0" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 273 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 274 [1/1] (0.97ns)   --->   "%or_ln24 = or i1 %icmp_ln24_1, %icmp_ln24" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 274 'or' 'or_ln24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 275 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp olt float %absL, %thresh" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 275 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30)" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 276 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp ne i8 %tmp_19, -1" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 277 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln31_1 = icmp eq i23 %trunc_ln31_1, 0" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 278 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 279 [1/1] (0.97ns)   --->   "%or_ln31 = or i1 %icmp_ln31_1, %icmp_ln31" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 279 'or' 'or_ln31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 280 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %absR, %thresh" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 280 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 6.40>
ST_49 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%and_ln24 = and i1 %or_ln24, %or_ln24_1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 281 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 282 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp olt float %absL, %thresh" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 282 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24_1 = and i1 %and_ln24, %tmp_17" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 283 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_1)   --->   "%and_ln31 = and i1 %or_ln31, %or_ln24_1" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 284 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 285 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %absR, %thresh" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 285 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31_1 = and i1 %and_ln31, %tmp_20" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 286 'and' 'and_ln31_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 6.44>
ST_50 : Operation 287 [7/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 287 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 288 [7/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 288 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 6.44>
ST_51 : Operation 289 [6/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 289 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 290 [6/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 290 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 6.44>
ST_52 : Operation 291 [5/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 291 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 292 [5/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 292 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 6.44>
ST_53 : Operation 293 [4/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 293 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 294 [4/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 294 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 6.44>
ST_54 : Operation 295 [3/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 295 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [3/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 296 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 6.44>
ST_55 : Operation 297 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 297 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 298 [2/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 298 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 299 [2/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 299 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 6.44>
ST_56 : Operation 300 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 300 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_8 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 301 'trunc' 'trunc_ln368_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 302 [1/7] (6.44ns)   --->   "%tmp_i = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 302 'fsub' 'tmp_i' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 303 [1/7] (6.44ns)   --->   "%tmp_9_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 303 'fsub' 'tmp_9_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 5.70>
ST_57 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 304 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "%ratio = bitcast i32 %p_Result_15 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:178]   --->   Operation 305 'bitcast' 'ratio' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 306 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 306 'fmul' 'tmp_5_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 307 [4/4] (5.70ns)   --->   "%tmp_1_i1 = fmul float %tmp_9_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 307 'fmul' 'tmp_1_i1' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 5.70>
ST_58 : Operation 308 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 308 'fmul' 'tmp_5_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 309 [3/4] (5.70ns)   --->   "%tmp_1_i1 = fmul float %tmp_9_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 309 'fmul' 'tmp_1_i1' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 5.70>
ST_59 : Operation 310 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 310 'fmul' 'tmp_5_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 311 [2/4] (5.70ns)   --->   "%tmp_1_i1 = fmul float %tmp_9_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 311 'fmul' 'tmp_1_i1' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 5.70>
ST_60 : Operation 312 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 312 'fmul' 'tmp_5_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 313 [1/4] (5.70ns)   --->   "%tmp_1_i1 = fmul float %tmp_9_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 313 'fmul' 'tmp_1_i1' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 6.44>
ST_61 : Operation 314 [7/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 314 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 315 [7/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 315 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 6.44>
ST_62 : Operation 316 [6/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 316 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 317 [6/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 317 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 6.44>
ST_63 : Operation 318 [5/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 318 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 319 [5/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 319 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 6.44>
ST_64 : Operation 320 [4/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 320 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 321 [4/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 321 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 6.44>
ST_65 : Operation 322 [3/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 322 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 323 [3/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 323 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 6.44>
ST_66 : Operation 324 [2/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 324 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 325 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %x_assign_4_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 325 'fcmp' 'tmp_18' <Predicate = (!and_ln24_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 326 [2/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 326 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 327 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp olt float %x_assign_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 327 'fcmp' 'tmp_21' <Predicate = (!and_ln31_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 6.44>
ST_67 : Operation 328 [1/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_5_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178]   --->   Operation 328 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 329 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %x_assign_4_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 329 'fcmp' 'tmp_18' <Predicate = (!and_ln24_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 330 [1/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_1_i1" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:178]   --->   Operation 330 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 331 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp olt float %x_assign_load_2, 0.000000e+00" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 331 'fcmp' 'tmp_21' <Predicate = (!and_ln31_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 3.55>
ST_68 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln24, %tmp_18" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 332 'and' 'and_ln28' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%bitcast_ln28 = bitcast float %absDst to i32" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 333 'bitcast' 'bitcast_ln28' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00>
ST_68 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i32 %bitcast_ln28, -2147483648" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 334 'xor' 'xor_ln28' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%bitcast_ln28_1 = bitcast i32 %xor_ln28 to float" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 335 'bitcast' 'bitcast_ln28_1' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00>
ST_68 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln24 = xor i1 %and_ln24_1, true" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 336 'xor' 'xor_ln24' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28_1 = and i1 %and_ln28, %xor_ln24" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 337 'and' 'and_ln28_1' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 338 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %bitcast_ln28_1, float %absDst" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178]   --->   Operation 338 'select' 'select_ln28' <Predicate = (id == 2 & !and_ln24_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 339 [1/1] (0.69ns) (out node of the LUT)   --->   "%dst_l_1 = select i1 %and_ln24_1, float %x_assign_4_load_2, float %select_ln28" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178]   --->   Operation 339 'select' 'dst_l_1' <Predicate = (id == 2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%and_ln35 = and i1 %or_ln31, %tmp_21" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 340 'and' 'and_ln35' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%bitcast_ln35 = bitcast float %absDst_1 to i32" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 341 'bitcast' 'bitcast_ln35' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00>
ST_68 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln35 = xor i32 %bitcast_ln35, -2147483648" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 342 'xor' 'xor_ln35' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%bitcast_ln35_1 = bitcast i32 %xor_ln35 to float" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 343 'bitcast' 'bitcast_ln35_1' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00>
ST_68 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln31 = xor i1 %and_ln31_1, true" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 344 'xor' 'xor_ln31' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%and_ln35_1 = and i1 %and_ln35, %xor_ln31" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 345 'and' 'and_ln35_1' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 346 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %and_ln35_1, float %bitcast_ln35_1, float %absDst_1" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:178]   --->   Operation 346 'select' 'select_ln35' <Predicate = (id == 2 & !and_ln31_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 347 [1/1] (0.69ns) (out node of the LUT)   --->   "%dst_r_1 = select i1 %and_ln31_1, float %x_assign_load_2, float %select_ln35" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178]   --->   Operation 347 'select' 'dst_r_1' <Predicate = (id == 2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 348 [1/1] (1.86ns)   --->   "store float %dst_l_1, float* %x_assign_4" [pynq_dsp_hls.cpp:179]   --->   Operation 348 'store' <Predicate = (id == 2)> <Delay = 1.86>
ST_68 : Operation 349 [1/1] (1.86ns)   --->   "store float %dst_r_1, float* %x_assign" [pynq_dsp_hls.cpp:179]   --->   Operation 349 'store' <Predicate = (id == 2)> <Delay = 1.86>
ST_68 : Operation 350 [1/1] (0.00ns)   --->   "br label %._crit_edge327.backedge" [pynq_dsp_hls.cpp:179]   --->   Operation 350 'br' <Predicate = (id == 2)> <Delay = 0.00>
ST_68 : Operation 351 [1/1] (0.00ns)   --->   "br label %._crit_edge327"   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 44> <Delay = 5.74>
ST_69 : Operation 352 [1/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 352 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_4 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 353 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_4 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 354 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 355 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 356 [1/1] (1.55ns)   --->   "%icmp_ln257_2 = icmp ne i8 %tmp_s, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 356 'icmp' 'icmp_ln257_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 357 [1/1] (2.44ns)   --->   "%icmp_ln257_3 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 357 'icmp' 'icmp_ln257_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 358 [1/1] (0.97ns)   --->   "%or_ln257_1 = or i1 %icmp_ln257_3, %icmp_ln257_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 358 'or' 'or_ln257_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 5.43>
ST_70 : Operation 359 [1/1] (0.00ns)   --->   "%x_assign_load_1 = load float* %x_assign" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 359 'load' 'x_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 360 [1/1] (0.00ns)   --->   "%x_assign_4_load_1 = load float* %x_assign_4" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 360 'load' 'x_assign_4_load_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 361 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 362 [1/1] (0.00ns)   --->   "%thresh_1 = bitcast i32 %p_Result_11 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175]   --->   Operation 362 'bitcast' 'thresh_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 363 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_4_load_1 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:175]   --->   Operation 363 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_5 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:175]   --->   Operation 364 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %p_Val2_5 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 365 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:175]   --->   Operation 366 'bitconcatenate' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 367 [1/1] (0.00ns)   --->   "%absL_1 = bitcast i32 %p_Result_12 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:175]   --->   Operation 367 'bitcast' 'absL_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 368 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast float %x_assign_load_1 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:175]   --->   Operation 368 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_6 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:175]   --->   Operation 369 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i32 %p_Val2_6 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 370 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:175]   --->   Operation 371 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 372 [1/1] (0.00ns)   --->   "%absR_1 = bitcast i32 %p_Result_13 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:175]   --->   Operation 372 'bitcast' 'absR_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 373 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 374 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_9, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 374 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 375 [1/1] (2.44ns)   --->   "%icmp_ln257_1 = icmp eq i23 %trunc_ln257_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 375 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 376 [1/1] (0.97ns)   --->   "%or_ln257 = or i1 %icmp_ln257_1, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 376 'or' 'or_ln257' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 377 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %absL_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 377 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 378 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 379 [1/1] (1.55ns)   --->   "%icmp_ln257_4 = icmp ne i8 %tmp_11, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 379 'icmp' 'icmp_ln257_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 380 [1/1] (2.44ns)   --->   "%icmp_ln257_5 = icmp eq i23 %trunc_ln257_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 380 'icmp' 'icmp_ln257_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 381 [1/1] (0.97ns)   --->   "%or_ln257_2 = or i1 %icmp_ln257_5, %icmp_ln257_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 381 'or' 'or_ln257_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 382 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %absR_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 382 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 383 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_4_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 383 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 384 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %x_assign_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 384 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 46> <Delay = 6.40>
ST_71 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257 = and i1 %or_ln257, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 385 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 386 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %absL_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 386 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257_1 = and i1 %and_ln257, %tmp_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 387 'and' 'and_ln257_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstL_1 = select i1 %and_ln257_1, float %absL_1, float %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175]   --->   Operation 388 'select' 'monitorDstL_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_2 = and i1 %or_ln257_2, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 389 'and' 'and_ln257_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 390 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %absR_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 390 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_3 = and i1 %and_ln257_2, %tmp_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 391 'and' 'and_ln257_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 392 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstR_1 = select i1 %and_ln257_3, float %absR_1, float %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175]   --->   Operation 392 'select' 'monitorDstR_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 393 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_4_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 393 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 394 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %x_assign_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 394 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 47> <Delay = 2.85>
ST_72 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%and_ln11 = and i1 %or_ln257, %tmp_13" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 395 'and' 'and_ln11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln11 = bitcast float %monitorDstL_1 to i32" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 396 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%xor_ln11 = xor i32 %bitcast_ln11, -2147483648" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 397 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln11_1 = bitcast i32 %xor_ln11 to float" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 398 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 399 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_l = select i1 %and_ln11, float %bitcast_ln11_1, float %monitorDstL_1" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175]   --->   Operation 399 'select' 'dst_l' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%and_ln12 = and i1 %or_ln257_2, %tmp_14" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 400 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln12 = bitcast float %monitorDstR_1 to i32" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 401 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%xor_ln12 = xor i32 %bitcast_ln12, -2147483648" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 402 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln12_1 = bitcast i32 %xor_ln12 to float" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 403 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_r = select i1 %and_ln12, float %bitcast_ln12_1, float %monitorDstR_1" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175]   --->   Operation 404 'select' 'dst_r' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 405 [1/1] (1.86ns)   --->   "store float %dst_l, float* %x_assign_4" [pynq_dsp_hls.cpp:176]   --->   Operation 405 'store' <Predicate = true> <Delay = 1.86>
ST_72 : Operation 406 [1/1] (1.86ns)   --->   "store float %dst_r, float* %x_assign" [pynq_dsp_hls.cpp:176]   --->   Operation 406 'store' <Predicate = true> <Delay = 1.86>
ST_72 : Operation 407 [1/1] (0.00ns)   --->   "br label %._crit_edge327.backedge" [pynq_dsp_hls.cpp:176]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 43> <Delay = 5.70>
ST_73 : Operation 408 [1/1] (0.00ns)   --->   "%x_assign_load = load float* %x_assign" [pynq_dsp_hls.cpp:200]   --->   Operation 408 'load' 'x_assign_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 409 [3/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load, 8.388607e+06" [pynq_dsp_hls.cpp:199]   --->   Operation 409 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 410 [4/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:200]   --->   Operation 410 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 44> <Delay = 5.70>
ST_74 : Operation 411 [2/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load, 8.388607e+06" [pynq_dsp_hls.cpp:199]   --->   Operation 411 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 412 [3/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:200]   --->   Operation 412 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 45> <Delay = 5.70>
ST_75 : Operation 413 [1/4] (5.70ns)   --->   "%floatDstL = fmul float %x_assign_4_load, 8.388607e+06" [pynq_dsp_hls.cpp:199]   --->   Operation 413 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 414 [2/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:200]   --->   Operation 414 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 46> <Delay = 5.70>
ST_76 : Operation 415 [1/4] (5.70ns)   --->   "%floatDstR = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:200]   --->   Operation 415 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 416 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %floatDstL to i32" [pynq_dsp_hls.cpp:201]   --->   Operation 416 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:201]   --->   Operation 417 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:201]   --->   Operation 418 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 419 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:201]   --->   Operation 419 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 420 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [pynq_dsp_hls.cpp:201]   --->   Operation 420 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:201]   --->   Operation 421 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 422 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:201]   --->   Operation 422 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 423 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [pynq_dsp_hls.cpp:201]   --->   Operation 423 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 424 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [pynq_dsp_hls.cpp:201]   --->   Operation 424 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 47> <Delay = 6.84>
ST_77 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:201]   --->   Operation 425 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [pynq_dsp_hls.cpp:201]   --->   Operation 426 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_77 : Operation 427 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [pynq_dsp_hls.cpp:201]   --->   Operation 427 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 428 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [pynq_dsp_hls.cpp:201]   --->   Operation 428 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 429 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [pynq_dsp_hls.cpp:201]   --->   Operation 429 'sub' 'sh_amt_1' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 430 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 24" [pynq_dsp_hls.cpp:201]   --->   Operation 430 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_2, %sext_ln281" [pynq_dsp_hls.cpp:201]   --->   Operation 431 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 432 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:201]   --->   Operation 432 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:201]   --->   Operation 433 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:201]   --->   Operation 434 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:201]   --->   Operation 435 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 436 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0" [pynq_dsp_hls.cpp:201]   --->   Operation 436 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:201]   --->   Operation 437 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:201]   --->   Operation 438 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:201]   --->   Operation 439 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 440 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %floatDstR to i32" [pynq_dsp_hls.cpp:202]   --->   Operation 440 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:202]   --->   Operation 441 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 442 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:202]   --->   Operation 442 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 443 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:202]   --->   Operation 443 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_4 to i9" [pynq_dsp_hls.cpp:202]   --->   Operation 444 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:202]   --->   Operation 445 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 446 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:202]   --->   Operation 446 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 447 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [pynq_dsp_hls.cpp:202]   --->   Operation 447 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 448 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_4, -106" [pynq_dsp_hls.cpp:202]   --->   Operation 448 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 48> <Delay = 6.84>
ST_78 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:201]   --->   Operation 449 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_78 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:201]   --->   Operation 450 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_4, i24 -1, i24 0" [pynq_dsp_hls.cpp:201]   --->   Operation 451 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i24" [pynq_dsp_hls.cpp:201]   --->   Operation 452 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_78 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i24 %tmp_2, %sext_ln294cast" [pynq_dsp_hls.cpp:201]   --->   Operation 453 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285" [pynq_dsp_hls.cpp:201]   --->   Operation 454 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 455 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295" [pynq_dsp_hls.cpp:201]   --->   Operation 455 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:201]   --->   Operation 456 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:201]   --->   Operation 457 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 458 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278" [pynq_dsp_hls.cpp:201]   --->   Operation 458 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:201]   --->   Operation 459 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:201]   --->   Operation 460 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 461 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_2, i24 %select_ln285_1" [pynq_dsp_hls.cpp:201]   --->   Operation 461 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:202]   --->   Operation 462 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:202]   --->   Operation 463 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_78 : Operation 464 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:202]   --->   Operation 464 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 465 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:202]   --->   Operation 465 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 466 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:202]   --->   Operation 466 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 467 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24" [pynq_dsp_hls.cpp:202]   --->   Operation 467 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_6, %sext_ln281_1" [pynq_dsp_hls.cpp:202]   --->   Operation 468 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 469 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:202]   --->   Operation 469 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:202]   --->   Operation 470 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 471 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:202]   --->   Operation 471 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:202]   --->   Operation 472 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 473 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0" [pynq_dsp_hls.cpp:202]   --->   Operation 473 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:202]   --->   Operation 474 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:202]   --->   Operation 475 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:202]   --->   Operation 476 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 477 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:205]   --->   Operation 477 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 49> <Delay = 7.00>
ST_79 : Operation 478 [1/1] (2.31ns)   --->   "%sub_ln461 = sub i24 0, %select_ln282" [pynq_dsp_hls.cpp:201]   --->   Operation 478 'sub' 'sub_ln461' <Predicate = (p_Result_18)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 479 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_18, i24 %sub_ln461, i24 %select_ln282" [pynq_dsp_hls.cpp:201]   --->   Operation 479 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:202]   --->   Operation 480 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_79 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:202]   --->   Operation 481 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_8, i24 -1, i24 0" [pynq_dsp_hls.cpp:202]   --->   Operation 482 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24" [pynq_dsp_hls.cpp:202]   --->   Operation 483 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_79 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i24 %tmp_6, %sext_ln294_1cast" [pynq_dsp_hls.cpp:202]   --->   Operation 484 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2" [pynq_dsp_hls.cpp:202]   --->   Operation 485 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 486 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1" [pynq_dsp_hls.cpp:202]   --->   Operation 486 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:202]   --->   Operation 487 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:202]   --->   Operation 488 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 489 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1" [pynq_dsp_hls.cpp:202]   --->   Operation 489 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:202]   --->   Operation 490 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:202]   --->   Operation 491 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_6, i24 %select_ln285_3" [pynq_dsp_hls.cpp:202]   --->   Operation 492 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:205]   --->   Operation 493 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 494 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:205]   --->   Operation 494 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 495 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:205]   --->   Operation 495 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 50> <Delay = 7.00>
ST_80 : Operation 496 [1/1] (2.31ns)   --->   "%sub_ln461_1 = sub i24 0, %select_ln282_1" [pynq_dsp_hls.cpp:202]   --->   Operation 496 'sub' 'sub_ln461_1' <Predicate = (p_Result_19)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 497 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_19, i24 %sub_ln461_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:202]   --->   Operation 497 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i24 %select_ln303 to i32" [pynq_dsp_hls.cpp:205]   --->   Operation 498 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 499 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)" [pynq_dsp_hls.cpp:205]   --->   Operation 499 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 500 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:209]   --->   Operation 500 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_80 : Operation 501 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:210]   --->   Operation 501 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_80 : Operation 502 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:211]   --->   Operation 502 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_80 : Operation 503 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:212]   --->   Operation 503 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 81 <SV = 51> <Delay = 7.00>
ST_81 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i24 %select_ln303_1 to i32" [pynq_dsp_hls.cpp:206]   --->   Operation 504 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 505 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)" [pynq_dsp_hls.cpp:206]   --->   Operation 505 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 506 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:209]   --->   Operation 506 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_81 : Operation 507 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:210]   --->   Operation 507 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_81 : Operation 508 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:211]   --->   Operation 508 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_81 : Operation 509 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:212]   --->   Operation 509 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 82 <SV = 52> <Delay = 7.00>
ST_82 : Operation 510 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:206]   --->   Operation 510 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 53> <Delay = 7.00>
ST_83 : Operation 511 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:206]   --->   Operation 511 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 54> <Delay = 7.00>
ST_84 : Operation 512 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:206]   --->   Operation 512 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 55> <Delay = 7.00>
ST_85 : Operation 513 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:206]   --->   Operation 513 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 56> <Delay = 7.00>
ST_86 : Operation 514 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:206]   --->   Operation 514 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 515 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:213]   --->   Operation 515 'br' <Predicate = true> <Delay = 1.81>

State 87 <SV = 57> <Delay = 0.00>
ST_87 : Operation 516 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %lrclk_read, %0 ]" [pynq_dsp_hls.cpp:101]   --->   Operation 516 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 517 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv ], [ true, %0 ]"   --->   Operation 517 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 518 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %xor_ln142, %0 ]" [pynq_dsp_hls.cpp:142]   --->   Operation 518 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST16, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new17" [pynq_dsp_hls.cpp:142]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 520 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:145]   --->   Operation 520 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_87 : Operation 521 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new17"   --->   Operation 521 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_87 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:101]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 523 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:143]   --->   Operation 523 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_87 : Operation 524 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 524 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_87 : Operation 525 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:213]   --->   Operation 525 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:101) [28]  (1 ns)

 <State 2>: 3.49ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:101) [28]  (1 ns)
	'add' operation ('ret.V', pynq_dsp_hls.cpp:134) [48]  (2.49 ns)

 <State 3>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr', pynq_dsp_hls.cpp:134) [50]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 5>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 6>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [51]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:134) [52]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_1', pynq_dsp_hls.cpp:159) [74]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [75]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:159) [76]  (7 ns)

 <State 19>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:160) [77]  (7 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:163) [81]  (6.41 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:163) [82]  (6.08 ns)

 <State 42>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln170', pynq_dsp_hls.cpp:170) of variable 'floatSrcL', pynq_dsp_hls.cpp:163 on local variable 'f' [86]  (1.86 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'load' operation ('x_assign_4_load', pynq_dsp_hls.cpp:199) on local variable 'f' [243]  (0 ns)
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:199) [244]  (5.7 ns)

 <State 44>: 3.69ns
The critical path consists of the following:
	'load' operation ('configReg_load', pynq_dsp_hls.cpp:172) on array 'configReg' [105]  (2.32 ns)
	blocking operation 1.36 ns on control path)

 <State 45>: 2.32ns
The critical path consists of the following:
	'load' operation ('x_assign_load_3', pynq_dsp_hls.cpp:181) on local variable 'f' [111]  (0 ns)
	'call' operation ('tmp_22', pynq_dsp_hls.cpp:181) to 'effect_delay' [113]  (2.32 ns)

 <State 46>: 3.63ns
The critical path consists of the following:
	'call' operation ('tmp_22', pynq_dsp_hls.cpp:181) to 'effect_delay' [113]  (1.77 ns)
	'store' operation ('store_ln182', pynq_dsp_hls.cpp:182) of variable 'currentData.l', pynq_dsp_hls.cpp:181 on local variable 'f' [116]  (1.86 ns)

 <State 47>: 5.75ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:178) on array 'configReg' [122]  (2.32 ns)
	'icmp' operation ('icmp_ln24_3', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178) [147]  (2.45 ns)
	'or' operation ('or_ln24_1', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178) [148]  (0.978 ns)

 <State 48>: 5.43ns
The critical path consists of the following:
	'load' operation ('x_assign_load_2', pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178) on local variable 'f' [120]  (0 ns)
	'fcmp' operation ('tmp_20', pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:178) [169]  (5.43 ns)

 <State 49>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178) [150]  (5.43 ns)
	'and' operation ('and_ln24_1', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178) [151]  (0.978 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 56>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [152]  (6.44 ns)

 <State 57>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [153]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [153]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [153]  (5.7 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [153]  (5.7 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:178) [154]  (6.44 ns)

 <State 68>: 3.55ns
The critical path consists of the following:
	'and' operation ('and_ln28', pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178) [156]  (0 ns)
	'and' operation ('and_ln28_1', pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178) [161]  (0 ns)
	'select' operation ('select_ln28', pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:178) [162]  (0.993 ns)
	'select' operation ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178) [163]  (0.698 ns)
	'store' operation ('store_ln179', pynq_dsp_hls.cpp:179) of variable 'dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:178 on local variable 'f' [183]  (1.86 ns)

 <State 69>: 5.75ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:175) on array 'configReg' [189]  (2.32 ns)
	'icmp' operation ('icmp_ln257_3', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175) [210]  (2.45 ns)
	'or' operation ('or_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175) [211]  (0.978 ns)

 <State 70>: 5.43ns
The critical path consists of the following:
	'load' operation ('x_assign_load_1', pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:175) on local variable 'f' [187]  (0 ns)
	'fcmp' operation ('tmp_12', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:175) [221]  (5.43 ns)

 <State 71>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175) [213]  (5.43 ns)
	'and' operation ('and_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175) [214]  (0 ns)
	'select' operation ('monitorDstL', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:175) [215]  (0.978 ns)

 <State 72>: 2.85ns
The critical path consists of the following:
	'and' operation ('and_ln11', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175) [225]  (0 ns)
	'select' operation ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175) [229]  (0.993 ns)
	'store' operation ('store_ln176', pynq_dsp_hls.cpp:176) of variable 'dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:175 on local variable 'f' [236]  (1.86 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'load' operation ('x_assign_load', pynq_dsp_hls.cpp:200) on local variable 'f' [242]  (0 ns)
	'fmul' operation ('floatDstR', pynq_dsp_hls.cpp:200) [245]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:199) [244]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:199) [244]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstR', pynq_dsp_hls.cpp:200) [245]  (5.7 ns)

 <State 77>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284', pynq_dsp_hls.cpp:201) [257]  (1.66 ns)
	'and' operation ('and_ln284', pynq_dsp_hls.cpp:201) [269]  (0.978 ns)
	'and' operation ('and_ln285', pynq_dsp_hls.cpp:201) [270]  (0 ns)
	'select' operation ('select_ln285', pynq_dsp_hls.cpp:201) [271]  (4.2 ns)

 <State 78>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284_1', pynq_dsp_hls.cpp:202) [296]  (1.66 ns)
	'and' operation ('and_ln284_1', pynq_dsp_hls.cpp:202) [308]  (0.978 ns)
	'and' operation ('and_ln285_2', pynq_dsp_hls.cpp:202) [309]  (0 ns)
	'select' operation ('select_ln285_2', pynq_dsp_hls.cpp:202) [310]  (4.2 ns)

 <State 79>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_2', pynq_dsp_hls.cpp:205) [327]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:205) [328]  (7 ns)

 <State 80>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:205) [329]  (7 ns)

 <State 81>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [331]  (7 ns)

 <State 82>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [332]  (7 ns)

 <State 83>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [332]  (7 ns)

 <State 84>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [332]  (7 ns)

 <State 85>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [332]  (7 ns)

 <State 86>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:206) [332]  (7 ns)

 <State 87>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
