0.7
2020.2
Nov  8 2024
22:36:55
/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.srcs/sim_1/imports/Serial_debug_read_write_timing/tb_uart_testbench.sv,1749299242,systemVerilog,,,,tb_uart_debug,,uvm,,,,,,
/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.srcs/sources_1/imports/Serial_debug_read_write_timing/topv2.sv,1749300320,systemVerilog,,/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.srcs/sim_1/imports/Serial_debug_read_write_timing/tb_uart_testbench.sv,,reset_gen;top;uart_debug;uart_rx;uart_tx,,uvm,,,,,,
