Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading explicitly-specified extra libs for nom_tt_025C_1v80…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading explicitly-specified extra libs for nom_ff_n40C_1v95…
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading explicitly-specified extra libs for nom_ss_100C_1v60…
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Reading OpenROAD database at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas/1-diodeinsertion/efpga_core.odb'…
Reading design constraints file at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/base_user_project_wrapper.sdc'…
[WARNING STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[INFO]: Creating clock {clk} for mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk with period: 40
[WARNING STA-0366] port 'gpio_in[30]' not found.
[WARNING STA-0450] virtual clock clk can not be propagated.
[WARNING STA-0450] virtual clock jtag_clk can not be propagated.
[INFO]: Setting clock uncertainity to: 0.25
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[WARNING STA-0366] port 'resetb_l' not found.
[INFO]: Setting input ports external delay to: 0
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[INFO]: Setting output ports external delay to: 0
[WARNING STA-0366] port 'gpio_out[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_out[*]' not found.
[WARNING STA-0450] virtual clock clk can not be propagated.
[WARNING STA-0450] virtual clock jtag_clk can not be propagated.
[INFO] Setting RC values…
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 24
[INFO GRT-0003] Macros: 159
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 47555

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal    4314129        566847          86.86%
met2       Vertical      3238275        444255          86.28%
met3       Horizontal    2156853        343086          84.09%
met4       Vertical      1511229        175880          88.36%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0103] Extra Run for hard benchmark.
[WARNING GRT-0230] Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
[INFO GRT-0197] Via related to pin nodes: 13726
[INFO GRT-0198] Via related Steiner nodes: 404
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 36026
[INFO GRT-0112] Final usage 3D: 344798
[WARNING GRT-0115] Global routing finished with overflow.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0          3185            0.00%             0 /  7 / 3185
met1            566847         62591           11.04%             8 /  1 / 5737
met2            444255        103955           23.40%             0 /  8 / 8969
met3            343086         45116           13.15%             6 /  0 / 5892
met4            175880         21873           12.44%             0 /  2 / 691
---------------------------------------------------------------------------------------
Total          1530068        236720           15.47%            14 / 18 / 24474

[INFO GRT-0018] Total wirelength: 1885528 um
[INFO GRT-0014] Routed nets: 15003
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1036414.7 u
legalized HPWL        1037663.2 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 1089 instances
[INFO DPL-0021] HPWL before          1037663.2 u
[INFO DPL-0022] HPWL after           1036414.7 u
[INFO DPL-0023] HPWL delta               -0.1 %
-congestion_iterations 50 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 24
[INFO GRT-0003] Macros: 159
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 47555

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal    4314129        566847          86.86%
met2       Vertical      3238275        444255          86.28%
met3       Horizontal    2156853        343086          84.09%
met4       Vertical      1511229        175880          88.36%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0103] Extra Run for hard benchmark.
[WARNING GRT-0230] Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
[INFO GRT-0197] Via related to pin nodes: 13726
[INFO GRT-0198] Via related Steiner nodes: 404
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 36026
[INFO GRT-0112] Final usage 3D: 344798
[WARNING GRT-0115] Global routing finished with overflow.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0          3185            0.00%             0 /  7 / 3185
met1            566847         62591           11.04%             8 /  1 / 5737
met2            444255        103955           23.40%             0 /  8 / 8969
met3            343086         45116           13.15%             6 /  0 / 5892
met4            175880         21873           12.44%             0 /  2 / 691
---------------------------------------------------------------------------------------
Total          1530068        236720           15.47%            14 / 18 / 24474

[INFO GRT-0018] Total wirelength: 1885528 um
[INFO GRT-0014] Routed nets: 15003
Setting global connections for newly added cells…
[INFO] Setting global connections...
eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO
eFPGA_top_i.Inst_BlockRAM_6 matched with eFPGA_top_i.Inst_BlockRAM_6
eFPGA_top_i.Inst_BlockRAM_5 matched with eFPGA_top_i.Inst_BlockRAM_5
eFPGA_top_i.Inst_BlockRAM_4 matched with eFPGA_top_i.Inst_BlockRAM_4
eFPGA_top_i.Inst_BlockRAM_3 matched with eFPGA_top_i.Inst_BlockRAM_3
eFPGA_top_i.Inst_BlockRAM_2 matched with eFPGA_top_i.Inst_BlockRAM_2
eFPGA_top_i.Inst_BlockRAM_1 matched with eFPGA_top_i.Inst_BlockRAM_1
eFPGA_top_i.Inst_BlockRAM_0 matched with eFPGA_top_i.Inst_BlockRAM_0
eFPGA_top_i.eFPGA_Config_inst matched with eFPGA_top_i.eFPGA_Config_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                   159 8134702.00
  Fill cell                              5176   19428.63
  Tap cell                              13483   16869.93
  Antenna cell                           1100    2752.64
  Buffer                                   56     315.30
  Timing Repair Buffer                    270    3288.15
  Sequential cell                         448    9460.32
  Multi-Input combinational cell          721    7314.52
  Total                                 21413 8194131.50
Writing OpenROAD database to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.odb'…
Writing netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.nl.v'…
Writing powered netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.pnl.v'…
Writing layout to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.def'…
Writing timing constraints to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.sdc'…
