<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>VideopacSDCart.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc95144xl.chp</devFile><mfdFile>VideopacSDCart.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7-19-2020" design="VideopacSDCart" device="XC95144XL" eqnType="1" pkg="TQ100" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  8:46PM" version="1.0"/><inputs id="PAGEMODE2_SPECSIG" userloc="S:PIN78"/><inputs id="PAGEMODE0_SPECSIG" userloc="S:PIN76"/><inputs id="P11" userloc="S:PIN37"/><inputs id="EXTRAM" userloc="S:PIN59"/><inputs id="ARDWE" userloc="S:PIN79"/><inputs id="RAMD7PIN_SPECSIG" userloc="S:PIN20"/><inputs id="PAGEMODE1_SPECSIG" userloc="S:PIN77"/><inputs id="BUSD6PIN_SPECSIG" userloc="S:PIN50"/><inputs id="ARDA1_SPECSIG" userloc="S:PIN97"/><inputs id="ARDA0_SPECSIG" userloc="S:PIN99"/><inputs id="BUSA1_SPECSIG" userloc="S:PIN52"/><inputs id="RAMD6PIN_SPECSIG" userloc="S:PIN23"/><inputs id="BUSA9_SPECSIG" userloc="S:PIN30"/><inputs id="BUSWR" userloc="S:PIN61"/><inputs id="BUSA2_SPECSIG" userloc="S:PIN49"/><inputs id="BUSD5PIN_SPECSIG" userloc="S:PIN53"/><inputs id="RAMD5PIN_SPECSIG" userloc="S:PIN25"/><inputs id="BUSA3_SPECSIG" userloc="S:PIN43"/><inputs id="BUSD4PIN_SPECSIG" userloc="S:PIN55"/><inputs id="BUSA11_SPECSIG" userloc="S:PIN33"/><inputs id="RAMD4PIN_SPECSIG" userloc="S:PIN28"/><inputs id="BUSA4_SPECSIG" userloc="S:PIN41"/><inputs id="BUSD3PIN_SPECSIG" userloc="S:PIN58"/><inputs id="P10" userloc="S:PIN35"/><inputs id="RAMD3PIN_SPECSIG" userloc="S:PIN29"/><inputs id="BUSD2PIN_SPECSIG" userloc="S:PIN60"/><inputs id="BUSA5_SPECSIG" userloc="S:PIN39"/><inputs id="RAMD2PIN_SPECSIG" userloc="S:PIN27"/><inputs id="BUSA7_SPECSIG" userloc="S:PIN36"/><inputs id="BUSD1PIN_SPECSIG" userloc="S:PIN63"/><inputs id="P14" userloc="S:PIN40"/><inputs id="RAMD1PIN_SPECSIG" userloc="S:PIN24"/><inputs id="BUSA6_SPECSIG" userloc="S:PIN34"/><inputs id="BUSD0PIN_SPECSIG" userloc="S:PIN64"/><inputs id="BUSA10_SPECSIG" userloc="S:PIN42"/><inputs id="PSEN" userloc="S:PIN56"/><inputs id="RAMD0PIN_SPECSIG" userloc="S:PIN22"/><inputs id="BUSA8_SPECSIG" userloc="S:PIN32"/><inputs id="T0" userloc="S:PIN65"/><inputs id="BUSA0_SPECSIG" userloc="S:PIN54"/><inputs id="BUSD7PIN_SPECSIG" userloc="S:PIN46"/><inputs id="ARDD0PIN_SPECSIG" userloc="S:PIN74"/><inputs id="ARDD1PIN_SPECSIG" userloc="S:PIN73"/><inputs id="ARDD2PIN_SPECSIG" userloc="S:PIN72"/><inputs id="ARDD3PIN_SPECSIG" userloc="S:PIN71"/><inputs id="ARDD4PIN_SPECSIG" userloc="S:PIN70"/><inputs id="ARDD5PIN_SPECSIG" userloc="S:PIN68"/><inputs id="ARDD6PIN_SPECSIG" userloc="S:PIN67"/><inputs id="ARDD7PIN_SPECSIG" userloc="S:PIN66"/><inputs id="ARDA10_SPECSIG" userloc="S:PIN87"/><inputs id="ARDA11_SPECSIG" userloc="S:PIN86"/><inputs id="ARDA12_SPECSIG" userloc="S:PIN85"/><inputs id="ARDA13_SPECSIG" userloc="S:PIN82"/><inputs id="ARDA2_SPECSIG" userloc="S:PIN96"/><inputs id="ARDA3_SPECSIG" userloc="S:PIN95"/><inputs id="ARDA4_SPECSIG" userloc="S:PIN94"/><inputs id="ARDA5_SPECSIG" userloc="S:PIN93"/><inputs id="ARDA6_SPECSIG" userloc="S:PIN92"/><inputs id="ARDA7_SPECSIG" userloc="S:PIN91"/><inputs id="ARDA8_SPECSIG" userloc="S:PIN90"/><inputs id="ARDA9_SPECSIG" userloc="S:PIN89"/><inputs id="ARDOE" userloc="S:PIN80"/><inputs id="ARDA14_SPECSIG" userloc="S:PIN81"/><pin id="FB1_MC2_PIN11" pinnum="11" signal="RAMA4_SPECSIG" use="O"/><pin id="FB1_MC3_PIN12" pinnum="12" signal="RAMA11_SPECSIG" use="O"/><pin id="FB1_MC5_PIN13" pinnum="13" signal="RAMA3_SPECSIG" use="O"/><pin id="FB1_MC6_PIN14" pinnum="14" signal="RAMOE" use="O"/><pin id="FB1_MC8_PIN15" pinnum="15" signal="RAMA2_SPECSIG" use="O"/><pin id="FB1_MC9_PIN16" pinnum="16" signal="RAMA10_SPECSIG" use="O"/><pin id="FB1_MC11_PIN17" pinnum="17" signal="RAMA1_SPECSIG" use="O"/><pin id="FB1_MC12_PIN18" pinnum="18" signal="RAMCS" use="O"/><pin id="FB1_MC14_PIN19" pinnum="19" signal="RAMA0_SPECSIG" use="O"/><pin id="FB1_MC15_PIN20" pinnum="20" signal="RAMD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC17_PIN22" pinnum="22" signal="RAMD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC2_PIN99" pinnum="99" signal="ARDA0_SPECSIG" use="I"/><pin id="FB2_MC5_PIN1" pinnum="1" signal="RAMA14_SPECSIG" use="O"/><pin id="FB2_MC6_PIN2" pinnum="2" signal="RAMA12_SPECSIG" use="O"/><pin id="FB2_MC8_PIN3" pinnum="3" signal="RAMWE" use="O"/><pin id="FB2_MC9_PIN4" pinnum="4" signal="RAMA7_SPECSIG" use="O"/><pin id="FB2_MC11_PIN6" pinnum="6" signal="RAMA13_SPECSIG" use="O"/><pin id="FB2_MC12_PIN7" pinnum="7" signal="RAMA6_SPECSIG" use="O"/><pin id="FB2_MC14_PIN8" pinnum="8" signal="RAMA8_SPECSIG" use="O"/><pin id="FB2_MC15_PIN9" pinnum="9" signal="RAMA5_SPECSIG" use="O"/><pin id="FB2_MC17_PIN10" pinnum="10" signal="RAMA9_SPECSIG" use="O"/><pin id="FB3_MC2_PIN23" pinnum="23" signal="RAMD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN24" pinnum="24" signal="RAMD1_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC6_PIN25" pinnum="25" signal="RAMD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC8_PIN27" pinnum="27" signal="RAMD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC9_PIN28" pinnum="28" signal="RAMD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC11_PIN29" pinnum="29" signal="RAMD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC12_PIN30" pinnum="30" signal="BUSA9_SPECSIG" use="I"/><pin id="FB3_MC14_PIN32" pinnum="32" signal="BUSA8_SPECSIG" use="I"/><pin id="FB3_MC15_PIN33" pinnum="33" signal="BUSA11_SPECSIG" use="I"/><pin id="FB3_MC17_PIN34" pinnum="34" signal="BUSA6_SPECSIG" use="I"/><pin id="FB4_MC2_PIN87" pinnum="87" signal="ARDA10_SPECSIG" use="I"/><pin id="FB4_MC5_PIN89" pinnum="89" signal="ARDA9_SPECSIG" use="I"/><pin id="FB4_MC6_PIN90" pinnum="90" signal="ARDA8_SPECSIG" use="I"/><pin id="FB4_MC8_PIN91" pinnum="91" signal="ARDA7_SPECSIG" use="I"/><pin id="FB4_MC9_PIN92" pinnum="92" signal="ARDA6_SPECSIG" use="I"/><pin id="FB4_MC11_PIN93" pinnum="93" signal="ARDA5_SPECSIG" use="I"/><pin id="FB4_MC12_PIN94" pinnum="94" signal="ARDA4_SPECSIG" use="I"/><pin id="FB4_MC14_PIN95" pinnum="95" signal="ARDA3_SPECSIG" use="I"/><pin id="FB4_MC15_PIN96" pinnum="96" signal="ARDA2_SPECSIG" use="I"/><pin id="FB4_MC17_PIN97" pinnum="97" signal="ARDA1_SPECSIG" use="I"/><pin id="FB5_MC2_PIN35" pinnum="35" signal="P10" use="I"/><pin id="FB5_MC5_PIN36" pinnum="36" signal="BUSA7_SPECSIG" use="I"/><pin id="FB5_MC6_PIN37" pinnum="37" signal="P11" use="I"/><pin id="FB5_MC8_PIN39" pinnum="39" signal="BUSA5_SPECSIG" use="I"/><pin id="FB5_MC9_PIN40" pinnum="40" signal="P14" use="I"/><pin id="FB5_MC11_PIN41" pinnum="41" signal="BUSA4_SPECSIG" use="I"/><pin id="FB5_MC12_PIN42" pinnum="42" signal="BUSA10_SPECSIG" use="I"/><pin id="FB5_MC14_PIN43" pinnum="43" signal="BUSA3_SPECSIG" use="I"/><pin id="FB5_MC15_PIN46" pinnum="46" signal="BUSD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC17_PIN49" pinnum="49" signal="BUSA2_SPECSIG" use="I"/><pin id="FB6_MC2_PIN74" pinnum="74" signal="ARDD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC5_PIN76" pinnum="76" signal="PAGEMODE0_SPECSIG" use="I"/><pin id="FB6_MC6_PIN77" pinnum="77" signal="PAGEMODE1_SPECSIG" use="I"/><pin id="FB6_MC8_PIN78" pinnum="78" signal="PAGEMODE2_SPECSIG" use="I"/><pin id="FB6_MC9_PIN79" pinnum="79" signal="ARDWE" use="I"/><pin id="FB6_MC11_PIN80" pinnum="80" signal="ARDOE" use="I"/><pin id="FB6_MC12_PIN81" pinnum="81" signal="ARDA14_SPECSIG" use="I"/><pin id="FB6_MC14_PIN82" pinnum="82" signal="ARDA13_SPECSIG" use="I"/><pin id="FB6_MC15_PIN85" pinnum="85" signal="ARDA12_SPECSIG" use="I"/><pin id="FB6_MC17_PIN86" pinnum="86" signal="ARDA11_SPECSIG" use="I"/><pin id="FB7_MC2_PIN50" pinnum="50" signal="BUSD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC5_PIN52" pinnum="52" signal="BUSA1_SPECSIG" use="I"/><pin id="FB7_MC6_PIN53" pinnum="53" signal="BUSD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC8_PIN54" pinnum="54" signal="BUSA0_SPECSIG" use="I"/><pin id="FB7_MC9_PIN55" pinnum="55" signal="BUSD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC11_PIN56" pinnum="56" signal="PSEN" use="I"/><pin id="FB7_MC12_PIN58" pinnum="58" signal="BUSD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC14_PIN59" pinnum="59" signal="EXTRAM" use="I"/><pin id="FB7_MC15_PIN60" pinnum="60" signal="BUSD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC17_PIN61" pinnum="61" signal="BUSWR" use="I"/><pin id="FB8_MC2_PIN63" pinnum="63" signal="BUSD1_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC5_PIN64" pinnum="64" signal="BUSD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC6_PIN65" pinnum="65" signal="T0" use="I"/><pin id="FB8_MC8_PIN66" pinnum="66" signal="ARDD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC9_PIN67" pinnum="67" signal="ARDD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC11_PIN68" pinnum="68" signal="ARDD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC12_PIN70" pinnum="70" signal="ARDD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC14_PIN71" pinnum="71" signal="ARDD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC15_PIN72" pinnum="72" signal="ARDD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC17_PIN73" pinnum="73" signal="ARDD1_SPECSIG" use="IO_SPECSIG"/><fblock id="FB1" inputUse="28" pinUse="11"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN11" sigUse="5" signal="RAMA4_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4" pt5="FB1_2_5"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12" sigUse="7" signal="RAMA11_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4" pt5="FB1_3_5"/></macrocell><macrocell id="FB1_MC4"><pterms pt1="FB1_4_1"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN13" sigUse="5" signal="RAMA3_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN14" sigUse="7" signal="RAMOE"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4" pt5="FB1_6_5"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN15" sigUse="5" signal="RAMA2_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3" pt4="FB1_8_4" pt5="FB1_8_5"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN16" sigUse="6" signal="RAMA10_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3" pt4="FB1_9_4" pt5="FB1_9_5"/></macrocell><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN17" sigUse="5" signal="RAMA1_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3" pt4="FB1_11_4"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18" sigUse="0" signal="RAMCS"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19" sigUse="5" signal="RAMA0_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="6" signal="RAMD7_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4" pt5="FB1_15_5"/></macrocell><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN22" sigUse="6" signal="RAMD0_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/><fbinput id="FB1_I2" signal="ARDA0_SPECSIG"/><fbinput id="FB1_I3" signal="ARDA10_SPECSIG"/><fbinput id="FB1_I4" signal="ARDA11_SPECSIG"/><fbinput id="FB1_I5" signal="ARDA1_SPECSIG"/><fbinput id="FB1_I6" signal="ARDA2_SPECSIG"/><fbinput id="FB1_I7" signal="ARDA3_SPECSIG"/><fbinput id="FB1_I8" signal="ARDA4_SPECSIG"/><fbinput id="FB1_I9" signal="ARDOE"/><fbinput id="FB1_I10" signal="BUSA0_SPECSIG"/><fbinput id="FB1_I11" signal="BUSA10_SPECSIG"/><fbinput id="FB1_I12" signal="BUSA11_SPECSIG"/><fbinput id="FB1_I13" signal="BUSA1_SPECSIG"/><fbinput id="FB1_I14" signal="BUSA2_SPECSIG"/><fbinput id="FB1_I15" signal="BUSA3_SPECSIG"/><fbinput id="FB1_I16" signal="BUSA4_SPECSIG"/><fbinput id="FB1_I17" signal="EXTRAM"/><fbinput fbk="PIN" id="FB1_I18" signal="BUSD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I19" signal="ARDD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I20" signal="BUSD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I21" signal="ARDD7PIN_SPECSIG"/><fbinput id="FB1_I22" signal="P10"/><fbinput id="FB1_I23" signal="P11"/><fbinput id="FB1_I24" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB1_I25" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB1_I26" signal="PAGEMODE2_SPECSIG"/><fbinput id="FB1_I27" signal="PSEN"/><fbinput id="FB1_I28" signal="bankvp0_SPECSIG"/><pterm id="FB1_2_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA4_SPECSIG"/></pterm><pterm id="FB1_2_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA4_SPECSIG"/></pterm><pterm id="FB1_2_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA4_SPECSIG"/></pterm><pterm id="FB1_2_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA4_SPECSIG"/></pterm><pterm id="FB1_2_5"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA11_SPECSIG"/></pterm><pterm id="FB1_3_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA11_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA11_SPECSIG"/></pterm><pterm id="FB1_3_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="P10"/></pterm><pterm id="FB1_3_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="P10"/></pterm><pterm id="FB1_3_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA11_SPECSIG"/></pterm><pterm id="FB1_4_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="bankvp0_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA3_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA3_SPECSIG"/></pterm><pterm id="FB1_5_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA3_SPECSIG"/></pterm><pterm id="FB1_5_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA3_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PSEN"/></pterm><pterm id="FB1_6_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDOE"/></pterm><pterm id="FB1_6_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDOE"/></pterm><pterm id="FB1_6_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="P11" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="PSEN"/></pterm><pterm id="FB1_6_5"><signal id="PAGEMODE0_SPECSIG"/><signal id="EXTRAM" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="PSEN"/></pterm><pterm id="FB1_8_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA2_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA2_SPECSIG"/></pterm><pterm id="FB1_8_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA2_SPECSIG"/></pterm><pterm id="FB1_8_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA2_SPECSIG"/></pterm><pterm id="FB1_8_5"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA10_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA10_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA10_SPECSIG"/></pterm><pterm id="FB1_9_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="BUSA11_SPECSIG"/></pterm><pterm id="FB1_9_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA11_SPECSIG"/></pterm><pterm id="FB1_9_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA10_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA1_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA1_SPECSIG"/></pterm><pterm id="FB1_11_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/></pterm><pterm id="FB1_11_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA1_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/></pterm><pterm id="FB1_14_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA0_SPECSIG"/></pterm><pterm id="FB1_14_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD0PIN_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD0PIN_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD0PIN_SPECSIG"/></pterm><pterm id="FB1_15_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD0PIN_SPECSIG"/></pterm><pterm id="FB1_15_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD7PIN_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD7PIN_SPECSIG"/></pterm><pterm id="FB1_17_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD7PIN_SPECSIG"/></pterm><pterm id="FB1_17_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD7PIN_SPECSIG"/></pterm><pterm id="FB1_17_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><equation id="RAMA4_SPECSIG" userloc="S:PIN11"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/></d2></equation><equation id="RAMA11_SPECSIG" userloc="S:PIN12"><d2><eq_pterm ptindx="FB1_3_1"/><eq_pterm ptindx="FB1_3_2"/><eq_pterm ptindx="FB1_3_3"/><eq_pterm ptindx="FB1_3_4"/><eq_pterm ptindx="FB1_3_5"/><eq_pterm import="1" ptindx="FB1_2_5"/><eq_pterm import="1" ptindx="FB1_4_1"/></d2></equation><equation id="RAMA3_SPECSIG" userloc="S:PIN13"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/><eq_pterm ptindx="FB1_5_3"/><eq_pterm ptindx="FB1_5_4"/></d2></equation><equation id="RAMOE" userloc="S:PIN14"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/><eq_pterm ptindx="FB1_6_4"/><eq_pterm ptindx="FB1_6_5"/></d2></equation><equation id="RAMA2_SPECSIG" userloc="S:PIN15"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/><eq_pterm ptindx="FB1_8_3"/><eq_pterm ptindx="FB1_8_4"/></d2></equation><equation id="RAMA10_SPECSIG" userloc="S:PIN16"><d2><eq_pterm ptindx="FB1_9_1"/><eq_pterm ptindx="FB1_9_2"/><eq_pterm ptindx="FB1_9_3"/><eq_pterm ptindx="FB1_9_4"/><eq_pterm ptindx="FB1_9_5"/><eq_pterm import="1" ptindx="FB1_8_5"/></d2></equation><equation id="RAMA1_SPECSIG" userloc="S:PIN17"><d2><eq_pterm ptindx="FB1_11_1"/><eq_pterm ptindx="FB1_11_2"/><eq_pterm ptindx="FB1_11_3"/><eq_pterm ptindx="FB1_11_4"/></d2></equation><equation id="RAMCS" userloc="S:PIN18"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="RAMA0_SPECSIG" userloc="S:PIN19"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/><eq_pterm ptindx="FB1_14_3"/><eq_pterm ptindx="FB1_14_4"/></d2></equation><equation id="RAMD7_SPECSIG" userloc="S:PIN20"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/><eq_pterm ptindx="FB1_15_3"/><eq_pterm ptindx="FB1_15_4"/></d2><oe><eq_pterm ptindx="FB1_15_5"/></oe></equation><equation id="RAMD0_SPECSIG" userloc="S:PIN22"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/><eq_pterm ptindx="FB1_17_4"/></d2><oe><eq_pterm ptindx="FB1_17_5"/></oe></equation></fblock><fblock id="FB2" inputUse="21" pinUse="10"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN99"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN1" sigUse="4" signal="RAMA14_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN2" sigUse="7" signal="RAMA12_SPECSIG"><pterms pt1="FB2_6_1" pt2="FB2_6_2" pt3="FB2_6_3" pt4="FB2_6_4" pt5="FB2_6_5"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN3" sigUse="4" signal="RAMWE"><pterms pt1="FB2_8_1" pt2="FB2_8_2"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN4" sigUse="5" signal="RAMA7_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3" pt4="FB2_9_4"/></macrocell><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="7" signal="RAMA13_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3" pt4="FB2_11_4" pt5="FB2_11_5"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN7" sigUse="5" signal="RAMA6_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4"/></macrocell><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN8" sigUse="5" signal="RAMA8_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN9" sigUse="5" signal="RAMA5_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4"/></macrocell><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN10" sigUse="5" signal="RAMA9_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4"/></macrocell><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="ARDA12_SPECSIG"/><fbinput id="FB2_I2" signal="ARDA13_SPECSIG"/><fbinput id="FB2_I3" signal="ARDA14_SPECSIG"/><fbinput id="FB2_I4" signal="ARDA5_SPECSIG"/><fbinput id="FB2_I5" signal="ARDA6_SPECSIG"/><fbinput id="FB2_I6" signal="ARDA7_SPECSIG"/><fbinput id="FB2_I7" signal="ARDA8_SPECSIG"/><fbinput id="FB2_I8" signal="ARDA9_SPECSIG"/><fbinput id="FB2_I9" signal="ARDWE"/><fbinput id="FB2_I10" signal="BUSA5_SPECSIG"/><fbinput id="FB2_I11" signal="BUSA6_SPECSIG"/><fbinput id="FB2_I12" signal="BUSA7_SPECSIG"/><fbinput id="FB2_I13" signal="BUSA8_SPECSIG"/><fbinput id="FB2_I14" signal="BUSA9_SPECSIG"/><fbinput id="FB2_I15" signal="P10"/><fbinput id="FB2_I16" signal="P11"/><fbinput id="FB2_I17" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB2_I18" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB2_I19" signal="PAGEMODE2_SPECSIG"/><fbinput id="FB2_I20" signal="bankvp1_SPECSIG"/><fbinput id="FB2_I21" signal="bankvp2_SPECSIG"/><pterm id="FB2_5_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA14_SPECSIG"/></pterm><pterm id="FB2_5_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA14_SPECSIG"/></pterm><pterm id="FB2_5_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="P10" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="ARDA12_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="P11" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB2_6_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="P11" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_5"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="bankvp1_SPECSIG" negated="ON"/><signal id="P10" negated="ON"/></pterm><pterm id="FB2_8_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDWE" negated="ON"/></pterm><pterm id="FB2_8_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="ARDWE" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA7_SPECSIG"/></pterm><pterm id="FB2_9_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA7_SPECSIG"/></pterm><pterm id="FB2_9_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA7_SPECSIG"/></pterm><pterm id="FB2_9_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA7_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA13_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA13_SPECSIG"/></pterm><pterm id="FB2_11_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="bankvp2_SPECSIG"/></pterm><pterm id="FB2_11_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="P10"/></pterm><pterm id="FB2_11_5"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="P11"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB2_12_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA6_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA6_SPECSIG"/></pterm><pterm id="FB2_12_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA6_SPECSIG"/></pterm><pterm id="FB2_12_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA6_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA8_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA8_SPECSIG"/></pterm><pterm id="FB2_14_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA8_SPECSIG"/></pterm><pterm id="FB2_14_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA8_SPECSIG"/></pterm><pterm id="FB2_15_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA5_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA5_SPECSIG"/></pterm><pterm id="FB2_15_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA5_SPECSIG"/></pterm><pterm id="FB2_15_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA5_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSA9_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDA9_SPECSIG"/></pterm><pterm id="FB2_17_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA9_SPECSIG"/></pterm><pterm id="FB2_17_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA9_SPECSIG"/></pterm><equation id="RAMA14_SPECSIG" userloc="S:PIN1"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/></d2></equation><equation id="RAMA12_SPECSIG" negated="ON" userloc="S:PIN2"><d2><eq_pterm ptindx="FB2_6_1"/><eq_pterm ptindx="FB2_6_2"/><eq_pterm ptindx="FB2_6_3"/><eq_pterm ptindx="FB2_6_4"/><eq_pterm ptindx="FB2_6_5"/><eq_pterm import="1" ptindx="FB2_5_3"/></d2></equation><equation id="RAMWE" negated="ON" userloc="S:PIN3"><d2><eq_pterm ptindx="FB2_8_1"/><eq_pterm ptindx="FB2_8_2"/></d2></equation><equation id="RAMA7_SPECSIG" userloc="S:PIN4"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/><eq_pterm ptindx="FB2_9_3"/><eq_pterm ptindx="FB2_9_4"/></d2></equation><equation id="RAMA13_SPECSIG" userloc="S:PIN6"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/><eq_pterm ptindx="FB2_11_3"/><eq_pterm ptindx="FB2_11_4"/><eq_pterm ptindx="FB2_11_5"/></d2></equation><equation id="RAMA6_SPECSIG" userloc="S:PIN7"><d2><eq_pterm ptindx="FB2_12_1"/><eq_pterm ptindx="FB2_12_2"/><eq_pterm ptindx="FB2_12_3"/><eq_pterm ptindx="FB2_12_4"/></d2></equation><equation id="RAMA8_SPECSIG" userloc="S:PIN8"><d2><eq_pterm ptindx="FB2_14_1"/><eq_pterm ptindx="FB2_14_2"/><eq_pterm ptindx="FB2_14_3"/><eq_pterm ptindx="FB2_14_4"/></d2></equation><equation id="RAMA5_SPECSIG" userloc="S:PIN9"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/><eq_pterm ptindx="FB2_15_3"/><eq_pterm ptindx="FB2_15_4"/></d2></equation><equation id="RAMA9_SPECSIG" userloc="S:PIN10"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/><eq_pterm ptindx="FB2_17_3"/><eq_pterm ptindx="FB2_17_4"/></d2></equation></fblock><fblock id="FB3" inputUse="16" pinUse="10"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN23" sigUse="6" signal="RAMD6_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2" pt3="FB3_2_3" pt4="FB3_2_4" pt5="FB3_2_5"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24" sigUse="6" signal="RAMD1_SPECSIG"><pterms pt1="FB3_5_1" pt2="FB3_5_2" pt3="FB3_5_3" pt4="FB3_5_4" pt5="FB3_5_5"/></macrocell><macrocell id="FB3_MC6" pin="FB3_MC6_PIN25" sigUse="6" signal="RAMD5_SPECSIG"><pterms pt1="FB3_6_1" pt2="FB3_6_2" pt3="FB3_6_3" pt4="FB3_6_4" pt5="FB3_6_5"/></macrocell><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN27" sigUse="6" signal="RAMD2_SPECSIG"><pterms pt1="FB3_8_1" pt2="FB3_8_2" pt3="FB3_8_3" pt4="FB3_8_4" pt5="FB3_8_5"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PIN28" sigUse="6" signal="RAMD4_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3" pt4="FB3_9_4" pt5="FB3_9_5"/></macrocell><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN29" sigUse="6" signal="RAMD3_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3" pt4="FB3_11_4" pt5="FB3_11_5"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN30"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN32"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN33"/><macrocell id="FB3_MC16"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN34"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/><fbinput fbk="PIN" id="FB3_I2" signal="ARDD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I3" signal="BUSD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I4" signal="ARDD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I5" signal="ARDD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I6" signal="ARDD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I7" signal="ARDD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I8" signal="BUSD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I9" signal="BUSD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I10" signal="BUSD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I11" signal="BUSD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I12" signal="BUSD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I13" signal="ARDD6PIN_SPECSIG"/><fbinput id="FB3_I14" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB3_I15" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB3_I16" signal="PAGEMODE2_SPECSIG"/><pterm id="FB3_2_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD1PIN_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD1PIN_SPECSIG"/></pterm><pterm id="FB3_2_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD1PIN_SPECSIG"/></pterm><pterm id="FB3_2_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD1PIN_SPECSIG"/></pterm><pterm id="FB3_2_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB3_5_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD6PIN_SPECSIG"/></pterm><pterm id="FB3_5_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD6PIN_SPECSIG"/></pterm><pterm id="FB3_5_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD6PIN_SPECSIG"/></pterm><pterm id="FB3_5_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD6PIN_SPECSIG"/></pterm><pterm id="FB3_5_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB3_6_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD2PIN_SPECSIG"/></pterm><pterm id="FB3_6_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD2PIN_SPECSIG"/></pterm><pterm id="FB3_6_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD2PIN_SPECSIG"/></pterm><pterm id="FB3_6_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD2PIN_SPECSIG"/></pterm><pterm id="FB3_6_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB3_8_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD5PIN_SPECSIG"/></pterm><pterm id="FB3_8_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD5PIN_SPECSIG"/></pterm><pterm id="FB3_8_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD5PIN_SPECSIG"/></pterm><pterm id="FB3_8_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD5PIN_SPECSIG"/></pterm><pterm id="FB3_8_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB3_9_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD3PIN_SPECSIG"/></pterm><pterm id="FB3_9_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD3PIN_SPECSIG"/></pterm><pterm id="FB3_9_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD3PIN_SPECSIG"/></pterm><pterm id="FB3_9_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD3PIN_SPECSIG"/></pterm><pterm id="FB3_9_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><pterm id="FB3_11_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="BUSD4PIN_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDD4PIN_SPECSIG"/></pterm><pterm id="FB3_11_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDD4PIN_SPECSIG"/></pterm><pterm id="FB3_11_4"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSD4PIN_SPECSIG"/></pterm><pterm id="FB3_11_5"><signal id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"/></pterm><equation id="RAMD6_SPECSIG" userloc="S:PIN23"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/><eq_pterm ptindx="FB3_2_3"/><eq_pterm ptindx="FB3_2_4"/></d2><oe><eq_pterm ptindx="FB3_2_5"/></oe></equation><equation id="RAMD1_SPECSIG" userloc="S:PIN24"><d2><eq_pterm ptindx="FB3_5_1"/><eq_pterm ptindx="FB3_5_2"/><eq_pterm ptindx="FB3_5_3"/><eq_pterm ptindx="FB3_5_4"/></d2><oe><eq_pterm ptindx="FB3_5_5"/></oe></equation><equation id="RAMD5_SPECSIG" userloc="S:PIN25"><d2><eq_pterm ptindx="FB3_6_1"/><eq_pterm ptindx="FB3_6_2"/><eq_pterm ptindx="FB3_6_3"/><eq_pterm ptindx="FB3_6_4"/></d2><oe><eq_pterm ptindx="FB3_6_5"/></oe></equation><equation id="RAMD2_SPECSIG" userloc="S:PIN27"><d2><eq_pterm ptindx="FB3_8_1"/><eq_pterm ptindx="FB3_8_2"/><eq_pterm ptindx="FB3_8_3"/><eq_pterm ptindx="FB3_8_4"/></d2><oe><eq_pterm ptindx="FB3_8_5"/></oe></equation><equation id="RAMD4_SPECSIG" userloc="S:PIN28"><d2><eq_pterm ptindx="FB3_9_1"/><eq_pterm ptindx="FB3_9_2"/><eq_pterm ptindx="FB3_9_3"/><eq_pterm ptindx="FB3_9_4"/></d2><oe><eq_pterm ptindx="FB3_9_5"/></oe></equation><equation id="RAMD3_SPECSIG" userloc="S:PIN29"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/><eq_pterm ptindx="FB3_11_3"/><eq_pterm ptindx="FB3_11_4"/></d2><oe><eq_pterm ptindx="FB3_11_5"/></oe></equation></fblock><fblock id="FB4" inputUse="5" pinUse="10"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN87"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN89"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN90"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN91"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN92"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN93"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN94"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN95"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN96"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN97" sigUse="4" signal="bankvp7_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2"/></macrocell><macrocell id="FB4_MC18" sigUse="4" signal="bankvp6_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2"/></macrocell><fbinput id="FB4_I1" signal="BUSA7_SPECSIG"/><fbinput id="FB4_I2" signal="BUSWR"/><fbinput fbk="PIN" id="FB4_I3" signal="BUSD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I4" signal="BUSD6PIN_SPECSIG"/><fbinput id="FB4_I5" signal="P14"/><pterm id="FB4_17_1"><signal id="BUSD7PIN_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><pterm id="FB4_18_1"><signal id="BUSD6PIN_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><equation id="bankvp7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><eq_pterm ptindx="FB4_17_2"/></clk><prld ptindx="VCC"/></equation><equation id="bankvp6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk><eq_pterm ptindx="FB4_18_2"/></clk><prld ptindx="VCC"/></equation></fblock><fblock id="FB5" inputUse="14" pinUse="10"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN35"/><macrocell id="FB5_MC3"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN36"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN37"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN39"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN40"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN41"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN42"/><macrocell id="FB5_MC13" sigUse="4" signal="bankvp5_SPECSIG"><pterms pt1="FB5_13_1" pt2="FB5_13_2"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN43" sigUse="4" signal="bankvp4_SPECSIG"><pterms pt1="FB5_14_1" pt2="FB5_14_2" pt3="FB5_14_3"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN46" sigUse="6" signal="BUSD7_SPECSIG"><pterms pt1="FB5_15_1" pt2="FB5_15_2" pt3="FB5_15_3" pt4="FB5_15_4" pt5="FB5_15_5"/></macrocell><macrocell id="FB5_MC16" sigUse="4" signal="bankvp3_SPECSIG"><pterms pt1="FB5_16_1" pt2="FB5_16_2"/></macrocell><macrocell id="FB5_MC17" pin="FB5_MC17_PIN49" sigUse="4" signal="bankvp2_SPECSIG"><pterms pt1="FB5_17_1" pt2="FB5_17_2"/></macrocell><macrocell id="FB5_MC18" sigUse="4" signal="bankvp1_SPECSIG"><pterms pt1="FB5_18_1" pt2="FB5_18_2"/></macrocell><fbinput id="FB5_I1" signal="BUSA0_SPECSIG"/><fbinput id="FB5_I2" signal="BUSA7_SPECSIG"/><fbinput id="FB5_I3" signal="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/><fbinput id="FB5_I4" signal="BUSWR"/><fbinput fbk="PIN" id="FB5_I5" signal="RAMD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I6" signal="BUSD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I7" signal="BUSD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I8" signal="BUSD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I9" signal="BUSD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I10" signal="BUSD1PIN_SPECSIG"/><fbinput id="FB5_I11" signal="P14"/><fbinput id="FB5_I12" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB5_I13" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB5_I14" signal="PAGEMODE2_SPECSIG"/><pterm id="FB5_13_1"><signal id="BUSD5PIN_SPECSIG"/></pterm><pterm id="FB5_13_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><pterm id="FB5_14_1"><signal id="BUSD4PIN_SPECSIG"/></pterm><pterm id="FB5_14_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><pterm id="FB5_14_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB5_15_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB5_15_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB5_15_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB5_15_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB5_15_5"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB5_16_1"><signal id="BUSD3PIN_SPECSIG"/></pterm><pterm id="FB5_16_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><pterm id="FB5_17_1"><signal id="BUSD2PIN_SPECSIG"/></pterm><pterm id="FB5_17_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><pterm id="FB5_18_1"><signal id="BUSD1PIN_SPECSIG"/></pterm><pterm id="FB5_18_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><equation id="bankvp5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_13_1"/></d2><clk><eq_pterm ptindx="FB5_13_2"/></clk><prld ptindx="VCC"/></equation><equation id="bankvp4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_14_1"/></d2><clk><eq_pterm ptindx="FB5_14_2"/></clk><prld ptindx="VCC"/></equation><equation id="BUSD7_SPECSIG" userloc="S:PIN46"><d2><eq_pterm ptindx="FB5_15_1"/><eq_pterm ptindx="FB5_15_2"/><eq_pterm ptindx="FB5_15_3"/><eq_pterm ptindx="FB5_15_4"/><eq_pterm import="1" ptindx="FB5_14_3"/></d2><oe><eq_pterm ptindx="FB5_15_5"/></oe></equation><equation id="bankvp3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_16_1"/></d2><clk><eq_pterm ptindx="FB5_16_2"/></clk><prld ptindx="VCC"/></equation><equation id="bankvp2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_17_1"/></d2><clk><eq_pterm ptindx="FB5_17_2"/></clk><prld ptindx="VCC"/></equation><equation id="bankvp1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB5_18_1"/></d2><clk><eq_pterm ptindx="FB5_18_2"/></clk><prld ptindx="VCC"/></equation></fblock><fblock id="FB6" inputUse="13" pinUse="10"><macrocell id="FB6_MC1"><pterms pt1="FB6_1_1" pt2="FB6_1_2"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PIN74" sigUse="10" signal="ARDD0_SPECSIG"><pterms pt1="FB6_2_1" pt2="FB6_2_2" pt3="FB6_2_3" pt4="FB6_2_4" pt5="FB6_2_5"/></macrocell><macrocell id="FB6_MC3"><pterms pt1="FB6_3_1"/></macrocell><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN76"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN77"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN78"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN79"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN80"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN81"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN82"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN85"/><macrocell id="FB6_MC16"/><macrocell id="FB6_MC17" pin="FB6_MC17_PIN86" sigUse="4" signal="OpTxRAMWE_OBUFQ_INV62_SPECSIG"><pterms pt1="FB6_17_1" pt2="FB6_17_2"/></macrocell><macrocell id="FB6_MC18" sigUse="6" signal="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"><pterms pt1="FB6_18_1" pt2="FB6_18_2" pt3="FB6_18_3" pt4="FB6_18_4"/></macrocell><fbinput id="FB6_I1" signal="ARDA0_SPECSIG"/><fbinput id="FB6_I2" signal="ARDA1_SPECSIG"/><fbinput id="FB6_I3" signal="ARDWE"/><fbinput id="FB6_I4" signal="BUSA1_SPECSIG"/><fbinput id="FB6_I5" signal="EXTRAM"/><fbinput fbk="PIN" id="FB6_I6" signal="BUSD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I7" signal="RAMD7PIN_SPECSIG"/><fbinput id="FB6_I8" signal="P11"/><fbinput id="FB6_I9" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB6_I10" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB6_I11" signal="PAGEMODE2_SPECSIG"/><fbinput id="FB6_I12" signal="PSEN"/><fbinput id="FB6_I13" signal="bankvp0_SPECSIG"/><pterm id="FB6_1_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/></pterm><pterm id="FB6_1_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="BUSD6PIN_SPECSIG"/></pterm><pterm id="FB6_2_1"><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB6_2_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB6_2_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB6_2_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp0_SPECSIG"/></pterm><pterm id="FB6_2_5"><signal id="ARDWE"/></pterm><pterm id="FB6_3_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA1_SPECSIG"/></pterm><pterm id="FB6_17_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="ARDWE" negated="ON"/></pterm><pterm id="FB6_17_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="ARDWE" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB6_18_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PSEN" negated="ON"/></pterm><pterm id="FB6_18_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="PSEN" negated="ON"/></pterm><pterm id="FB6_18_3"><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="PSEN" negated="ON"/></pterm><pterm id="FB6_18_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="P11"/><signal id="EXTRAM"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><equation id="ARDD0_SPECSIG" userloc="S:PIN74"><d2><eq_pterm ptindx="FB6_2_1"/><eq_pterm ptindx="FB6_2_2"/><eq_pterm ptindx="FB6_2_3"/><eq_pterm ptindx="FB6_2_4"/><eq_pterm import="1" ptindx="FB6_1_1"/><eq_pterm import="1" ptindx="FB6_1_2"/><eq_pterm import="1" ptindx="FB6_3_1"/></d2><oe><eq_pterm ptindx="FB6_2_5"/></oe></equation><equation id="OpTxRAMWE_OBUFQ_INV62_SPECSIG"><d2><eq_pterm ptindx="FB6_17_1"/><eq_pterm ptindx="FB6_17_2"/></d2></equation><equation id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"><d2><eq_pterm ptindx="FB6_18_1"/><eq_pterm ptindx="FB6_18_2"/><eq_pterm ptindx="FB6_18_3"/><eq_pterm ptindx="FB6_18_4"/></d2></equation></fblock><fblock id="FB7" inputUse="14" pinUse="10"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN50" sigUse="5" signal="BUSD6_SPECSIG"><pterms pt1="FB7_2_1" pt2="FB7_2_2" pt3="FB7_2_3" pt4="FB7_2_4"/></macrocell><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN52"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN53" sigUse="5" signal="BUSD5_SPECSIG"><pterms pt1="FB7_6_1" pt2="FB7_6_2" pt3="FB7_6_3" pt4="FB7_6_4"/></macrocell><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8" pin="FB7_MC8_PIN54"/><macrocell id="FB7_MC9" pin="FB7_MC9_PIN55" sigUse="5" signal="BUSD4_SPECSIG"><pterms pt1="FB7_9_1" pt2="FB7_9_2" pt3="FB7_9_3" pt4="FB7_9_4"/></macrocell><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN56"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN58" sigUse="5" signal="BUSD3_SPECSIG"><pterms pt1="FB7_12_1" pt2="FB7_12_2" pt3="FB7_12_3" pt4="FB7_12_4"/></macrocell><macrocell id="FB7_MC13"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN59"><pterms pt1="FB7_14_1"/></macrocell><macrocell id="FB7_MC15" pin="FB7_MC15_PIN60" sigUse="6" signal="BUSD2_SPECSIG"><pterms pt1="FB7_15_1" pt2="FB7_15_2" pt3="FB7_15_3" pt4="FB7_15_4" pt5="FB7_15_5"/></macrocell><macrocell id="FB7_MC16"/><macrocell id="FB7_MC17" pin="FB7_MC17_PIN61"/><macrocell id="FB7_MC18" sigUse="4" signal="bankvp0_SPECSIG"><pterms pt1="FB7_18_1" pt2="FB7_18_2"/></macrocell><fbinput id="FB7_I1" signal="BUSA0_SPECSIG"/><fbinput id="FB7_I2" signal="BUSA7_SPECSIG"/><fbinput id="FB7_I3" signal="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/><fbinput id="FB7_I4" signal="BUSWR"/><fbinput fbk="PIN" id="FB7_I5" signal="RAMD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I6" signal="RAMD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I7" signal="RAMD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I8" signal="RAMD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I9" signal="RAMD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I10" signal="BUSD0PIN_SPECSIG"/><fbinput id="FB7_I11" signal="P14"/><fbinput id="FB7_I12" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB7_I13" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB7_I14" signal="PAGEMODE2_SPECSIG"/><pterm id="FB7_2_1"><signal id="RAMD1PIN_SPECSIG"/></pterm><pterm id="FB7_2_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB7_2_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_2_4"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB7_6_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD2PIN_SPECSIG"/></pterm><pterm id="FB7_6_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD2PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_6_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD2PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB7_6_4"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB7_9_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD3PIN_SPECSIG"/></pterm><pterm id="FB7_9_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD3PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_9_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD3PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB7_9_4"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB7_12_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD4PIN_SPECSIG"/></pterm><pterm id="FB7_12_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD4PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_12_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD4PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/></pterm><pterm id="FB7_12_4"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB7_14_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB7_15_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB7_15_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB7_15_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA0_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15_5"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB7_18_1"><signal id="BUSD0PIN_SPECSIG"/></pterm><pterm id="FB7_18_2"><signal id="BUSA7_SPECSIG"/><signal id="P14" negated="ON"/><signal id="BUSWR" negated="ON"/></pterm><equation id="BUSD6_SPECSIG" userloc="S:PIN50"><d2><eq_pterm ptindx="FB7_2_1"/><eq_pterm ptindx="FB7_2_2"/><eq_pterm ptindx="FB7_2_3"/></d2><oe><eq_pterm ptindx="FB7_2_4"/></oe></equation><equation id="BUSD5_SPECSIG" userloc="S:PIN53"><d2><eq_pterm ptindx="FB7_6_1"/><eq_pterm ptindx="FB7_6_2"/><eq_pterm ptindx="FB7_6_3"/></d2><oe><eq_pterm ptindx="FB7_6_4"/></oe></equation><equation id="BUSD4_SPECSIG" userloc="S:PIN55"><d2><eq_pterm ptindx="FB7_9_1"/><eq_pterm ptindx="FB7_9_2"/><eq_pterm ptindx="FB7_9_3"/></d2><oe><eq_pterm ptindx="FB7_9_4"/></oe></equation><equation id="BUSD3_SPECSIG" userloc="S:PIN58"><d2><eq_pterm ptindx="FB7_12_1"/><eq_pterm ptindx="FB7_12_2"/><eq_pterm ptindx="FB7_12_3"/></d2><oe><eq_pterm ptindx="FB7_12_4"/></oe></equation><equation id="BUSD2_SPECSIG" userloc="S:PIN60"><d2><eq_pterm ptindx="FB7_15_1"/><eq_pterm ptindx="FB7_15_2"/><eq_pterm ptindx="FB7_15_3"/><eq_pterm ptindx="FB7_15_4"/><eq_pterm import="1" ptindx="FB7_14_1"/></d2><oe><eq_pterm ptindx="FB7_15_5"/></oe></equation><equation id="bankvp0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB7_18_1"/></d2><clk><eq_pterm ptindx="FB7_18_2"/></clk><prld ptindx="VCC"/></equation></fblock><fblock id="FB8" inputUse="47" pinUse="10"><macrocell id="FB8_MC1"><pterms pt1="FB8_1_1"/></macrocell><macrocell id="FB8_MC2" pin="FB8_MC2_PIN63" sigUse="6" signal="BUSD1_SPECSIG"><pterms pt1="FB8_2_1" pt2="FB8_2_2" pt3="FB8_2_3" pt4="FB8_2_4" pt5="FB8_2_5"/></macrocell><macrocell id="FB8_MC3"/><macrocell id="FB8_MC4"><pterms pt1="FB8_4_1"/></macrocell><macrocell id="FB8_MC5" pin="FB8_MC5_PIN64" sigUse="6" signal="BUSD0_SPECSIG"><pterms pt1="FB8_5_1" pt2="FB8_5_2" pt3="FB8_5_3" pt4="FB8_5_4" pt5="FB8_5_5"/></macrocell><macrocell id="FB8_MC6" pin="FB8_MC6_PIN65"><pterms pt1="FB8_6_1" pt2="FB8_6_2" pt3="FB8_6_3"/></macrocell><macrocell id="FB8_MC7"><pterms pt1="FB8_7_1" pt2="FB8_7_2" pt3="FB8_7_3" pt4="FB8_7_4" pt5="FB8_7_5"/></macrocell><macrocell id="FB8_MC8" pin="FB8_MC8_PIN66" sigUse="12" signal="ARDD7_SPECSIG"><pterms pt1="FB8_8_1" pt2="FB8_8_2" pt3="FB8_8_3" pt4="FB8_8_4" pt5="FB8_8_5"/></macrocell><macrocell id="FB8_MC9" pin="FB8_MC9_PIN67" sigUse="12" signal="ARDD6_SPECSIG"><pterms pt1="FB8_9_1" pt2="FB8_9_2" pt3="FB8_9_3" pt4="FB8_9_4" pt5="FB8_9_5"/></macrocell><macrocell id="FB8_MC10"><pterms pt1="FB8_10_1" pt2="FB8_10_2" pt3="FB8_10_3" pt4="FB8_10_4"/></macrocell><macrocell id="FB8_MC11" pin="FB8_MC11_PIN68" sigUse="12" signal="ARDD5_SPECSIG"><pterms pt1="FB8_11_1" pt2="FB8_11_2" pt3="FB8_11_3" pt4="FB8_11_4" pt5="FB8_11_5"/></macrocell><macrocell id="FB8_MC12" pin="FB8_MC12_PIN70" sigUse="11" signal="ARDD4_SPECSIG"><pterms pt1="FB8_12_1" pt2="FB8_12_2" pt3="FB8_12_3" pt4="FB8_12_4" pt5="FB8_12_5"/></macrocell><macrocell id="FB8_MC13"><pterms pt1="FB8_13_1" pt2="FB8_13_2" pt3="FB8_13_3"/></macrocell><macrocell id="FB8_MC14" pin="FB8_MC14_PIN71" sigUse="11" signal="ARDD3_SPECSIG"><pterms pt1="FB8_14_1" pt2="FB8_14_2" pt3="FB8_14_3" pt4="FB8_14_4" pt5="FB8_14_5"/></macrocell><macrocell id="FB8_MC15" pin="FB8_MC15_PIN72" sigUse="11" signal="ARDD2_SPECSIG"><pterms pt1="FB8_15_1" pt2="FB8_15_2" pt3="FB8_15_3" pt4="FB8_15_4" pt5="FB8_15_5"/></macrocell><macrocell id="FB8_MC16"><pterms pt1="FB8_16_1" pt2="FB8_16_2" pt3="FB8_16_3" pt4="FB8_16_4" pt5="FB8_16_5"/></macrocell><macrocell id="FB8_MC17" pin="FB8_MC17_PIN73" sigUse="12" signal="ARDD1_SPECSIG"><pterms pt1="FB8_17_1" pt2="FB8_17_2" pt3="FB8_17_3" pt4="FB8_17_4" pt5="FB8_17_5"/></macrocell><macrocell id="FB8_MC18"><pterms pt1="FB8_18_1" pt2="FB8_18_2" pt3="FB8_18_3" pt4="FB8_18_4" pt5="FB8_18_5"/></macrocell><fbinput id="FB8_I1" signal="ARDA0_SPECSIG"/><fbinput id="FB8_I2" signal="ARDA1_SPECSIG"/><fbinput id="FB8_I3" signal="ARDWE"/><fbinput id="FB8_I4" signal="BUSA0_SPECSIG"/><fbinput id="FB8_I5" signal="BUSA10_SPECSIG"/><fbinput id="FB8_I6" signal="BUSA11_SPECSIG"/><fbinput id="FB8_I7" signal="BUSA2_SPECSIG"/><fbinput id="FB8_I8" signal="BUSA3_SPECSIG"/><fbinput id="FB8_I9" signal="BUSA4_SPECSIG"/><fbinput id="FB8_I10" signal="BUSA5_SPECSIG"/><fbinput id="FB8_I11" signal="BUSA6_SPECSIG"/><fbinput id="FB8_I12" signal="BUSA7_SPECSIG"/><fbinput id="FB8_I13" signal="BUSA8_SPECSIG"/><fbinput id="FB8_I14" signal="BUSA9_SPECSIG"/><fbinput id="FB8_I15" signal="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/><fbinput id="FB8_I16" signal="BUSWR"/><fbinput id="FB8_I17" signal="EXTRAM"/><fbinput fbk="PIN" id="FB8_I18" signal="BUSD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I19" signal="RAMD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I20" signal="RAMD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I21" signal="RAMD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I22" signal="RAMD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I23" signal="BUSD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I24" signal="RAMD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I25" signal="RAMD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I26" signal="RAMD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I27" signal="RAMD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I28" signal="BUSD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I29" signal="BUSD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I30" signal="BUSD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I31" signal="BUSD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I32" signal="BUSD0PIN_SPECSIG"/><fbinput id="FB8_I33" signal="P10"/><fbinput id="FB8_I34" signal="P11"/><fbinput id="FB8_I35" signal="P14"/><fbinput id="FB8_I36" signal="PAGEMODE0_SPECSIG"/><fbinput id="FB8_I37" signal="PAGEMODE1_SPECSIG"/><fbinput id="FB8_I38" signal="PAGEMODE2_SPECSIG"/><fbinput id="FB8_I39" signal="PSEN"/><fbinput id="FB8_I40" signal="T0"/><fbinput id="FB8_I41" signal="bankvp1_SPECSIG"/><fbinput id="FB8_I42" signal="bankvp2_SPECSIG"/><fbinput id="FB8_I43" signal="bankvp3_SPECSIG"/><fbinput id="FB8_I44" signal="bankvp4_SPECSIG"/><fbinput id="FB8_I45" signal="bankvp5_SPECSIG"/><fbinput id="FB8_I46" signal="bankvp6_SPECSIG"/><fbinput id="FB8_I47" signal="bankvp7_SPECSIG"/><pterm id="FB8_1_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB8_2_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_2_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_2_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_2_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB8_2_5"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB8_4_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB8_5_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB8_5_2"><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB8_5_3"><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="RAMD7PIN_SPECSIG"/></pterm><pterm id="FB8_5_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB8_5_5"><signal id="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG"/></pterm><pterm id="FB8_6_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG"/><signal id="BUSA0_SPECSIG"/></pterm><pterm id="FB8_6_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="BUSD7PIN_SPECSIG"/></pterm><pterm id="FB8_6_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="T0"/></pterm><pterm id="FB8_7_1"><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB8_7_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB8_7_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD0PIN_SPECSIG"/></pterm><pterm id="FB8_7_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp7_SPECSIG"/></pterm><pterm id="FB8_7_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA8_SPECSIG"/></pterm><pterm id="FB8_8_1"><signal id="ARDWE"/></pterm><pterm id="FB8_8_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG"/><signal id="PSEN"/></pterm><pterm id="FB8_8_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA6_SPECSIG"/></pterm><pterm id="FB8_8_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="BUSA10_SPECSIG"/></pterm><pterm id="FB8_8_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSD0PIN_SPECSIG"/></pterm><pterm id="FB8_9_1"><signal id="RAMD1PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB8_9_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD1PIN_SPECSIG"/></pterm><pterm id="FB8_9_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD1PIN_SPECSIG"/></pterm><pterm id="FB8_9_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp6_SPECSIG"/></pterm><pterm id="FB8_9_5"><signal id="ARDWE"/></pterm><pterm id="FB8_10_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="EXTRAM"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG"/></pterm><pterm id="FB8_10_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA7_SPECSIG"/></pterm><pterm id="FB8_10_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="P14"/></pterm><pterm id="FB8_10_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSD1PIN_SPECSIG"/></pterm><pterm id="FB8_11_1"><signal id="RAMD2PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB8_11_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD2PIN_SPECSIG"/></pterm><pterm id="FB8_11_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD2PIN_SPECSIG"/></pterm><pterm id="FB8_11_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp5_SPECSIG"/></pterm><pterm id="FB8_11_5"><signal id="ARDWE"/></pterm><pterm id="FB8_12_1"><signal id="RAMD3PIN_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB8_12_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_12_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_12_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp4_SPECSIG" negated="ON"/></pterm><pterm id="FB8_12_5"><signal id="ARDWE"/></pterm><pterm id="FB8_13_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="P11" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/></pterm><pterm id="FB8_13_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="BUSD2PIN_SPECSIG" negated="ON"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/></pterm><pterm id="FB8_13_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA5_SPECSIG" negated="ON"/></pterm><pterm id="FB8_14_1"><signal id="RAMD4PIN_SPECSIG"/><signal id="PAGEMODE1_SPECSIG" negated="ON"/></pterm><pterm id="FB8_14_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD4PIN_SPECSIG"/></pterm><pterm id="FB8_14_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD4PIN_SPECSIG"/></pterm><pterm id="FB8_14_4"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp3_SPECSIG"/></pterm><pterm id="FB8_14_5"><signal id="ARDWE"/></pterm><pterm id="FB8_15_1"><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB8_15_2"><signal id="ARDWE"/></pterm><pterm id="FB8_15_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA4_SPECSIG"/></pterm><pterm id="FB8_15_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="P10"/></pterm><pterm id="FB8_15_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSD3PIN_SPECSIG"/></pterm><pterm id="FB8_16_1"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB8_16_2"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD5PIN_SPECSIG"/></pterm><pterm id="FB8_16_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp2_SPECSIG"/></pterm><pterm id="FB8_16_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA3_SPECSIG"/></pterm><pterm id="FB8_16_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSD4PIN_SPECSIG"/></pterm><pterm id="FB8_17_1"><signal id="PAGEMODE1_SPECSIG" negated="ON"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_17_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_17_3"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="RAMD6PIN_SPECSIG"/></pterm><pterm id="FB8_17_4"><signal id="ARDWE"/></pterm><pterm id="FB8_17_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="BUSA11_SPECSIG"/></pterm><pterm id="FB8_18_1"><signal id="PAGEMODE2_SPECSIG" negated="ON"/><signal id="PAGEMODE0_SPECSIG"/><signal id="PAGEMODE1_SPECSIG"/><signal id="bankvp1_SPECSIG"/></pterm><pterm id="FB8_18_2"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG"/><signal id="BUSWR"/></pterm><pterm id="FB8_18_3"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSA2_SPECSIG"/></pterm><pterm id="FB8_18_4"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG"/><signal id="BUSA9_SPECSIG"/></pterm><pterm id="FB8_18_5"><signal id="PAGEMODE2_SPECSIG"/><signal id="PAGEMODE0_SPECSIG" negated="ON"/><signal id="PAGEMODE1_SPECSIG"/><signal id="ARDA1_SPECSIG" negated="ON"/><signal id="ARDA0_SPECSIG" negated="ON"/><signal id="BUSD5PIN_SPECSIG"/></pterm><equation id="BUSD1_SPECSIG" userloc="S:PIN63"><d2><eq_pterm ptindx="FB8_2_1"/><eq_pterm ptindx="FB8_2_2"/><eq_pterm ptindx="FB8_2_3"/><eq_pterm ptindx="FB8_2_4"/><eq_pterm import="1" ptindx="FB8_1_1"/></d2><oe><eq_pterm ptindx="FB8_2_5"/></oe></equation><equation id="BUSD0_SPECSIG" userloc="S:PIN64"><d2><eq_pterm ptindx="FB8_5_1"/><eq_pterm ptindx="FB8_5_2"/><eq_pterm ptindx="FB8_5_3"/><eq_pterm ptindx="FB8_5_4"/><eq_pterm import="1" ptindx="FB8_4_1"/></d2><oe><eq_pterm ptindx="FB8_5_5"/></oe></equation><equation id="ARDD7_SPECSIG" userloc="S:PIN66"><d2><eq_pterm import="1" ptindx="FB8_7_1"/><eq_pterm import="1" ptindx="FB8_7_2"/><eq_pterm import="1" ptindx="FB8_7_3"/><eq_pterm import="1" ptindx="FB8_7_4"/><eq_pterm import="1" ptindx="FB8_7_5"/><eq_pterm import="1" ptindx="FB8_6_1"/><eq_pterm import="1" ptindx="FB8_6_2"/><eq_pterm import="1" ptindx="FB8_6_3"/></d2><oe><eq_pterm ptindx="FB8_8_1"/></oe></equation><equation id="ARDD6_SPECSIG" userloc="S:PIN67"><d2><eq_pterm ptindx="FB8_9_1"/><eq_pterm ptindx="FB8_9_2"/><eq_pterm ptindx="FB8_9_3"/><eq_pterm ptindx="FB8_9_4"/><eq_pterm import="1" ptindx="FB8_8_2"/><eq_pterm import="1" ptindx="FB8_8_3"/><eq_pterm import="1" ptindx="FB8_8_4"/><eq_pterm import="1" ptindx="FB8_8_5"/></d2><oe><eq_pterm ptindx="FB8_9_5"/></oe></equation><equation id="ARDD5_SPECSIG" userloc="S:PIN68"><d2><eq_pterm ptindx="FB8_11_1"/><eq_pterm ptindx="FB8_11_2"/><eq_pterm ptindx="FB8_11_3"/><eq_pterm ptindx="FB8_11_4"/><eq_pterm import="1" ptindx="FB8_10_1"/><eq_pterm import="1" ptindx="FB8_10_2"/><eq_pterm import="1" ptindx="FB8_10_3"/><eq_pterm import="1" ptindx="FB8_10_4"/></d2><oe><eq_pterm ptindx="FB8_11_5"/></oe></equation><equation id="ARDD4_SPECSIG" negated="ON" userloc="S:PIN70"><d2><eq_pterm ptindx="FB8_12_1"/><eq_pterm ptindx="FB8_12_2"/><eq_pterm ptindx="FB8_12_3"/><eq_pterm ptindx="FB8_12_4"/><eq_pterm import="1" ptindx="FB8_13_1"/><eq_pterm import="1" ptindx="FB8_13_2"/><eq_pterm import="1" ptindx="FB8_13_3"/></d2><oe><eq_pterm ptindx="FB8_12_5"/></oe></equation><equation id="ARDD3_SPECSIG" userloc="S:PIN71"><d2><eq_pterm ptindx="FB8_14_1"/><eq_pterm ptindx="FB8_14_2"/><eq_pterm ptindx="FB8_14_3"/><eq_pterm ptindx="FB8_14_4"/><eq_pterm import="1" ptindx="FB8_15_3"/><eq_pterm import="1" ptindx="FB8_15_4"/><eq_pterm import="1" ptindx="FB8_15_5"/></d2><oe><eq_pterm ptindx="FB8_14_5"/></oe></equation><equation id="ARDD2_SPECSIG" userloc="S:PIN72"><d2><eq_pterm ptindx="FB8_15_1"/><eq_pterm import="1" ptindx="FB8_16_1"/><eq_pterm import="1" ptindx="FB8_16_2"/><eq_pterm import="1" ptindx="FB8_16_3"/><eq_pterm import="1" ptindx="FB8_16_4"/><eq_pterm import="1" ptindx="FB8_16_5"/><eq_pterm import="1" ptindx="FB8_17_5"/></d2><oe><eq_pterm ptindx="FB8_15_2"/></oe></equation><equation id="ARDD1_SPECSIG" userloc="S:PIN73"><d2><eq_pterm ptindx="FB8_17_1"/><eq_pterm ptindx="FB8_17_2"/><eq_pterm ptindx="FB8_17_3"/><eq_pterm import="1" ptindx="FB8_18_1"/><eq_pterm import="1" ptindx="FB8_18_2"/><eq_pterm import="1" ptindx="FB8_18_3"/><eq_pterm import="1" ptindx="FB8_18_4"/><eq_pterm import="1" ptindx="FB8_18_5"/></d2><oe><eq_pterm ptindx="FB8_17_4"/></oe></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'VideopacSDCart.ise'.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95144xl-10-TQ100" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="PAGEMODE2_SPECSIG" value="PAGEMODE&lt;2&gt;"/><specSig signal="PAGEMODE0_SPECSIG" value="PAGEMODE&lt;0&gt;"/><specSig signal="RAMD7PIN_SPECSIG" value="RAMD&lt;7&gt;.PIN"/><specSig signal="PAGEMODE1_SPECSIG" value="PAGEMODE&lt;1&gt;"/><specSig signal="BUSD6PIN_SPECSIG" value="BUSD&lt;6&gt;.PIN"/><specSig signal="ARDA1_SPECSIG" value="ARDA&lt;1&gt;"/><specSig signal="ARDA0_SPECSIG" value="ARDA&lt;0&gt;"/><specSig signal="BUSA1_SPECSIG" value="BUSA&lt;1&gt;"/><specSig signal="RAMD6PIN_SPECSIG" value="RAMD&lt;6&gt;.PIN"/><specSig signal="BUSA9_SPECSIG" value="BUSA&lt;9&gt;"/><specSig signal="BUSA2_SPECSIG" value="BUSA&lt;2&gt;"/><specSig signal="BUSD5PIN_SPECSIG" value="BUSD&lt;5&gt;.PIN"/><specSig signal="RAMD5PIN_SPECSIG" value="RAMD&lt;5&gt;.PIN"/><specSig signal="BUSA3_SPECSIG" value="BUSA&lt;3&gt;"/><specSig signal="BUSD4PIN_SPECSIG" value="BUSD&lt;4&gt;.PIN"/><specSig signal="BUSA11_SPECSIG" value="BUSA&lt;11&gt;"/><specSig signal="RAMD4PIN_SPECSIG" value="RAMD&lt;4&gt;.PIN"/><specSig signal="BUSA4_SPECSIG" value="BUSA&lt;4&gt;"/><specSig signal="BUSD3PIN_SPECSIG" value="BUSD&lt;3&gt;.PIN"/><specSig signal="RAMD3PIN_SPECSIG" value="RAMD&lt;3&gt;.PIN"/><specSig signal="BUSD2PIN_SPECSIG" value="BUSD&lt;2&gt;.PIN"/><specSig signal="BUSA5_SPECSIG" value="BUSA&lt;5&gt;"/><specSig signal="RAMD2PIN_SPECSIG" value="RAMD&lt;2&gt;.PIN"/><specSig signal="BUSA7_SPECSIG" value="BUSA&lt;7&gt;"/><specSig signal="BUSD1PIN_SPECSIG" value="BUSD&lt;1&gt;.PIN"/><specSig signal="RAMD1PIN_SPECSIG" value="RAMD&lt;1&gt;.PIN"/><specSig signal="BUSA6_SPECSIG" value="BUSA&lt;6&gt;"/><specSig signal="BUSD0PIN_SPECSIG" value="BUSD&lt;0&gt;.PIN"/><specSig signal="BUSA10_SPECSIG" value="BUSA&lt;10&gt;"/><specSig signal="RAMD0PIN_SPECSIG" value="RAMD&lt;0&gt;.PIN"/><specSig signal="BUSA8_SPECSIG" value="BUSA&lt;8&gt;"/><specSig signal="BUSA0_SPECSIG" value="BUSA&lt;0&gt;"/><specSig signal="BUSD7PIN_SPECSIG" value="BUSD&lt;7&gt;.PIN"/><specSig signal="ARDD0PIN_SPECSIG" value="ARDD&lt;0&gt;.PIN"/><specSig signal="ARDD1PIN_SPECSIG" value="ARDD&lt;1&gt;.PIN"/><specSig signal="ARDD2PIN_SPECSIG" value="ARDD&lt;2&gt;.PIN"/><specSig signal="ARDD3PIN_SPECSIG" value="ARDD&lt;3&gt;.PIN"/><specSig signal="ARDD4PIN_SPECSIG" value="ARDD&lt;4&gt;.PIN"/><specSig signal="ARDD5PIN_SPECSIG" value="ARDD&lt;5&gt;.PIN"/><specSig signal="ARDD6PIN_SPECSIG" value="ARDD&lt;6&gt;.PIN"/><specSig signal="ARDD7PIN_SPECSIG" value="ARDD&lt;7&gt;.PIN"/><specSig signal="ARDA10_SPECSIG" value="ARDA&lt;10&gt;"/><specSig signal="ARDA11_SPECSIG" value="ARDA&lt;11&gt;"/><specSig signal="ARDA12_SPECSIG" value="ARDA&lt;12&gt;"/><specSig signal="ARDA13_SPECSIG" value="ARDA&lt;13&gt;"/><specSig signal="ARDA2_SPECSIG" value="ARDA&lt;2&gt;"/><specSig signal="ARDA3_SPECSIG" value="ARDA&lt;3&gt;"/><specSig signal="ARDA4_SPECSIG" value="ARDA&lt;4&gt;"/><specSig signal="ARDA5_SPECSIG" value="ARDA&lt;5&gt;"/><specSig signal="ARDA6_SPECSIG" value="ARDA&lt;6&gt;"/><specSig signal="ARDA7_SPECSIG" value="ARDA&lt;7&gt;"/><specSig signal="ARDA8_SPECSIG" value="ARDA&lt;8&gt;"/><specSig signal="ARDA9_SPECSIG" value="ARDA&lt;9&gt;"/><specSig signal="ARDA14_SPECSIG" value="ARDA&lt;14&gt;"/><specSig signal="RAMA4_SPECSIG" value="RAMA&lt;4&gt;"/><specSig signal="RAMA11_SPECSIG" value="RAMA&lt;11&gt;"/><specSig signal="RAMA3_SPECSIG" value="RAMA&lt;3&gt;"/><specSig signal="RAMA2_SPECSIG" value="RAMA&lt;2&gt;"/><specSig signal="RAMA10_SPECSIG" value="RAMA&lt;10&gt;"/><specSig signal="RAMA1_SPECSIG" value="RAMA&lt;1&gt;"/><specSig signal="RAMA0_SPECSIG" value="RAMA&lt;0&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="RAMD7_SPECSIG" value="RAMD&lt;7&gt;"/><specSig signal="RAMD0_SPECSIG" value="RAMD&lt;0&gt;"/><specSig signal="RAMA14_SPECSIG" value="RAMA&lt;14&gt;"/><specSig signal="RAMA12_SPECSIG" value="RAMA&lt;12&gt;"/><specSig signal="RAMA7_SPECSIG" value="RAMA&lt;7&gt;"/><specSig signal="RAMA13_SPECSIG" value="RAMA&lt;13&gt;"/><specSig signal="RAMA6_SPECSIG" value="RAMA&lt;6&gt;"/><specSig signal="RAMA8_SPECSIG" value="RAMA&lt;8&gt;"/><specSig signal="RAMA5_SPECSIG" value="RAMA&lt;5&gt;"/><specSig signal="RAMA9_SPECSIG" value="RAMA&lt;9&gt;"/><specSig signal="RAMD6_SPECSIG" value="RAMD&lt;6&gt;"/><specSig signal="RAMD1_SPECSIG" value="RAMD&lt;1&gt;"/><specSig signal="RAMD5_SPECSIG" value="RAMD&lt;5&gt;"/><specSig signal="RAMD2_SPECSIG" value="RAMD&lt;2&gt;"/><specSig signal="RAMD4_SPECSIG" value="RAMD&lt;4&gt;"/><specSig signal="RAMD3_SPECSIG" value="RAMD&lt;3&gt;"/><specSig signal="BUSD7_SPECSIG" value="BUSD&lt;7&gt;"/><specSig signal="ARDD0_SPECSIG" value="ARDD&lt;0&gt;"/><specSig signal="BUSD6_SPECSIG" value="BUSD&lt;6&gt;"/><specSig signal="BUSD5_SPECSIG" value="BUSD&lt;5&gt;"/><specSig signal="BUSD4_SPECSIG" value="BUSD&lt;4&gt;"/><specSig signal="BUSD3_SPECSIG" value="BUSD&lt;3&gt;"/><specSig signal="BUSD2_SPECSIG" value="BUSD&lt;2&gt;"/><specSig signal="BUSD1_SPECSIG" value="BUSD&lt;1&gt;"/><specSig signal="BUSD0_SPECSIG" value="BUSD&lt;0&gt;"/><specSig signal="ARDD7_SPECSIG" value="ARDD&lt;7&gt;"/><specSig signal="ARDD6_SPECSIG" value="ARDD&lt;6&gt;"/><specSig signal="ARDD5_SPECSIG" value="ARDD&lt;5&gt;"/><specSig signal="ARDD4_SPECSIG" value="ARDD&lt;4&gt;"/><specSig signal="ARDD3_SPECSIG" value="ARDD&lt;3&gt;"/><specSig signal="ARDD2_SPECSIG" value="ARDD&lt;2&gt;"/><specSig signal="ARDD1_SPECSIG" value="ARDD&lt;1&gt;"/><specSig signal="OpTxRAMWE_OBUFQ_INV62_SPECSIG" value="$OpTx$RAMWE_OBUF$Q_INV$62"/><specSig signal="bankvp0_SPECSIG" value="bankvp&lt;0&gt;"/><specSig signal="bankvp1_SPECSIG" value="bankvp&lt;1&gt;"/><specSig signal="bankvp2_SPECSIG" value="bankvp&lt;2&gt;"/><specSig signal="bankvp7_SPECSIG" value="bankvp&lt;7&gt;"/><specSig signal="bankvp6_SPECSIG" value="bankvp&lt;6&gt;"/><specSig signal="bankvp5_SPECSIG" value="bankvp&lt;5&gt;"/><specSig signal="bankvp4_SPECSIG" value="bankvp&lt;4&gt;"/><specSig signal="bankvp3_SPECSIG" value="bankvp&lt;3&gt;"/><specSig signal="BUSD_out7BUSD_out&lt;7&gt;_TRST_SPECSIG" value="BUSD_out&lt;7&gt;/BUSD_out&lt;7&gt;_TRST"/></document>
