
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.45.1.el7.x86_64) on Mon Sep 25 00:17:52 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/DW_conv'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_DW_conv 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb DW_conv_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'DW_conv_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top DW_conv 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 25 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../DW_conv_test.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Generating csim.exe
1
3072
3072
0.014 0.016 0.016 0.016 0.016 0.016 0.016 0.014
0.022 0.028 0.028 0.028 0.028 0.028 0.028 0.022
0.034 0.046 0.046 0.046 0.046 0.046 0.046 0.034
0.046 0.064 0.064 0.064 0.064 0.064 0.064 0.046
0.058 0.082 0.082 0.082 0.082 0.082 0.082 0.058
0.07 0.1 0.1 0.1 0.1 0.1 0.1 0.07
0.082 0.118 0.118 0.118 0.118 0.118 0.118 0.082
0.062 0.088 0.088 0.088 0.088 0.088 0.088 0.062
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.48 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.26 seconds; current allocated memory: -937.109 MB.
INFO: [HLS 200-112] Total CPU user time: 5.24 seconds. Total CPU system time: 1.05 seconds. Total elapsed time: 4.47 seconds; peak allocated memory: 264.160 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep 25 00:17:57 2023...
