TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Thu Apr 24 18:28:06 2014
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'wen'
 13. Slow Model Setup: 'control_fifo:inst2|EA[0]'
 14. Slow Model Setup: 'control_disparo:inst|EA[1]'
 15. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'control_disparo:inst|EA[1]'
 17. Slow Model Hold: 'control_fifo:inst2|EA[0]'
 18. Slow Model Hold: 'ifclk'
 19. Slow Model Hold: 'wen'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 24. Slow Model Minimum Pulse Width: 'wen'
 25. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 26. Slow Model Minimum Pulse Width: 'ifclk'
 27. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'control_fifo:inst2|EA[0]'
 39. Fast Model Setup: 'wen'
 40. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 41. Fast Model Setup: 'control_disparo:inst|EA[1]'
 42. Fast Model Hold: 'control_fifo:inst2|EA[0]'
 43. Fast Model Hold: 'ifclk'
 44. Fast Model Hold: 'control_disparo:inst|EA[1]'
 45. Fast Model Hold: 'wen'
 46. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 50. Fast Model Minimum Pulse Width: 'wen'
 51. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 52. Fast Model Minimum Pulse Width: 'ifclk'
 53. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[1]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[1] }        ;
; control_fifo:inst2|EA[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_fifo:inst2|EA[0] }          ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 93.6 MHz   ; 93.6 MHz        ; control_fifo:inst2|EA[0]          ;      ;
; 127.02 MHz ; 127.02 MHz      ; ifclk                             ;      ;
; 189.25 MHz ; 189.25 MHz      ; control_disparo:inst|EA[1]        ;      ;
; 189.25 MHz ; 189.25 MHz      ; wen                               ;      ;
; 247.46 MHz ; 247.46 MHz      ; inst4|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -8.564 ; -16.637       ;
; wen                               ; -7.249 ; -3401.834     ;
; control_fifo:inst2|EA[0]          ; -6.122 ; -2805.049     ;
; control_disparo:inst|EA[1]        ; -4.284 ; -1826.923     ;
; inst4|altpll_component|pll|clk[1] ; -3.106 ; -35.299       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[1]        ; -4.342 ; -338.271      ;
; control_fifo:inst2|EA[0]          ; -3.004 ; -83.636       ;
; ifclk                             ; -2.655 ; -18.428       ;
; wen                               ; -1.377 ; -2.613        ;
; inst4|altpll_component|pll|clk[1] ; 0.339  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.724 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.600 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -2.064 ; -4089.968     ;
; wen                               ; -2.064 ; -2046.453     ;
; control_disparo:inst|EA[1]        ; -2.064 ; -2044.984     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -8.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.268     ; 3.335      ;
; -8.247 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.267     ; 3.019      ;
; -8.210 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.268     ; 2.981      ;
; -8.206 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.268     ; 2.977      ;
; -8.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.268     ; 2.895      ;
; -8.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.267     ; 2.871      ;
; -8.079 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.268     ; 2.850      ;
; -8.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.843      ;
; -7.933 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.703      ;
; -7.869 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.639      ;
; -7.788 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.558      ;
; -7.772 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.542      ;
; -7.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.486      ;
; -7.255 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -5.269     ; 2.025      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.930     ; 3.335      ;
; -7.168 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.872     ; 3.335      ;
; -6.909 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.929     ; 3.019      ;
; -6.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.930     ; 2.981      ;
; -6.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.930     ; 2.977      ;
; -6.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.871     ; 3.019      ;
; -6.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.872     ; 2.981      ;
; -6.810 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.872     ; 2.977      ;
; -6.786 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.930     ; 2.895      ;
; -6.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.929     ; 2.871      ;
; -6.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.930     ; 2.850      ;
; -6.735 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.843      ;
; -6.728 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.872     ; 2.895      ;
; -6.703 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.871     ; 2.871      ;
; -6.683 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.872     ; 2.850      ;
; -6.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.843      ;
; -6.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.703      ;
; -6.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.703      ;
; -6.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.639      ;
; -6.473 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.639      ;
; -6.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.558      ;
; -6.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.542      ;
; -6.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.558      ;
; -6.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.486      ;
; -6.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.542      ;
; -6.320 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.486      ;
; -5.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.931     ; 2.025      ;
; -5.859 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.873     ; 2.025      ;
; -5.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 3.335      ;
; -5.282 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.302     ; 3.019      ;
; -5.245 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.981      ;
; -5.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.977      ;
; -5.159 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.895      ;
; -5.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.302     ; 2.871      ;
; -5.114 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.850      ;
; -5.108 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.843      ;
; -4.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.703      ;
; -4.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.639      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.558      ;
; -4.807 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.542      ;
; -4.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.486      ;
; -4.290 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -2.304     ; 2.025      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.273  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.822      ; 1.865      ;
; 1.711  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.823      ; 1.428      ;
; 1.711  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.823      ; 1.428      ;
; 1.846  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.823      ; 1.293      ;
; 1.846  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.823      ; 1.293      ;
; 2.275  ; Retrasar_entrada:inst3|q5_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.754      ; 1.351      ;
; 12.960 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 7.899      ;
; 12.963 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 7.900      ;
; 12.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 7.875      ;
; 12.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 7.876      ;
; 12.992 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 7.874      ;
; 13.016 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 7.850      ;
; 13.156 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 7.703      ;
; 13.159 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 7.704      ;
; 13.188 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 7.678      ;
; 13.295 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 7.564      ;
; 13.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 7.565      ;
; 13.325 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 7.543      ;
; 13.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 7.539      ;
; 13.328 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 7.542      ;
; 13.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 7.519      ;
; 13.352 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 7.518      ;
; 13.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 7.347      ;
; 13.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 7.346      ;
; 13.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 7.294      ;
; 13.660 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 7.208      ;
; 13.663 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 7.207      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.340      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.851     ; 5.358      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.888     ; 5.300      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.318      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.881     ; 5.305      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.863     ; 5.323      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.878     ; 5.295      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.860     ; 5.313      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.877     ; 5.287      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.859     ; 5.305      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.887     ; 5.273      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.869     ; 5.291      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.870     ; 5.284      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.852     ; 5.302      ;
; -7.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.862     ; 5.287      ;
; -7.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.880     ; 5.269      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.340      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.224     ; 5.358      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.261     ; 5.300      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.318      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.254     ; 5.305      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.236     ; 5.323      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.251     ; 5.295      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.233     ; 5.313      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.250     ; 5.287      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.232     ; 5.305      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.260     ; 5.273      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.242     ; 5.291      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.243     ; 5.284      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.225     ; 5.302      ;
; -6.062 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.235     ; 5.287      ;
; -6.062 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -1.253     ; 5.269      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.340      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.358      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.077      ; 5.300      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.318      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.084      ; 5.305      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.261 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.323      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.087      ; 5.295      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.313      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.088      ; 5.287      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.305      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.078      ; 5.273      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.291      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.284      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.113      ; 5.302      ;
; -4.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.287      ;
; -4.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.085      ; 5.269      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -3.106 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.294     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -2.803 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.991     ; 0.851      ;
; -1.997 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.054      ; 2.367      ;
; -1.997 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.054      ; 2.367      ;
; -1.656 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 2.025      ;
; -1.656 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 2.025      ;
; -1.441 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 1.810      ;
; -1.441 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 1.810      ;
; -1.405 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.054      ; 1.775      ;
; -1.405 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.054      ; 1.775      ;
; -0.586 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 0.955      ;
; -0.586 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.053      ; 0.955      ;
; 15.958 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 4.078      ;
; 16.001 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 4.035      ;
; 16.240 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.796      ;
; 16.352 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.684      ;
; 16.572 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.464      ;
; 16.597 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.440      ;
; 16.614 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.422      ;
; 16.615 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.421      ;
; 16.640 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.397      ;
; 16.657 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.379      ;
; 16.735 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.302      ;
; 16.778 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.259      ;
; 16.855 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.181      ;
; 16.880 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.157      ;
; 16.896 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.140      ;
; 16.958 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.078      ;
; 16.983 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.054      ;
; 17.008 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.028      ;
; 17.017 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.020      ;
; 17.129 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.908      ;
; 17.381 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.655      ;
; 17.424 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.612      ;
; 17.437 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.600      ;
; 17.517 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.520      ;
; 17.573 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.464      ;
; 17.597 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.440      ;
; 17.629 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.408      ;
; 17.653 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.384      ;
; 17.664 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.372      ;
; 17.677 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.360      ;
; 17.709 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.328      ;
; 17.719 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.318      ;
; 17.729 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.308      ;
; 17.733 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.304      ;
; 17.757 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.280      ;
; 17.767 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.269      ;
; 17.789 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.248      ;
; 17.798 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.001      ; 2.240      ;
; 17.809 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.228      ;
; 17.813 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.224      ;
; 17.869 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.168      ;
; 17.889 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.148      ;
; 17.893 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.144      ;
; 17.922 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.115      ;
; 17.931 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.106      ;
; 17.949 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.088      ;
; 17.969 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.068      ;
; 18.002 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.035      ;
; 18.011 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.026      ;
; 18.044 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.993      ;
; 18.049 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.988      ;
; 18.064 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.973      ;
; 18.067 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.970      ;
; 18.076 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.961      ;
; 18.082 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.955      ;
; 18.091 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.946      ;
; 18.123 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.914      ;
; 18.124 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.913      ;
; 18.144 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.893      ;
; 18.147 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.890      ;
; 18.162 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.875      ;
; 18.184 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.853      ;
; 18.223 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.814      ;
; 18.224 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.813      ;
; 18.227 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.810      ;
; 18.228 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.808      ;
; 18.242 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.795      ;
; 18.251 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.786      ;
; 18.264 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.773      ;
; 18.303 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.734      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -4.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 1.212      ;
; -4.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 1.353      ;
; -4.009 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 1.545      ;
; -3.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 1.693      ;
; -3.723 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 1.831      ;
; -3.548 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.006      ;
; -3.502 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.052      ;
; -3.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.092      ;
; -3.398 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.156      ;
; -3.391 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.163      ;
; -3.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.263      ;
; -3.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.268      ; 2.343      ;
; -2.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.267      ; 2.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.731      ;
; -2.448 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.769      ; 1.071      ;
; -2.387 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 5.264      ; 3.163      ;
; -2.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.898      ;
; -2.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.902      ;
; -2.340 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.911      ;
; -2.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.919      ;
; -2.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.936      ;
; -2.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.942      ;
; -2.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.942      ;
; -2.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.942      ;
; -2.305 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 0.946      ;
; -2.197 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.054      ;
; -2.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.057      ;
; -2.185 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.066      ;
; -2.180 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.855      ; 1.425      ;
; -2.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.090      ;
; -2.158 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.851      ; 1.443      ;
; -2.155 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.096      ;
; -2.148 ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.832      ; 1.434      ;
; -2.117 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.783      ; 1.416      ;
; -2.088 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.163      ;
; -2.084 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.167      ;
; -2.079 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.172      ;
; -2.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.175      ;
; -2.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.178      ;
; -2.034 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.725      ; 1.441      ;
; -2.027 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.224      ;
; -2.025 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.226      ;
; -1.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.254      ;
; -1.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.266      ;
; -1.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.270      ;
; -1.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.270      ;
; -1.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.270      ;
; -1.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.270      ;
; -1.972 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.279      ;
; -1.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.283      ;
; -1.960 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.291      ;
; -1.955 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.296      ;
; -1.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.297      ;
; -1.944 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.307      ;
; -1.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.309      ;
; -1.934 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.317      ;
; -1.930 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.321      ;
; -1.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.323      ;
; -1.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.323      ;
; -1.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.324      ;
; -1.926 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.325      ;
; -1.907 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.344      ;
; -1.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 3.080      ; 1.466      ;
; -1.841 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 3.080      ; 1.489      ;
; -1.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.418      ;
; -1.825 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.426      ;
; -1.822 ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.870      ; 1.798      ;
; -1.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 3.080      ; 1.509      ;
; -1.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.430      ;
; -1.817 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.844      ; 1.777      ;
; -1.815 ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.874      ; 1.809      ;
; -1.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.437      ;
; -1.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.437      ;
; -1.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.438      ;
; -1.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.965      ; 1.438      ;
; -1.813 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.840      ; 1.777      ;
; -1.811 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 3.080      ; 1.519      ;
; -1.800 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.843      ; 1.793      ;
; -1.799 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 3.080      ; 1.531      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -3.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 1.212      ;
; -2.946 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 1.212      ;
; -2.863 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 1.353      ;
; -2.805 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 1.353      ;
; -2.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 1.545      ;
; -2.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 1.545      ;
; -2.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 1.693      ;
; -2.465 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 1.693      ;
; -2.427 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.408      ; 2.258      ;
; -2.418 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.463      ; 2.322      ;
; -2.409 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.464      ; 2.332      ;
; -2.392 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.464      ; 2.349      ;
; -2.385 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 1.831      ;
; -2.361 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.321      ; 2.237      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 1.831      ;
; -2.325 ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.267      ; 1.942      ;
; -2.325 ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.268      ; 1.943      ;
; -2.295 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.320      ; 2.302      ;
; -2.277 ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.268      ; 1.991      ;
; -2.259 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.321      ; 2.339      ;
; -2.216 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.321      ; 2.382      ;
; -2.210 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.006      ;
; -2.164 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.052      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.006      ;
; -2.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.092      ;
; -2.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.052      ;
; -2.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.092      ;
; -2.060 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.156      ;
; -2.053 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.163      ;
; -2.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.156      ;
; -1.995 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.163      ;
; -1.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.263      ;
; -1.927 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.408      ; 2.258      ;
; -1.922 ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.355      ; 2.433      ;
; -1.918 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.463      ; 2.322      ;
; -1.909 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.464      ; 2.332      ;
; -1.895 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.263      ;
; -1.892 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.464      ; 2.349      ;
; -1.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.930      ; 2.343      ;
; -1.861 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.321      ; 2.237      ;
; -1.815 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.872      ; 2.343      ;
; -1.795 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.320      ; 2.302      ;
; -1.759 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.321      ; 2.339      ;
; -1.716 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.321      ; 2.382      ;
; -1.610 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.431      ; 1.071      ;
; -1.484 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.929      ; 2.731      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.871      ; 2.731      ;
; -1.342 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.517      ; 1.425      ;
; -1.320 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.513      ; 1.443      ;
; -1.310 ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.494      ; 1.434      ;
; -1.279 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.445      ; 1.416      ;
; -1.196 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.387      ; 1.441      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.731      ;
; -1.052 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.373      ; 1.071      ;
; -1.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.926      ; 3.163      ;
; -0.991 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.868      ; 3.163      ;
; -0.984 ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.532      ; 1.798      ;
; -0.979 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.506      ; 1.777      ;
; -0.977 ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.536      ; 1.809      ;
; -0.975 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.502      ; 1.777      ;
; -0.962 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.505      ; 1.793      ;
; -0.957 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.898      ;
; -0.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.902      ;
; -0.952 ; control_fifo:inst2|dataOut[12]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.533      ; 1.831      ;
; -0.945 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.382      ; 1.687      ;
; -0.944 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.911      ;
; -0.936 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.919      ;
; -0.919 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.936      ;
; -0.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.942      ;
; -0.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.942      ;
; -0.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.942      ;
; -0.909 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 0.946      ;
; -0.801 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 1.054      ;
; -0.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 1.057      ;
; -0.789 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 1.066      ;
; -0.784 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.459      ; 1.425      ;
; -0.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 1.090      ;
; -0.762 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.455      ; 1.443      ;
; -0.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.569      ; 1.096      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.655 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.823      ; 0.731      ;
; -2.655 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.823      ; 0.731      ;
; -2.093 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.823      ; 1.293      ;
; -2.093 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.823      ; 1.293      ;
; -1.706 ; Retrasar_entrada:inst3|q5_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.754      ; 1.351      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; -1.520 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.822      ; 1.865      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.618  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.904      ;
; 0.630  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.916      ;
; 0.646  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.932      ;
; 0.646  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.932      ;
; 0.767  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.053      ;
; 0.872  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.152      ;
; 0.942  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.228      ;
; 0.960  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.960  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.965  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.251      ;
; 0.968  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.976  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.997  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.283      ;
; 1.008  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.009  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.295      ;
; 1.015  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.306      ;
; 1.020  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.307      ;
; 1.032  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.318      ;
; 1.056  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.342      ;
; 1.118  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.404      ;
; 1.136  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.464      ;
; 1.148  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.435      ;
; 1.149  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.436      ;
; 1.154  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.084      ; 1.488      ;
; 1.156  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3 ; ifclk                             ; ifclk       ; 0.000        ; 0.084      ; 1.490      ;
; 1.162  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.084      ; 1.496      ;
; 1.196  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.206  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.498      ;
; 1.218  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.510      ;
; 1.220  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.500      ;
; 1.223  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.515      ;
; 1.238  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.523      ;
; 1.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.536      ;
; 1.258  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.544      ;
; 1.264  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.544      ;
; 1.274  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.560      ;
; 1.281  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.567      ;
; 1.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.580      ;
; 1.308  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.600      ;
; 1.315  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.607      ;
; 1.316  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.608      ;
; 1.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.651      ;
; 1.392  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.678      ;
; 1.392  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.678      ;
; 1.393  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.680      ;
; 1.396  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.683      ;
; 1.397  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.683      ;
; 1.400  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.686      ;
; 1.409  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.695      ;
; 1.441  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.449  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.735      ;
; 1.454  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.746      ;
; 1.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.006      ; 1.747      ;
; 1.459  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.745      ;
; 1.464  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.750      ;
; 1.472  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.758      ;
; 1.472  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.758      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.377 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.212      ;
; -1.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.353      ;
; -1.044 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.545      ;
; -0.896 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.693      ;
; -0.758 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.831      ;
; -0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.006      ;
; -0.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.052      ;
; -0.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.092      ;
; -0.433 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.156      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.163      ;
; -0.326 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.263      ;
; -0.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.343      ;
; 0.143  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.302      ; 2.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.517  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.804      ; 1.071      ;
; 0.578  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.299      ; 3.163      ;
; 0.612  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.898      ;
; 0.616  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.902      ;
; 0.625  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.911      ;
; 0.633  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.919      ;
; 0.650  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.936      ;
; 0.656  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.942      ;
; 0.656  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.942      ;
; 0.656  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.942      ;
; 0.660  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.946      ;
; 0.768  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.054      ;
; 0.771  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.057      ;
; 0.780  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.066      ;
; 0.785  ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.890      ; 1.425      ;
; 0.804  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.090      ;
; 0.807  ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.886      ; 1.443      ;
; 0.810  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.096      ;
; 0.817  ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.867      ; 1.434      ;
; 0.848  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.818      ; 1.416      ;
; 0.877  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.163      ;
; 0.881  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.167      ;
; 0.886  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.172      ;
; 0.889  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.175      ;
; 0.892  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.178      ;
; 0.931  ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.760      ; 1.441      ;
; 0.938  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.224      ;
; 0.940  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.226      ;
; 0.968  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.254      ;
; 0.980  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.266      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.270      ;
; 0.993  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.279      ;
; 0.997  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.283      ;
; 1.005  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.291      ;
; 1.010  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.296      ;
; 1.011  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.297      ;
; 1.021  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.307      ;
; 1.023  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.309      ;
; 1.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.317      ;
; 1.035  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.321      ;
; 1.037  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.323      ;
; 1.037  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.323      ;
; 1.038  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.324      ;
; 1.039  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.325      ;
; 1.058  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.344      ;
; 1.101  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.466      ;
; 1.124  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.489      ;
; 1.132  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.418      ;
; 1.140  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.426      ;
; 1.143  ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.905      ; 1.798      ;
; 1.144  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.509      ;
; 1.144  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.430      ;
; 1.148  ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.879      ; 1.777      ;
; 1.150  ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.909      ; 1.809      ;
; 1.151  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.437      ;
; 1.151  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.437      ;
; 1.152  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.438      ;
; 1.152  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.438      ;
; 1.152  ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.875      ; 1.777      ;
; 1.154  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.519      ;
; 1.165  ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.878      ; 1.793      ;
; 1.166  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.531      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.339 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 0.955      ;
; 0.339 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 0.955      ;
; 0.445 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.630 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.633 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.636 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.760 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.046      ;
; 0.763 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.049      ;
; 0.863 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.149      ;
; 0.975 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.995 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.612      ;
; 0.995 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.612      ;
; 0.997 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.613      ;
; 0.997 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.613      ;
; 1.014 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.014 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.301      ;
; 1.195 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.196 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.227 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.513      ;
; 1.242 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.528      ;
; 1.349 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.635      ;
; 1.407 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.693      ;
; 1.409 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 2.025      ;
; 1.409 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 2.025      ;
; 1.444 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.730      ;
; 1.447 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.448 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.734      ;
; 1.487 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.773      ;
; 1.499 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.786      ;
; 1.509 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.523 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.808      ;
; 1.524 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.810      ;
; 1.527 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.528 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.814      ;
; 1.567 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.853      ;
; 1.589 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.875      ;
; 1.604 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.890      ;
; 1.607 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.893      ;
; 1.627 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.913      ;
; 1.628 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.914      ;
; 1.660 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.946      ;
; 1.669 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.675 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.684 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.970      ;
; 1.687 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.973      ;
; 1.702 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.988      ;
; 1.707 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.993      ;
; 1.740 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.026      ;
; 1.749 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.035      ;
; 1.750 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 2.367      ;
; 1.750 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 2.367      ;
; 1.782 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.068      ;
; 1.802 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.088      ;
; 1.820 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.106      ;
; 1.829 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.115      ;
; 1.858 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.144      ;
; 1.862 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.148      ;
; 1.882 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.168      ;
; 1.925 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.211      ;
; 1.938 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.224      ;
; 1.942 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.228      ;
; 1.962 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.248      ;
; 1.984 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.269      ;
; 1.994 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.280      ;
; 2.018 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.304      ;
; 2.022 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.308      ;
; 2.042 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.328      ;
; 2.074 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.360      ;
; 2.087 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.372      ;
; 2.098 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.384      ;
; 2.122 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.408      ;
; 2.154 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.440      ;
; 2.178 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.464      ;
; 2.234 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.520      ;
; 2.293 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.579      ;
; 2.314 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.600      ;
; 2.327 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.612      ;
; 2.370 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.655      ;
; 2.396 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.682      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.556 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.991     ; 0.851      ;
; 2.590 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.876      ;
; 2.615 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.900      ;
; 2.636 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.922      ;
; 2.643 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.928      ;
; 2.679 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.965      ;
; 2.702 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.988      ;
; 2.727 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 3.012      ;
; 2.743 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 3.028      ;
; 2.746 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 3.031      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.006      ; 1.737      ;
; 8.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.706      ;
; 8.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.706      ;
; 8.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.706      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.835 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.706      ;
; 11.835 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.706      ;
; 11.835 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.706      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
; 11.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.006      ; 1.737      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.123 ; 5.123 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.259 ; 4.259 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.462 ; 4.462 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.293 ; 4.293 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.178 ; 4.178 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.150 ; 4.150 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 3.666 ; 3.666 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.457 ; 3.457 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 4.479 ; 4.479 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 5.123 ; 5.123 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.992 ; 3.992 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.435 ; 4.435 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.728 ; 4.728 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 5.143 ; 5.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 3.881 ; 3.881 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.759 ; 4.759 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.683 ; 4.683 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.608 ; 4.608 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 5.143 ; 5.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.138 ; 5.138 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.982 ; 4.982 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.111 ; 5.111 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.837 ; 4.837 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.706 ; 4.706 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 5.031 ; 5.031 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.513 ; 4.513 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 6.067 ; 6.067 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.882 ; 5.882 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 6.135 ; 6.135 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.996 ; 5.996 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.462 ; 9.462 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.568 ; 7.568 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -2.659 ; -2.659 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -3.213 ; -3.213 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -3.657 ; -3.657 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -3.495 ; -3.495 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -3.373 ; -3.373 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -3.345 ; -3.345 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -2.861 ; -2.861 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -2.659 ; -2.659 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -3.674 ; -3.674 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -4.317 ; -4.317 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -3.195 ; -3.195 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -3.638 ; -3.638 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -3.931 ; -3.931 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -2.835 ; -2.835 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -2.835 ; -2.835 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -3.954 ; -3.954 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -3.885 ; -3.885 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -3.803 ; -3.803 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -4.338 ; -4.338 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -4.333 ; -4.333 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -4.184 ; -4.184 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -4.306 ; -4.306 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -4.031 ; -4.031 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -3.909 ; -3.909 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -4.234 ; -4.234 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -3.716 ; -3.716 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -5.427 ; -5.427 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -5.242 ; -5.242 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -5.495 ; -5.495 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -5.356 ; -5.356 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -5.352 ; -5.352 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -7.320 ; -7.320 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.273 ; 14.273 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.528  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.458  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.198  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.528  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.458  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.198  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.877 ; 12.877 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.050  ; 7.256  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.281  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.935 ; 12.935 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.256  ; 6.050  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.281  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.280  ; 9.280  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 11.905 ; 11.905 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 10.988 ; 10.988 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.634 ; 10.634 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 10.867 ; 10.867 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 11.433 ; 11.433 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 9.864  ; 9.864  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 10.885 ; 10.885 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 9.962  ; 9.962  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 10.680 ; 10.680 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.503 ; 11.503 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.334 ; 11.334 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 11.197 ; 11.197 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.905 ; 11.905 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.964 ; 10.964 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 11.341 ; 11.341 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.191 ; 11.191 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 10.657 ; 10.657 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 7.989  ; 7.989  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 7.982  ; 7.982  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.308 ; 11.308 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.912 ; 13.912 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.528  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.458  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.198  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.528  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.458  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.198  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.516 ; 12.516 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.050  ; 7.256  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.281  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.574 ; 12.574 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.256  ; 6.050  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.281  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.280  ; 9.280  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 7.563  ; 7.563  ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.171  ; 9.171  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 9.380  ; 9.380  ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 9.039  ; 9.039  ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 8.793  ; 8.793  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 8.537  ; 8.537  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 8.533  ; 8.533  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 7.563  ; 7.563  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 7.993  ; 7.993  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 9.084  ; 9.084  ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 9.365  ; 9.365  ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 9.885  ; 9.885  ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 9.769  ; 9.769  ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 8.825  ; 8.825  ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 9.373  ; 9.373  ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 8.811  ; 8.811  ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 9.299  ; 9.299  ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 6.340  ; 6.340  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 5.859  ; 5.859  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 10.947 ; 10.947 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -3.129 ; -6.079        ;
; control_fifo:inst2|EA[0]          ; -2.464 ; -988.516      ;
; wen                               ; -2.376 ; -941.051      ;
; inst4|altpll_component|pll|clk[1] ; -1.536 ; -17.961       ;
; control_disparo:inst|EA[1]        ; -1.457 ; -457.290      ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.798 ; -32.066       ;
; ifclk                             ; -1.686 ; -14.327       ;
; control_disparo:inst|EA[1]        ; -1.511 ; -61.746       ;
; wen                               ; -0.592 ; -1.139        ;
; inst4|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.616 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.002 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.880 ; -3713.600     ;
; wen                               ; -1.880 ; -1858.022     ;
; control_disparo:inst|EA[1]        ; -1.880 ; -1856.800     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.129 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.263      ;
; -3.019 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.153      ;
; -3.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.897     ; 1.151      ;
; -2.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.131      ;
; -2.961 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.897     ; 1.097      ;
; -2.960 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.094      ;
; -2.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.084      ;
; -2.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.084      ;
; -2.908 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.042      ;
; -2.891 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 1.025      ;
; -2.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 0.995      ;
; -2.858 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 0.992      ;
; -2.830 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 0.964      ;
; -2.659 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.899     ; 0.793      ;
; -2.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.263      ;
; -2.573 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.263      ;
; -2.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.153      ;
; -2.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.390     ; 1.151      ;
; -2.490 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.131      ;
; -2.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.153      ;
; -2.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.341     ; 1.151      ;
; -2.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.390     ; 1.097      ;
; -2.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.094      ;
; -2.443 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.084      ;
; -2.443 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.084      ;
; -2.441 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.131      ;
; -2.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.341     ; 1.097      ;
; -2.404 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.094      ;
; -2.401 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.042      ;
; -2.394 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.084      ;
; -2.394 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.084      ;
; -2.384 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 1.025      ;
; -2.354 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 0.995      ;
; -2.352 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.042      ;
; -2.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 0.992      ;
; -2.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 1.025      ;
; -2.323 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 0.964      ;
; -2.305 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 0.995      ;
; -2.302 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 0.992      ;
; -2.274 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 0.964      ;
; -2.210 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.263      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.392     ; 0.793      ;
; -2.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.343     ; 0.793      ;
; -2.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.153      ;
; -2.096 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.978     ; 1.151      ;
; -2.078 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.131      ;
; -2.042 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.978     ; 1.097      ;
; -2.041 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.094      ;
; -2.031 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.084      ;
; -2.031 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.084      ;
; -1.989 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.042      ;
; -1.972 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.025      ;
; -1.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.995      ;
; -1.939 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.992      ;
; -1.911 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.964      ;
; -1.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.793      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.103  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.759      ; 0.830      ;
; 1.351  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.760      ; 0.583      ;
; 1.351  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.760      ; 0.583      ;
; 1.405  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.760      ; 0.529      ;
; 1.405  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.760      ; 0.529      ;
; 2.340  ; Retrasar_entrada:inst3|q5_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.058      ; 0.584      ;
; 17.703 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 3.186      ;
; 17.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 3.181      ;
; 17.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.182      ;
; 17.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.177      ;
; 17.732 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 3.164      ;
; 17.737 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 3.159      ;
; 17.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 3.111      ;
; 17.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 3.105      ;
; 17.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.101      ;
; 17.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 3.083      ;
; 17.831 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 3.058      ;
; 17.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.054      ;
; 17.842 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.041      ; 3.031      ;
; 17.859 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.038      ;
; 17.860 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 3.036      ;
; 17.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.033      ;
; 17.867 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.067      ; 3.032      ;
; 17.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.067      ; 3.027      ;
; 17.892 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                      ; ifclk                             ; ifclk       ; 20.833       ; 0.034      ; 2.974      ;
; 17.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24                     ; ifclk                             ; ifclk       ; 20.833       ; 0.039      ; 2.974      ;
; 17.935 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 2.944      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.464 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.525     ; 2.438      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.439     ; 2.225      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.437     ; 2.227      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.454     ; 2.197      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.452     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.446     ; 2.198      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.444     ; 2.200      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.197      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.445     ; 2.199      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.449     ; 2.194      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.447     ; 2.196      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.937     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.430     ; 2.438      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.851     ; 2.225      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.849     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.344     ; 2.225      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.342     ; 2.227      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.866     ; 2.197      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.864     ; 2.199      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.536 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.177     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.411 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.052     ; 0.392      ;
; -1.090 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.311     ; 0.953      ;
; -1.090 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.311     ; 0.953      ;
; -0.957 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.818      ;
; -0.957 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.818      ;
; -0.866 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.727      ;
; -0.866 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.727      ;
; -0.851 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.311     ; 0.714      ;
; -0.851 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.311     ; 0.714      ;
; -0.554 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.415      ;
; -0.554 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.313     ; 0.415      ;
; 18.489 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.540      ;
; 18.501 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.528      ;
; 18.568 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.461      ;
; 18.618 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.411      ;
; 18.721 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.308      ;
; 18.729 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.300      ;
; 18.731 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.300      ;
; 18.733 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.296      ;
; 18.741 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.288      ;
; 18.743 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.288      ;
; 18.797 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.234      ;
; 18.800 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.229      ;
; 18.808 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.221      ;
; 18.809 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.222      ;
; 18.810 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.221      ;
; 18.850 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.179      ;
; 18.858 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.171      ;
; 18.860 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.171      ;
; 18.876 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.155      ;
; 18.926 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.105      ;
; 18.989 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.042      ;
; 19.023 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 1.006      ;
; 19.024 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.007      ;
; 19.029 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.002      ;
; 19.035 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 0.994      ;
; 19.059 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.972      ;
; 19.064 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.967      ;
; 19.069 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.962      ;
; 19.094 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.937      ;
; 19.097 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.934      ;
; 19.099 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.932      ;
; 19.102 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 0.927      ;
; 19.104 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.927      ;
; 19.129 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.902      ;
; 19.132 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.899      ;
; 19.134 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.897      ;
; 19.135 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.002      ; 0.898      ;
; 19.137 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.894      ;
; 19.139 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.892      ;
; 19.152 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 0.877      ;
; 19.167 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.864      ;
; 19.169 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.862      ;
; 19.174 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.857      ;
; 19.183 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.848      ;
; 19.202 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.829      ;
; 19.209 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.822      ;
; 19.218 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.813      ;
; 19.223 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.808      ;
; 19.237 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.794      ;
; 19.253 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.778      ;
; 19.258 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.773      ;
; 19.261 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.770      ;
; 19.263 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.768      ;
; 19.269 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.762      ;
; 19.275 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.002     ; 0.754      ;
; 19.286 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.745      ;
; 19.288 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.288 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.293 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.738      ;
; 19.296 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.735      ;
; 19.298 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.733      ;
; 19.303 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.728      ;
; 19.304 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.727      ;
; 19.309 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.722      ;
; 19.323 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.708      ;
; 19.331 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.700      ;
; 19.331 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.700      ;
; 19.333 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.698      ;
; 19.344 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.687      ;
; 19.366 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.665      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.489      ; 2.438      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.068      ; 2.225      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.070      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.575      ; 2.225      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.151 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.577      ; 2.227      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.053      ; 2.197      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
; -1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.055      ; 2.199      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -1.798 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.558      ; 0.760      ;
; -1.796 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.557      ; 0.761      ;
; -1.782 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.558      ; 0.776      ;
; -1.626 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.572      ; 0.946      ;
; -1.547 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.294      ; 0.888      ;
; -1.536 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.295      ; 0.900      ;
; -1.525 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.259      ; 0.875      ;
; -1.521 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.295      ; 0.915      ;
; -1.486 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.245      ; 0.900      ;
; -1.477 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.244      ; 0.908      ;
; -1.477 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.245      ; 0.909      ;
; -1.463 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.245      ; 0.923      ;
; -1.047 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.294      ; 0.888      ;
; -1.036 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.295      ; 0.900      ;
; -1.025 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.259      ; 0.875      ;
; -1.021 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.295      ; 0.915      ;
; -1.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.539      ;
; -0.986 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.245      ; 0.900      ;
; -0.977 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.244      ; 0.908      ;
; -0.977 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.245      ; 0.909      ;
; -0.963 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.245      ; 0.923      ;
; -0.959 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.584      ;
; -0.955 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.539      ;
; -0.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.584      ;
; -0.893 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.650      ;
; -0.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.650      ;
; -0.831 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.712      ;
; -0.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.751      ;
; -0.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.712      ;
; -0.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.778      ;
; -0.743 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.751      ;
; -0.728 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.289      ; 1.702      ;
; -0.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.778      ;
; -0.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.828      ;
; -0.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.833      ;
; -0.710 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.265      ; 1.696      ;
; -0.701 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.842      ;
; -0.692 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.952      ; 0.398      ;
; -0.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.828      ;
; -0.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.877      ;
; -0.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.833      ;
; -0.660 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.290      ; 1.771      ;
; -0.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.842      ;
; -0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.908      ;
; -0.628 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.262      ; 1.775      ;
; -0.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.391      ; 0.916      ;
; -0.627 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.265      ; 1.779      ;
; -0.625 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.264      ; 1.780      ;
; -0.620 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.263      ; 1.784      ;
; -0.617 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.877      ;
; -0.614 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.264      ; 1.791      ;
; -0.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.908      ;
; -0.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.342      ; 0.916      ;
; -0.573 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.969      ; 0.534      ;
; -0.567 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.964      ; 0.535      ;
; -0.555 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.965      ; 0.548      ;
; -0.537 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.949      ; 0.550      ;
; -0.516 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.925      ; 0.547      ;
; -0.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.390      ; 1.067      ;
; -0.432 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.921      ; 0.627      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.341      ; 1.067      ;
; -0.422 ; control_fifo:inst2|dataOut[3]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.959      ; 0.675      ;
; -0.414 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.979      ; 0.703      ;
; -0.413 ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.980      ; 0.705      ;
; -0.413 ; control_fifo:inst2|dataOut[5]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.955      ; 0.680      ;
; -0.412 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.980      ; 0.706      ;
; -0.401 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.958      ; 0.695      ;
; -0.318 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.052      ; 0.734      ;
; -0.314 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.386      ; 1.224      ;
; -0.278 ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.981      ; 0.841      ;
; -0.265 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.337      ; 1.224      ;
; -0.262 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.974      ; 0.850      ;
; -0.259 ; control_fifo:inst2|dataOut[8]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.970      ; 0.849      ;
; -0.240 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.941      ; 0.839      ;
; -0.228 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.289      ; 1.702      ;
; -0.222 ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.939      ; 0.855      ;
; -0.210 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.265      ; 1.696      ;
; -0.160 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.290      ; 1.771      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
; -0.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.363      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.686 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.760      ; 0.367      ;
; -1.686 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.760      ; 0.367      ;
; -1.643 ; Retrasar_entrada:inst3|q5_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.058      ; 0.584      ;
; -1.524 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.760      ; 0.529      ;
; -1.524 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.760      ; 0.529      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; -1.222 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.759      ; 0.830      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.392      ;
; 0.246  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.398      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.440      ;
; 0.335  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.480      ;
; 0.353  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.505      ;
; 0.357  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.533      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.532      ;
; 0.402  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.554      ;
; 0.409  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.562      ;
; 0.414  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.618      ;
; 0.421  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3 ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 0.632      ;
; 0.421  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.573      ;
; 0.423  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 0.634      ;
; 0.424  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 0.635      ;
; 0.448  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.607      ;
; 0.449  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.608      ;
; 0.454  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.599      ;
; 0.460  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.612      ;
; 0.461  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.613      ;
; 0.462  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.615      ;
; 0.465  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.618      ;
; 0.469  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.614      ;
; 0.473  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.632      ;
; 0.474  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.626      ;
; 0.474  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.626      ;
; 0.478  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.629      ;
; 0.483  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.642      ;
; 0.488  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.647      ;
; 0.491  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.643      ;
; 0.496  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.651      ;
; 0.509  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.512  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.663      ;
; 0.512  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.519  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.678      ;
; 0.520  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.673      ;
; 0.521  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.680      ;
; 0.523  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.676      ;
; 0.526  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.678      ;
; 0.526  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.678      ;
; 0.531  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.684      ;
; 0.534  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.686      ;
; 0.543  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.007      ; 0.702      ;
; 0.544  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -1.511 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.539      ;
; -1.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.584      ;
; -1.400 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.650      ;
; -1.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.712      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.751      ;
; -1.272 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.778      ;
; -1.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.828      ;
; -1.217 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.833      ;
; -1.208 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.842      ;
; -1.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.877      ;
; -1.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.908      ;
; -1.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.898      ; 0.916      ;
; -0.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.897      ; 1.067      ;
; -0.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 1.893      ; 1.224      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.367      ;
; -0.699 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.459      ; 0.398      ;
; -0.682 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.389      ;
; -0.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.391      ;
; -0.679 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.392      ;
; -0.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.400      ;
; -0.666 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.405      ;
; -0.659 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.412      ;
; -0.657 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.414      ;
; -0.657 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.414      ;
; -0.655 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.416      ;
; -0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.440      ;
; -0.628 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.443      ;
; -0.623 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.448      ;
; -0.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.458      ;
; -0.582 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.489      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.490      ;
; -0.580 ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.476      ; 0.534      ;
; -0.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.493      ;
; -0.574 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.471      ; 0.535      ;
; -0.562 ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.472      ; 0.548      ;
; -0.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.513      ;
; -0.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.516      ;
; -0.554 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.517      ;
; -0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.519      ;
; -0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.519      ;
; -0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.519      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.520      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.520      ;
; -0.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.521      ;
; -0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.522      ;
; -0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.526      ;
; -0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.526      ;
; -0.544 ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.456      ; 0.550      ;
; -0.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.529      ;
; -0.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.529      ;
; -0.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.531      ;
; -0.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.532      ;
; -0.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.533      ;
; -0.536 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.918      ; 0.534      ;
; -0.536 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.535      ;
; -0.536 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.535      ;
; -0.535 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.536      ;
; -0.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.537      ;
; -0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.540      ;
; -0.529 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.542      ;
; -0.523 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 1.432      ; 0.547      ;
; -0.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.556      ;
; -0.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.989      ; 0.620      ;
; -0.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.989      ; 0.632      ;
; -0.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.577      ;
; -0.489 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.918      ; 0.581      ;
; -0.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.583      ;
; -0.483 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.588      ;
; -0.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.589      ;
; -0.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.589      ;
; -0.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.589      ;
; -0.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.989      ; 0.646      ;
; -0.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.989      ; 0.647      ;
; -0.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.919      ; 0.593      ;
; -0.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.989      ; 0.658      ;
; -0.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.918      ; 0.601      ;
; -0.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.917      ; 0.607      ;
; -0.461 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.918      ; 0.609      ;
; -0.458 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 0.921      ; 0.615      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.539      ;
; -0.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.584      ;
; -0.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.650      ;
; -0.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.712      ;
; -0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.751      ;
; -0.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.778      ;
; -0.303 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.828      ;
; -0.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.833      ;
; -0.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.842      ;
; -0.254 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.877      ;
; -0.223 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.908      ;
; -0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.916      ;
; -0.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.978      ; 1.067      ;
; 0.098  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.974      ; 1.224      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.220  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.540      ; 0.398      ;
; 0.237  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.389      ;
; 0.239  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.392      ;
; 0.248  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.400      ;
; 0.253  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.405      ;
; 0.260  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.412      ;
; 0.262  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.414      ;
; 0.262  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.414      ;
; 0.264  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.416      ;
; 0.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.440      ;
; 0.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.443      ;
; 0.296  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.448      ;
; 0.306  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.458      ;
; 0.337  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.489      ;
; 0.338  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.490      ;
; 0.339  ; control_fifo:inst2|dataOut[5]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.557      ; 0.534      ;
; 0.341  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.493      ;
; 0.345  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.552      ; 0.535      ;
; 0.357  ; control_fifo:inst2|dataOut[3]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.553      ; 0.548      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.537      ; 0.550      ;
; 0.377  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.533      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.534      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.535      ;
; 0.384  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.537      ;
; 0.388  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.542      ;
; 0.396  ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.513      ; 0.547      ;
; 0.404  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.556      ;
; 0.412  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.620      ;
; 0.424  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.632      ;
; 0.425  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.577      ;
; 0.430  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.581      ;
; 0.431  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.583      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.646      ;
; 0.439  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.647      ;
; 0.441  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.593      ;
; 0.450  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.658      ;
; 0.450  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.601      ;
; 0.457  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; -0.002     ; 0.607      ;
; 0.458  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; -0.001     ; 0.609      ;
; 0.461  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.002      ; 0.615      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.323 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.478      ;
; 0.362 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.371 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.435 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.415      ;
; 0.435 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.415      ;
; 0.437 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.446 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.453 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.605      ;
; 0.500 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.652      ;
; 0.511 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.665      ;
; 0.521 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.535 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.687      ;
; 0.546 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.698      ;
; 0.548 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.700      ;
; 0.556 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.570 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.722      ;
; 0.575 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.727      ;
; 0.576 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.728      ;
; 0.578 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.732      ;
; 0.581 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.735      ;
; 0.586 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.738      ;
; 0.591 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.593 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.745      ;
; 0.604 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.754      ;
; 0.610 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.762      ;
; 0.616 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.768      ;
; 0.618 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.770      ;
; 0.621 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.773      ;
; 0.626 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.778      ;
; 0.642 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.794      ;
; 0.656 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.808      ;
; 0.661 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.670 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.822      ;
; 0.670 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.650      ;
; 0.670 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.650      ;
; 0.677 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.829      ;
; 0.679 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.311     ; 0.661      ;
; 0.679 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.311     ; 0.661      ;
; 0.696 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.705 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.857      ;
; 0.710 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.862      ;
; 0.712 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.864      ;
; 0.723 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.875      ;
; 0.727 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.877      ;
; 0.740 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.745 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.747 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.899      ;
; 0.750 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.775 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.777 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.927      ;
; 0.780 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.782 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.934      ;
; 0.785 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.937      ;
; 0.810 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.815 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.967      ;
; 0.820 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.825 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.977      ;
; 0.838 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.818      ;
; 0.838 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.313     ; 0.818      ;
; 0.844 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.994      ;
; 0.850 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.002      ;
; 0.855 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.007      ;
; 0.856 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.006      ;
; 0.875 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.027      ;
; 0.890 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.042      ;
; 0.942 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.948 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.100      ;
; 0.950 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.100      ;
; 0.954 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.106      ;
; 0.962 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.112      ;
; 0.971 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.311     ; 0.953      ;
; 0.971 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.311     ; 0.953      ;
; 0.998 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.150      ;
; 1.000 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.150      ;
; 1.012 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.162      ;
; 1.029 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.179      ;
; 1.065 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.217      ;
; 1.067 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.217      ;
; 1.077 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.229      ;
; 1.079 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.229      ;
; 1.079 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.229      ;
; 1.079 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.229      ;
; 1.091 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.241      ;
; 1.146 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.296      ;
; 1.158 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.308      ;
; 1.292 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.052     ; 0.392      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.007      ; 0.840      ;
; 9.624 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.826      ;
; 9.624 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.826      ;
; 9.624 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.826      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.089 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.826      ;
; 11.089 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.826      ;
; 11.089 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.826      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
; 11.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.007      ; 0.840      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 2.369 ; 2.369 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 1.981 ; 1.981 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 2.056 ; 2.056 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 1.979 ; 1.979 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 1.895 ; 1.895 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 1.894 ; 1.894 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 1.715 ; 1.715 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 1.633 ; 1.633 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 2.076 ; 2.076 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 2.369 ; 2.369 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 1.925 ; 1.925 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 2.080 ; 2.080 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 2.225 ; 2.225 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 2.406 ; 2.406 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 1.778 ; 1.778 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 2.160 ; 2.160 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 2.133 ; 2.133 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 2.104 ; 2.104 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 2.350 ; 2.350 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 2.333 ; 2.333 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 2.298 ; 2.298 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 2.333 ; 2.333 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 2.293 ; 2.293 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 2.211 ; 2.211 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 2.406 ; 2.406 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 2.100 ; 2.100 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 2.743 ; 2.743 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 2.648 ; 2.648 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 2.712 ; 2.712 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 2.641 ; 2.641 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 4.276 ; 4.276 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 4.278 ; 4.278 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.359 ; -1.359 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.620 ; -1.620 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.778 ; -1.778 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.705 ; -1.705 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.616 ; -1.616 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.615 ; -1.615 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.359 ; -1.359 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.797 ; -1.797 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -2.090 ; -2.090 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.652 ; -1.652 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.807 ; -1.807 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.952 ; -1.952 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.417 ; -1.417 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.417 ; -1.417 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.882 ; -1.882 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.859 ; -1.859 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.825 ; -1.825 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -2.071 ; -2.071 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.055 ; -2.055 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.024 ; -2.024 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.054 ; -2.054 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -2.014 ; -2.014 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.938 ; -1.938 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -2.133 ; -2.133 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.827 ; -1.827 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.492 ; -2.492 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.397 ; -2.397 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.461 ; -2.461 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.390 ; -2.390 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.408 ; -2.408 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -4.158 ; -4.158 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.397 ; 6.397 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.963 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.133 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.793 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.963 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.133 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.793 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.841 ; 5.841 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.638 ; 3.071 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.713 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.890 ; 5.890 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.071 ; 2.638 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.713 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.749 ; 4.749 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 5.725 ; 5.725 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 5.427 ; 5.427 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.285 ; 5.285 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 5.357 ; 5.357 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 5.629 ; 5.629 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.910 ; 4.910 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 5.353 ; 5.353 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.952 ; 4.952 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 5.273 ; 5.273 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 5.621 ; 5.621 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 5.580 ; 5.580 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.398 ; 5.398 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 5.725 ; 5.725 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.422 ; 5.422 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.514 ; 5.514 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.501 ; 5.501 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 5.256 ; 5.256 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 3.025 ; 3.025 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 3.021 ; 3.021 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.478 ; 5.478 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.241 ; 6.241 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.963 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.133 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.793 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.963 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.133 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.793 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.685 ; 5.685 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.638 ; 3.071 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.713 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.734 ; 5.734 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.071 ; 2.638 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.713 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.749 ; 4.749 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.049 ; 4.049 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.672 ; 4.672 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.766 ; 4.766 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.579 ; 4.579 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.472 ; 4.472 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.389 ; 4.389 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.384 ; 4.384 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.049 ; 4.049 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.185 ; 4.185 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.640 ; 4.640 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.732 ; 4.732 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.881 ; 4.881 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.876 ; 4.876 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.536 ; 4.536 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 4.748 ; 4.748 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.546 ; 4.546 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.708 ; 4.708 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.471 ; 2.471 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.272 ; 2.272 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.322 ; 5.322 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -8.564    ; -4.342   ; 8.724    ; 11.002  ; -2.064              ;
;  control_disparo:inst|EA[1]        ; -4.284    ; -4.342   ; N/A      ; N/A     ; -2.064              ;
;  control_fifo:inst2|EA[0]          ; -6.122    ; -3.004   ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -8.564    ; -2.655   ; 8.724    ; 11.002  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; -3.106    ; 0.215    ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -7.249    ; -1.377   ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -8085.742 ; -442.948 ; 0.0      ; 0.0     ; -8181.405           ;
;  control_disparo:inst|EA[1]        ; -1826.923 ; -338.271 ; N/A      ; N/A     ; -2044.984           ;
;  control_fifo:inst2|EA[0]          ; -2805.049 ; -83.636  ; N/A      ; N/A     ; -4089.968           ;
;  ifclk                             ; -16.637   ; -18.428  ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -35.299   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -3401.834 ; -2.613   ; N/A      ; N/A     ; -2046.453           ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.123 ; 5.123 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.259 ; 4.259 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.462 ; 4.462 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.293 ; 4.293 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.178 ; 4.178 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.150 ; 4.150 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 3.666 ; 3.666 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 3.457 ; 3.457 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 4.479 ; 4.479 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 5.123 ; 5.123 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.992 ; 3.992 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.435 ; 4.435 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.728 ; 4.728 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 5.143 ; 5.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 3.881 ; 3.881 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.759 ; 4.759 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.683 ; 4.683 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.608 ; 4.608 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 5.143 ; 5.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.138 ; 5.138 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.982 ; 4.982 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.111 ; 5.111 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.837 ; 4.837 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.706 ; 4.706 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 5.031 ; 5.031 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.513 ; 4.513 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 6.067 ; 6.067 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.882 ; 5.882 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 6.135 ; 6.135 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.996 ; 5.996 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.462 ; 9.462 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.568 ; 7.568 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.359 ; -1.359 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.620 ; -1.620 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.778 ; -1.778 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.705 ; -1.705 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.616 ; -1.616 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.615 ; -1.615 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.437 ; -1.437 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.359 ; -1.359 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.797 ; -1.797 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -2.090 ; -2.090 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.652 ; -1.652 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.807 ; -1.807 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.952 ; -1.952 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.417 ; -1.417 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.417 ; -1.417 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.882 ; -1.882 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.859 ; -1.859 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.825 ; -1.825 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -2.071 ; -2.071 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.055 ; -2.055 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.024 ; -2.024 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.054 ; -2.054 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -2.014 ; -2.014 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.938 ; -1.938 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -2.133 ; -2.133 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.827 ; -1.827 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.492 ; -2.492 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.397 ; -2.397 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.461 ; -2.461 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.390 ; -2.390 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.408 ; -2.408 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -4.158 ; -4.158 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 14.273 ; 14.273 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.528  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 7.458  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.198  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.528  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 7.458  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.198  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.877 ; 12.877 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.050  ; 7.256  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.281  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.935 ; 12.935 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.256  ; 6.050  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.281  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.280  ; 9.280  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 11.905 ; 11.905 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 10.988 ; 10.988 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.634 ; 10.634 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 10.867 ; 10.867 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 11.433 ; 11.433 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 9.864  ; 9.864  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 10.885 ; 10.885 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 9.962  ; 9.962  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 10.680 ; 10.680 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.503 ; 11.503 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.334 ; 11.334 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 11.197 ; 11.197 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.905 ; 11.905 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.964 ; 10.964 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 11.341 ; 11.341 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.191 ; 11.191 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 10.657 ; 10.657 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 7.989  ; 7.989  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 7.982  ; 7.982  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.308 ; 11.308 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.241 ; 6.241 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.963 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.133 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.793 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.963 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.133 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.793 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.685 ; 5.685 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.638 ; 3.071 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.713 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.734 ; 5.734 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.071 ; 2.638 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.713 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.749 ; 4.749 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.049 ; 4.049 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.672 ; 4.672 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.766 ; 4.766 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.579 ; 4.579 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.472 ; 4.472 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.389 ; 4.389 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.384 ; 4.384 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.049 ; 4.049 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.185 ; 4.185 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.640 ; 4.640 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.732 ; 4.732 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.881 ; 4.881 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.876 ; 4.876 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.536 ; 4.536 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 4.748 ; 4.748 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.546 ; 4.546 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.708 ; 4.708 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.471 ; 2.471 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.272 ; 2.272 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.322 ; 5.322 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7853     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7853     ; 7885     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7852     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15705    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15704    ; 15768    ; 15721    ; 15785    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15704    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 108      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7852     ; 7884     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7853     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7853     ; 7885     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7852     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15705    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15704    ; 15768    ; 15721    ; 15785    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15704    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 108      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7852     ; 7884     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 482   ; 482  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Thu Apr 24 18:27:54 2014
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|leyendo|combout" is a latch
    Warning (335094): Node "inst2|dataOut[15]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[14]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[13]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[12]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[1] control_disparo:inst|EA[1]
    Info (332105): create_clock -period 1.000 -name control_fifo:inst2|EA[0] control_fifo:inst2|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.564       -16.637 ifclk 
    Info (332119):    -7.249     -3401.834 wen 
    Info (332119):    -6.122     -2805.049 control_fifo:inst2|EA[0] 
    Info (332119):    -4.284     -1826.923 control_disparo:inst|EA[1] 
    Info (332119):    -3.106       -35.299 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -4.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.342      -338.271 control_disparo:inst|EA[1] 
    Info (332119):    -3.004       -83.636 control_fifo:inst2|EA[0] 
    Info (332119):    -2.655       -18.428 ifclk 
    Info (332119):    -1.377        -2.613 wen 
    Info (332119):     0.339         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.724
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.724         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.600
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.600         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4089.968 control_fifo:inst2|EA[0] 
    Info (332119):    -2.064     -2046.453 wen 
    Info (332119):    -2.064     -2044.984 control_disparo:inst|EA[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 22 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.129        -6.079 ifclk 
    Info (332119):    -2.464      -988.516 control_fifo:inst2|EA[0] 
    Info (332119):    -2.376      -941.051 wen 
    Info (332119):    -1.536       -17.961 inst4|altpll_component|pll|clk[1] 
    Info (332119):    -1.457      -457.290 control_disparo:inst|EA[1] 
Info (332146): Worst-case hold slack is -1.798
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.798       -32.066 control_fifo:inst2|EA[0] 
    Info (332119):    -1.686       -14.327 ifclk 
    Info (332119):    -1.511       -61.746 control_disparo:inst|EA[1] 
    Info (332119):    -0.592        -1.139 wen 
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.616
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.616         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.002         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3713.600 control_fifo:inst2|EA[0] 
    Info (332119):    -1.880     -1858.022 wen 
    Info (332119):    -1.880     -1856.800 control_disparo:inst|EA[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Thu Apr 24 18:28:06 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


