// Seed: 2457302334
module module_0 (
    input wor id_0,
    input tri id_1
);
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_0 = -1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout reg id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_13 :
  assert property (@(posedge 1) id_6 ** -1)
  else begin : LABEL_0
    id_9 <= #1 id_13;
  end
  wire id_14;
  module_2 modCall_1 (
      id_3,
      id_11,
      id_6,
      id_7,
      id_14,
      id_14,
      id_6,
      id_14,
      id_4
  );
endmodule
