
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 13:47:49 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:283:7: warning: expression result unused [-Wunused-value]
      0;
      ^
<stdin>:302:7: warning: expression result unused [-Wunused-value]
      0;
      ^
<stdin>:345:5: warning: expression result unused [-Wunused-value]
    0;
    ^
<stdin>:359:5: warning: expression result unused [-Wunused-value]
    0;
    ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 35377 ; free virtual = 36526
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 35376 ; free virtual = 36525
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 35367 ; free virtual = 36519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL105R' into '__dst_alloc_list_pop__dmemL105R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 35359 ; free virtual = 36513
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL105R' into '__dst_alloc_list_pop__dmemL105R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemL105R' into '__dst_alloc_malloc__dmemL105R' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 35336 ; free virtual = 36492
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemL105R' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:234:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 35304 ; free virtual = 36461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.9 seconds; current allocated memory: 107.327 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 107.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 108.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 108.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 109.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 109.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfs_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 110.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 110.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 111.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 112.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 115.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 119.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfs_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rear' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfs_traverse'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 122.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'root' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'queue' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 125.962 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL105R_data_ri_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL105R_data_va_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 642.949 ; gain = 208.000 ; free physical = 35192 ; free virtual = 36389
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:48:32 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.621 ; gain = 2.016 ; free physical = 33898 ; free virtual = 35094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.371 ; gain = 17.750 ; free physical = 35539 ; free virtual = 36785
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.328 ; gain = 116.156 ; free physical = 34756 ; free virtual = 36004
[Wed Feb  5 13:49:05 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 13:49:05 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 13:49:05 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.168 ; gain = 0.000 ; free physical = 30228 ; free virtual = 31515
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3542655 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.102 ; gain = 78.000 ; free physical = 30230 ; free virtual = 31533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3542248-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3542248-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 30191 ; free virtual = 31517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 30178 ; free virtual = 31510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 30178 ; free virtual = 31510
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 27724 ; free virtual = 29103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 27725 ; free virtual = 29104
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 27719 ; free virtual = 29098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.922 ; gain = 1107.820 ; free physical = 29532 ; free virtual = 30902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.922 ; gain = 1107.820 ; free physical = 29531 ; free virtual = 30901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.922 ; gain = 1107.820 ; free physical = 29527 ; free virtual = 30897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.922 ; gain = 1107.820 ; free physical = 29528 ; free virtual = 30898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.922 ; gain = 1107.820 ; free physical = 29501 ; free virtual = 30873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.422 ; gain = 1397.320 ; free physical = 27073 ; free virtual = 28535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.422 ; gain = 1397.320 ; free physical = 27072 ; free virtual = 28535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27079 ; free virtual = 28542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27042 ; free virtual = 28519
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27042 ; free virtual = 28519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27045 ; free virtual = 28523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27044 ; free virtual = 28523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27043 ; free virtual = 28523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27042 ; free virtual = 28522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 27041 ; free virtual = 28522
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2822.438 ; gain = 430.266 ; free physical = 27055 ; free virtual = 28551
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 27061 ; free virtual = 28557
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.547 ; gain = 0.000 ; free physical = 26944 ; free virtual = 28341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2887.547 ; gain = 1513.379 ; free physical = 26977 ; free virtual = 28374
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.547 ; gain = 0.000 ; free physical = 26978 ; free virtual = 28375
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:54:58 2020...
[Wed Feb  5 13:54:59 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:25 ; elapsed = 00:05:54 . Memory (MB): peak = 1611.328 ; gain = 0.000 ; free physical = 28620 ; free virtual = 30014
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.051 ; gain = 0.000 ; free physical = 30583 ; free virtual = 31986
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 6 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2608.051 ; gain = 996.723 ; free physical = 30583 ; free virtual = 31985
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:55:44 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 3352 |     0 |   1182240 |  0.28 |
|   LUT as Logic             | 3181 |     0 |   1182240 |  0.27 |
|   LUT as Memory            |  171 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |   70 |     0 |           |       |
|     LUT as Shift Register  |  101 |     0 |           |       |
| CLB Registers              | 2957 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2957 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  111 |     0 |    147780 |  0.08 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 2940  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 491.5 |     0 |      2160 | 22.75 |
|   RAMB36/FIFO*    |   489 |     0 |      2160 | 22.64 |
|     RAMB36E2 only |   489 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2940 |            Register |
| LUT6     | 1074 |                 CLB |
| LUT3     |  907 |                 CLB |
| LUT5     |  759 |                 CLB |
| LUT4     |  640 |                 CLB |
| RAMB36E2 |  489 |           Block Ram |
| LUT2     |  348 |                 CLB |
| CARRY8   |  111 |                 CLB |
| SRL16E   |  101 |                 CLB |
| LUT1     |  100 |                 CLB |
| RAMS32   |   64 |                 CLB |
| FDSE     |   17 |            Register |
| RAMS64E  |    6 |                 CLB |
| RAMB18E2 |    5 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:22 ; elapsed = 00:01:52 . Memory (MB): peak = 4155.422 ; gain = 1547.371 ; free physical = 31509 ; free virtual = 33089
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:57:36 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.429        0.000                      0                17049        0.041        0.000                      0                17049        1.155        0.000                       0                  3689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.429        0.000                      0                17049        0.041        0.000                      0                17049        1.155        0.000                       0                  3689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.165ns (46.881%)  route 1.320ns (53.119%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3688, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_9/DOUTADOUT[0]
                         net (fo=3, unplaced)         0.140     1.046    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_9_n_103
                         LUT3 (Prop_LUT3_I0_O)        0.083     1.129 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.187     1.316    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_q0[9]
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.348 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_30/O
                         net (fo=1, unplaced)         0.187     1.535    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_30_n_4
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.567 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_17/O
                         net (fo=1, unplaced)         0.187     1.754    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_17_n_4
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.786 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=2, unplaced)         0.187     1.973    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/tmp_i_i_27_fu_357_p2
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.005 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_62/O
                         net (fo=7, unplaced)         0.170     2.175    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_we0
                         LUT2 (Prop_LUT2_I0_O)        0.048     2.223 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_18__0/O
                         net (fo=64, unplaced)        0.262     2.485    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_1[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3688, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_top_L5_fu_50_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3688, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_top_L5_fu_50_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_top_L5_fu_50_reg[3]/Q
                         net (fo=8, unplaced)         0.064     0.103    bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/A3
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3688, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_42_U/insert_p_rect_packed_var_L5_2_ram_U/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4155.422 ; gain = 0.000 ; free physical = 31508 ; free virtual = 33087
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4187.438 ; gain = 0.000 ; free physical = 31454 ; free virtual = 33046
[Wed Feb  5 13:57:42 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4187.438 ; gain = 32.016 ; free physical = 30878 ; free virtual = 32531
[Wed Feb  5 13:57:42 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.148 ; gain = 0.000 ; free physical = 30339 ; free virtual = 31954
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.484 ; gain = 0.000 ; free physical = 27474 ; free virtual = 29130
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2625.484 ; gain = 1253.336 ; free physical = 27470 ; free virtual = 29126
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2779.199 ; gain = 84.031 ; free physical = 28734 ; free virtual = 30330

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f1fcdea2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 28723 ; free virtual = 30319

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1030 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ceb00c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28720 ; free virtual = 30317
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b4d02f6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28718 ; free virtual = 30316
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b5db172d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28714 ; free virtual = 30312
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b5db172d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28713 ; free virtual = 30311
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 880ff8e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28655 ; free virtual = 30296
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 880ff8e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28648 ; free virtual = 30292
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.195 ; gain = 0.000 ; free physical = 28647 ; free virtual = 30290
Ending Logic Optimization Task | Checksum: 880ff8e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.195 ; gain = 24.012 ; free physical = 28649 ; free virtual = 30292

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.429 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 494 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 988
Ending PowerOpt Patch Enables Task | Checksum: 880ff8e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 22875 ; free virtual = 23583
Ending Power Optimization Task | Checksum: 880ff8e0

Time (s): cpu = 00:01:58 ; elapsed = 00:04:58 . Memory (MB): peak = 4820.684 ; gain = 1987.488 ; free physical = 22943 ; free virtual = 23654

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 880ff8e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 22974 ; free virtual = 23685

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 22977 ; free virtual = 23688
Ending Netlist Obfuscation Task | Checksum: 880ff8e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 22999 ; free virtual = 23711
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:05:07 . Memory (MB): peak = 4820.684 ; gain = 2175.449 ; free physical = 23015 ; free virtual = 23727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 23033 ; free virtual = 23745
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 24954 ; free virtual = 25789
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 24624 ; free virtual = 25457
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25877 ; free virtual = 26764
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25267 ; free virtual = 26160
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 28608181

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25267 ; free virtual = 26160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25267 ; free virtual = 26160

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0dba5dfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 26227 ; free virtual = 27121

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a433d561

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25585 ; free virtual = 26532

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a433d561

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25612 ; free virtual = 26582
Phase 1 Placer Initialization | Checksum: a433d561

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 25456 ; free virtual = 26457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c504464c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 24611 ; free virtual = 25755

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[11] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_17 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[2] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[1] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_27 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[6] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_22 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[4] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_24 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[12] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[5] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_23 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[14] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[10] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[3] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_25 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[19] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_20_i_20 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_16_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14][14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[17] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[15] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_3[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_16_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_U/insert_p_rect_packed_var_L5_1_ram_U/ap_CS_fsm_reg[11]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_U/insert_p_rect_packed_var_L5_1_ram_U/ram_reg_1_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_2[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[25] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_20_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[23] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_20_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_20_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/prev_reg_843_reg[14]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_4__0 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 27089 ; free virtual = 28274

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1035ba717

Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 4820.684 ; gain = 0.000 ; free physical = 27051 ; free virtual = 28238
Phase 2 Global Placement | Checksum: 89c9d062

Time (s): cpu = 00:02:07 ; elapsed = 00:01:13 . Memory (MB): peak = 4836.691 ; gain = 16.008 ; free physical = 26958 ; free virtual = 28149

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 89c9d062

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 4836.691 ; gain = 16.008 ; free physical = 26897 ; free virtual = 28089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c666220e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26799 ; free virtual = 28009

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120e96298

Time (s): cpu = 00:02:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26762 ; free virtual = 28000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 127d68f93

Time (s): cpu = 00:02:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26748 ; free virtual = 27986

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 4796b416

Time (s): cpu = 00:02:18 ; elapsed = 00:01:20 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26578 ; free virtual = 27817

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: c03f1566

Time (s): cpu = 00:02:24 ; elapsed = 00:01:26 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26420 ; free virtual = 27664

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 897fdc57

Time (s): cpu = 00:02:25 ; elapsed = 00:01:26 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26407 ; free virtual = 27649

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: cb569ff6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:28 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26355 ; free virtual = 27552

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 151cf2618

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26412 ; free virtual = 27609

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 17b7fd39c

Time (s): cpu = 00:02:30 ; elapsed = 00:01:29 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26463 ; free virtual = 27660

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1240272d8

Time (s): cpu = 00:02:31 ; elapsed = 00:01:30 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26453 ; free virtual = 27650

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 16b762c08

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 28956 ; free virtual = 30283
Phase 3 Detail Placement | Checksum: 16b762c08

Time (s): cpu = 00:03:09 ; elapsed = 00:02:01 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 28945 ; free virtual = 30273

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215295a26

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 215295a26

Time (s): cpu = 00:03:28 ; elapsed = 00:02:07 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 28920 ; free virtual = 30247

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 215295a26

Time (s): cpu = 00:03:29 ; elapsed = 00:02:07 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 28809 ; free virtual = 30136
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.912. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.912. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 199f33d88

Time (s): cpu = 00:05:53 ; elapsed = 00:04:34 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26539 ; free virtual = 28038
Phase 4.1.1 Post Placement Optimization | Checksum: 199f33d88

Time (s): cpu = 00:05:53 ; elapsed = 00:04:34 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26534 ; free virtual = 28033
Phase 4.1 Post Commit Optimization | Checksum: 199f33d88

Time (s): cpu = 00:05:53 ; elapsed = 00:04:35 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26526 ; free virtual = 28025

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199f33d88

Time (s): cpu = 00:05:54 ; elapsed = 00:04:35 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26798 ; free virtual = 28296

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 199f33d88

Time (s): cpu = 00:06:25 ; elapsed = 00:05:06 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 25777 ; free virtual = 27316

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 25777 ; free virtual = 27316
Phase 4.4 Final Placement Cleanup | Checksum: 1c9267e05

Time (s): cpu = 00:06:25 ; elapsed = 00:05:06 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 25775 ; free virtual = 27314
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c9267e05

Time (s): cpu = 00:06:25 ; elapsed = 00:05:06 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 25772 ; free virtual = 27312
Ending Placer Task | Checksum: 10e0c8178

Time (s): cpu = 00:06:25 ; elapsed = 00:05:06 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26019 ; free virtual = 27559
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:33 ; elapsed = 00:05:13 . Memory (MB): peak = 4900.723 ; gain = 80.039 ; free physical = 26018 ; free virtual = 27558
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 26017 ; free virtual = 27557
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 26008 ; free virtual = 27551
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 25988 ; free virtual = 27550
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 26137 ; free virtual = 27719
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 26033 ; free virtual = 27615
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 26035 ; free virtual = 27617
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 25876 ; free virtual = 27393

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-368.699 |
Phase 1 Physical Synthesis Initialization | Checksum: f8dfe870

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 25649 ; free virtual = 27166
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-368.699 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/tmp_96_i_reg_833_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_dmemi_data_ce0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state18. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/grp_dfs_traverse_fu_312_p_dmemi_data_ce0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/tmp_96_i_reg_833[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/tmp_96_i_reg_833[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/bucket_reg_823[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/tmp_96_i_reg_833[1]. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 25 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 10 nets or cells. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-362.697 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 24355 ; free virtual = 25918
Phase 2 Fanout Optimization | Checksum: 101e0d0b5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 24355 ; free virtual = 25918

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 69 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8][0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8_i_17__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_ne_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_35__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_39__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_39__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_48__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_48__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_37
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[20].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_20_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_39_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_39
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_43_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_43
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_3[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0_i_2__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[23].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_23_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[16].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_19
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_45_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_45
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_1[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_16_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_60__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_60__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_103_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_103
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_86__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_86__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_1[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_18__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_18__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_ne_q0[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_106
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[21].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_62__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[7].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_55__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_38__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_38__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_42__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_42__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_5[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0_i_2__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[24].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_42_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_42
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[22].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_22_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_3[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_17__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[21].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_21_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[3].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_45__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_38_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_38
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_41_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_41
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_44_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_44
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[12].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_71__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_47__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_47__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_61__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_61__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[18].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_50__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_85__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_85__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_98_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_98
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[17].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_51__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[18].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[2].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_2_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[4].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_24
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_62
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_2[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_24_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/tmp_i_i_27_fu_357_p2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_q0[10].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_34
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_17_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_17
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_30_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_30
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[5].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_23
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[19].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_49
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[4].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_4_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[13].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_13_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[30].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_74__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_53__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_53__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_69__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_69__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_q0[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_31
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_16_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_16
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_26_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_26
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_44__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[3].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_25
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664_reg[0]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664_reg[0]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664[0]_i_1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664[0]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664[0]_i_26_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_fu_298/tmp_11_reg_664[0]_i_26
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[22].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_64
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[2].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_15_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_15
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_21_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_21
INFO: [Physopt 32-661] Optimized 29 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-354.351 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 23082 ; free virtual = 24648
Phase 3 Placement Based Optimization | Checksum: c6412740

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 23074 ; free virtual = 24640

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_61__0_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_30_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15_0_0_i_26_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_q0[2] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 23090 ; free virtual = 24656
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-354.351 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 23090 ; free virtual = 24656
Phase 4 Rewire | Checksum: 133506702

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 23090 ; free virtual = 24656

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 51 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_ne_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_60__1_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_we0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_2[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/tmp_i_i_27_fu_357_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[3]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[5]. Replicated 17 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_q0[15]. Net driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_41__0 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[2]. Replicated 17 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_pr_address0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_ne_q0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[25]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[14]. Replicated 14 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7][0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_next_q0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[15]. Replicated 11 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[8]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[4]. Replicated 17 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[24] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_address0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[31]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_next_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[7]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[3]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_CS_fsm_reg[2]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[12]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[6]. Replicated 16 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/p_dmemi_link_prev_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemi_link_prev_q0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 25 nets. Created 148 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 148 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-341.981 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32912 ; free virtual = 33939
Phase 5 Critical Cell Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:39 ; elapsed = 00:05:15 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33133 ; free virtual = 34160

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:39 ; elapsed = 00:05:15 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33134 ; free virtual = 34161

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_dfs_traverse_fu_312/p_rect_packed_var_L5_U/insert_p_rect_packed_var_L5_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_fu_298/p_rect_packed_var_L5_1_U/insert_p_rect_packed_var_L5_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:39 ; elapsed = 00:05:15 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33134 ; free virtual = 34161

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:39 ; elapsed = 00:05:15 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33133 ; free virtual = 34160

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:39 ; elapsed = 00:05:16 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33118 ; free virtual = 34145

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 51 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 22 nets.  Swapped 481 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 481 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.841 | TNS=-337.217 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32949 ; free virtual = 34003
Phase 10 Critical Pin Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:46 ; elapsed = 00:05:32 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32949 ; free virtual = 34003

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:46 ; elapsed = 00:05:32 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32949 ; free virtual = 34003

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 7d7d367d

Time (s): cpu = 00:04:47 ; elapsed = 00:05:32 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32950 ; free virtual = 34004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32950 ; free virtual = 34004
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.841 | TNS=-337.217 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          6.002  |           25  |              0  |                    10  |           0  |           1  |  00:00:37  |
|  Placement Based    |          0.010  |          8.346  |            0  |              0  |                    29  |           0  |           1  |  00:00:21  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |         12.370  |          148  |              0  |                    25  |           0  |           1  |  00:04:10  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.061  |          4.764  |            0  |              0  |                    22  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.071  |         31.482  |          173  |              0  |                    87  |           0  |          11  |  00:05:25  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32949 ; free virtual = 34004
Ending Physical Synthesis Task | Checksum: fc5826d1

Time (s): cpu = 00:04:47 ; elapsed = 00:05:32 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32950 ; free virtual = 34004
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:58 ; elapsed = 00:05:36 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33008 ; free virtual = 34062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33008 ; free virtual = 34062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 33001 ; free virtual = 34060
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32981 ; free virtual = 34057
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4900.723 ; gain = 0.000 ; free physical = 32664 ; free virtual = 33725
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d027360 ConstDB: 0 ShapeSum: 209bed82 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: cba79d8f

Time (s): cpu = 00:04:03 ; elapsed = 00:02:55 . Memory (MB): peak = 5558.539 ; gain = 657.816 ; free physical = 41440 ; free virtual = 42561
Post Restoration Checksum: NetGraph: 7adcecab NumContArr: 50cab0e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cba79d8f

Time (s): cpu = 00:04:03 ; elapsed = 00:02:55 . Memory (MB): peak = 5558.539 ; gain = 657.816 ; free physical = 41441 ; free virtual = 42562

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cba79d8f

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 5558.539 ; gain = 657.816 ; free physical = 41310 ; free virtual = 42431

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cba79d8f

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 5558.539 ; gain = 657.816 ; free physical = 41310 ; free virtual = 42431

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: cba79d8f

Time (s): cpu = 00:04:09 ; elapsed = 00:03:02 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 41176 ; free virtual = 42298

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 16aa53f1e

Time (s): cpu = 00:04:19 ; elapsed = 00:03:06 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 41152 ; free virtual = 42273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.771 | TNS=-251.898| WHS=-0.010 | THS=-0.038 |

Phase 2 Router Initialization | Checksum: 10e2eb2ef

Time (s): cpu = 00:04:25 ; elapsed = 00:03:09 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 41329 ; free virtual = 42495

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16d7cd912

Time (s): cpu = 00:05:07 ; elapsed = 00:03:27 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 41075 ; free virtual = 42323

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 813
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.080 | TNS=-848.170| WHS=0.022  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1ab0e5f6a

Time (s): cpu = 00:05:49 ; elapsed = 00:03:52 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42918 ; free virtual = 44140

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.968 | TNS=-826.428| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14f8a6e64

Time (s): cpu = 00:06:05 ; elapsed = 00:04:07 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42728 ; free virtual = 43952

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.963 | TNS=-821.539| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 196ec9893

Time (s): cpu = 00:06:08 ; elapsed = 00:04:11 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42701 ; free virtual = 43928
Phase 4 Rip-up And Reroute | Checksum: 196ec9893

Time (s): cpu = 00:06:08 ; elapsed = 00:04:11 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42698 ; free virtual = 43926

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18da2ede3

Time (s): cpu = 00:06:12 ; elapsed = 00:04:13 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42666 ; free virtual = 43901
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.963 | TNS=-821.539| WHS=0.022  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cef97f9b

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42521 ; free virtual = 43759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cef97f9b

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42519 ; free virtual = 43757
Phase 5 Delay and Skew Optimization | Checksum: 1cef97f9b

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42517 ; free virtual = 43755

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1923eac51

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42486 ; free virtual = 43726
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.963 | TNS=-804.279| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1923eac51

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42484 ; free virtual = 43723
Phase 6 Post Hold Fix | Checksum: 1923eac51

Time (s): cpu = 00:06:27 ; elapsed = 00:04:18 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 42483 ; free virtual = 43723

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.526784 %
  Global Horizontal Routing Utilization  = 0.284123 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.1737%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.763%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 43.2692%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.3462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 185ec18e8

Time (s): cpu = 00:06:31 ; elapsed = 00:04:19 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 43136 ; free virtual = 44377

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185ec18e8

Time (s): cpu = 00:06:31 ; elapsed = 00:04:19 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 43156 ; free virtual = 44397

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 185ec18e8

Time (s): cpu = 00:06:32 ; elapsed = 00:04:20 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 43132 ; free virtual = 44375

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.963 | TNS=-804.279| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 185ec18e8

Time (s): cpu = 00:06:32 ; elapsed = 00:04:20 . Memory (MB): peak = 5655.480 ; gain = 754.758 ; free physical = 43147 ; free virtual = 44390
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.930 | TNS=-701.850 | WHS=0.029 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 185ec18e8

Time (s): cpu = 00:07:08 ; elapsed = 00:04:48 . Memory (MB): peak = 6402.480 ; gain = 1501.758 ; free physical = 42478 ; free virtual = 43726
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.930 | TNS=-701.850 | WHS=0.029 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10_n_139.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/p_dmemL105R_data_va_q0[2]_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.930 | TNS=-701.850 | WHS=0.029 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 238f591e8

Time (s): cpu = 00:07:13 ; elapsed = 00:04:51 . Memory (MB): peak = 6555.785 ; gain = 1655.062 ; free physical = 42434 ; free virtual = 43682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6555.785 ; gain = 0.000 ; free physical = 42426 ; free virtual = 43674
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.930 | TNS=-701.850 | WHS=0.029 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1be8df36f

Time (s): cpu = 00:07:14 ; elapsed = 00:04:52 . Memory (MB): peak = 6555.785 ; gain = 1655.062 ; free physical = 42481 ; free virtual = 43730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:14 ; elapsed = 00:04:52 . Memory (MB): peak = 6555.785 ; gain = 1655.062 ; free physical = 42721 ; free virtual = 43987
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:23 ; elapsed = 00:05:00 . Memory (MB): peak = 6555.785 ; gain = 1655.062 ; free physical = 42721 ; free virtual = 43986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6555.785 ; gain = 0.000 ; free physical = 42716 ; free virtual = 43987
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6555.785 ; gain = 0.000 ; free physical = 42685 ; free virtual = 43965
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 6555.785 ; gain = 0.000 ; free physical = 42659 ; free virtual = 43964
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6555.785 ; gain = 0.000 ; free physical = 42672 ; free virtual = 43927
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6643.828 ; gain = 88.043 ; free physical = 42695 ; free virtual = 43953
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6643.828 ; gain = 0.000 ; free physical = 41938 ; free virtual = 43196
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
503 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6643.828 ; gain = 0.000 ; free physical = 42354 ; free virtual = 43614
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6643.828 ; gain = 0.000 ; free physical = 42254 ; free virtual = 43514
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 14:20:58 2020...
[Wed Feb  5 14:21:04 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:23:22 . Memory (MB): peak = 4187.438 ; gain = 0.000 ; free physical = 45603 ; free virtual = 46863
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4275.516 ; gain = 18.070 ; free physical = 45228 ; free virtual = 46489
Restored from archive | CPU: 1.660000 secs | Memory: 24.140221 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4275.516 ; gain = 18.070 ; free physical = 45228 ; free virtual = 46489
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.516 ; gain = 0.000 ; free physical = 45228 ; free virtual = 46489
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 6 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4275.516 ; gain = 88.078 ; free physical = 45228 ; free virtual = 46489
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        9106 :
       # of nets not needing routing.......... :        2600 :
           # of internally routed nets........ :        2435 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        6506 :
           # of fully routed nets............. :        6506 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 14:21:23 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.953ns (24.035%)  route 3.012ns (75.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/DOUTADOUT[0]
                         net (fo=18, routed)          1.506     2.412    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2_n_103
    SLICE_X91Y237        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.047     2.459 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26_replica/O
                         net (fo=1, routed)           1.506     3.965    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[2]_repN_alias
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y42        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.230     3.035    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.967ns (24.115%)  route 3.043ns (75.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/DOUTADOUT[0]
                         net (fo=2, routed)           1.492     2.398    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17_0[0]
    SLICE_X105Y235       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     2.459 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_29/O
                         net (fo=18, routed)          1.551     4.010    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[17]
    RAMB36_X10Y43        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y43        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y43        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                     -0.184     3.081    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.937ns (23.620%)  route 3.030ns (76.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y32         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=19, routed)          1.328     2.234    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5_0[0]
    SLICE_X91Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_23_replica/O
                         net (fo=1, routed)           1.702     3.967    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[5]_repN_alias
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y49        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.225     3.040    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 -0.927    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.937ns (23.686%)  route 3.019ns (76.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/DOUTADOUT[0]
                         net (fo=18, routed)          1.269     2.175    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2_n_103
    SLICE_X91Y274        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.206 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26_replica_1/O
                         net (fo=1, routed)           1.750     3.956    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[2]_repN_1_alias
    RAMB36_X10Y43        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y43        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y43        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.230     3.035    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.967ns (24.187%)  route 3.031ns (75.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17/DOUTADOUT[0]
                         net (fo=2, routed)           1.492     2.398    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_17_0[0]
    SLICE_X105Y235       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     2.459 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_29/O
                         net (fo=18, routed)          1.539     3.998    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[17]
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y42        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                     -0.184     3.081    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 -0.917    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_15/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.937ns (23.848%)  route 2.992ns (76.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y32         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=19, routed)          1.372     2.278    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5_0[0]
    SLICE_X91Y190        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.309 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_23_replica_2/O
                         net (fo=1, routed)           1.620     3.929    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[5]_repN_2_alias
    RAMB36_X10Y47        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_15/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y47        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y47        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.225     3.040    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_16/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.937ns (23.903%)  route 2.983ns (76.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y32         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=19, routed)          1.364     2.270    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_5_0[0]
    SLICE_X91Y195        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.301 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_23_replica_1/O
                         net (fo=1, routed)           1.619     3.920    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[5]_repN_1_alias
    RAMB36_X10Y48        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_16/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y48        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y48        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.225     3.040    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_12/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.953ns (24.442%)  route 2.946ns (75.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/DOUTADOUT[0]
                         net (fo=18, routed)          1.420     2.326    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2_n_103
    SLICE_X91Y255        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     2.373 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26_replica_2/O
                         net (fo=1, routed)           1.526     3.899    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[2]_repN_2_alias
    RAMB36_X10Y44        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_12/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y44        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_12/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y44        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.230     3.035    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.864    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.937ns (23.995%)  route 2.968ns (76.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y34         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_3/DOUTADOUT[0]
                         net (fo=13, routed)          1.317     2.223    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_0_3_0[0]
    SLICE_X90Y196        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     2.254 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_25_replica/O
                         net (fo=1, routed)           1.651     3.905    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[3]_repN_alias
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y49        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.185ns (31.424%)  route 2.586ns (68.576%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_5/DOUTADOUT[0]
                         net (fo=3, routed)           0.960     1.866    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_1_5_n_103
    SLICE_X15Y69         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     1.954 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.039     1.993    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_link_ne_q0[5]
    SLICE_X15Y69         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     2.075 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_103/O
                         net (fo=1, routed)           0.039     2.114    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_103_n_4
    SLICE_X15Y69         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.145 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_86__0/O
                         net (fo=2, routed)           0.378     2.523    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_86__0_n_4
    SLICE_X16Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.554 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_60__1/O
                         net (fo=4, routed)           0.220     2.774    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_0_i_60__1_n_4
    SLICE_X19Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.047     2.821 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_i_17__2/O
                         net (fo=32, routed)          0.950     3.771    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_16_1[0]
    RAMB36_X2Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_pr_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_18
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 -0.857    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 14:21:24 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3441 |     0 |   1182240 |  0.29 |
|   LUT as Logic             | 3346 |     0 |   1182240 |  0.28 |
|   LUT as Memory            |   95 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   38 |     0 |           |       |
|     LUT as Shift Register  |   57 |     0 |           |       |
| CLB Registers              | 2967 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2967 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  111 |     0 |    147780 |  0.08 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 2950  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1237 |     0 |    147780 |  0.84 |
|   CLBL                                     |  713 |     0 |           |       |
|   CLBM                                     |  524 |     0 |           |       |
| LUT as Logic                               | 3346 |     0 |   1182240 |  0.28 |
|   using O5 output only                     |   43 |       |           |       |
|   using O6 output only                     | 2665 |       |           |       |
|   using O5 and O6                          |  638 |       |           |       |
| LUT as Memory                              |   95 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |   38 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    6 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   57 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   13 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 2967 |     0 |   2364480 |  0.13 |
|   Register driven from within the CLB      | 1691 |       |           |       |
|   Register driven from outside the CLB     | 1276 |       |           |       |
|     LUT in front of the register is unused |  936 |       |           |       |
|     LUT in front of the register is used   |  340 |       |           |       |
| Unique Control Sets                        |  112 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 491.5 |     0 |      2160 | 22.75 |
|   RAMB36/FIFO*    |   489 |     0 |      2160 | 22.64 |
|     RAMB36E2 only |   489 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2950 |            Register |
| LUT6     | 1077 |                 CLB |
| LUT3     | 1051 |                 CLB |
| LUT5     |  769 |                 CLB |
| LUT4     |  641 |                 CLB |
| RAMB36E2 |  489 |           Block Ram |
| LUT2     |  353 |                 CLB |
| CARRY8   |  111 |                 CLB |
| SRL16E   |  101 |                 CLB |
| LUT1     |   93 |                 CLB |
| RAMS32   |   64 |                 CLB |
| FDSE     |   17 |            Register |
| RAMS64E  |    6 |                 CLB |
| RAMB18E2 |    5 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1237 |    0 |    0 |   2.51 |   0.00 |   0.00 |
|   CLBL                     |   713 |    0 |    0 |   2.90 |   0.00 |   0.00 |
|   CLBM                     |   524 |    0 |    0 |   2.12 |   0.00 |   0.00 |
| CLB LUTs                   |  3441 |    0 |    0 |   0.87 |   0.00 |   0.00 |
|   LUT as Logic             |  3346 |    0 |    0 |   0.85 |   0.00 |   0.00 |
|   LUT as Memory            |    95 |    0 |    0 |   0.05 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    38 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |    57 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  2967 |    0 |    0 |   0.38 |   0.00 |   0.00 |
| CARRY8                     |   111 |    0 |    0 |   0.23 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 491.5 |    0 |    0 |  68.26 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   489 |    0 |    0 |  67.92 |   0.00 |   0.00 |
|   RAMB18                   |     5 |    0 |    0 |   0.35 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   112 |    0 |    0 |   0.11 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 14:21:25 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.930     -701.850                   3116                17065        0.029        0.000                      0                17065        1.155        0.000                       0                  3699  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.930     -701.850                   3116                17065        0.029        0.000                      0                17065        1.155        0.000                       0                  3699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         3116  Failing Endpoints,  Worst Slack       -0.930ns,  Total Violation     -701.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.953ns (24.035%)  route 3.012ns (75.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ap_clk
    RAMB36_X3Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2/DOUTADOUT[0]
                         net (fo=18, routed)          1.506     2.412    bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_1_2_n_103
    SLICE_X91Y237        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.047     2.459 r  bd_0_i/hls_inst/inst/p_dmemL105R_data_va_U/process_top_p_dmemL105R_data_va_ram_U/ram_reg_bram_2_i_26_replica/O
                         net (fo=1, routed)           1.506     3.965    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/p_dmemL105R_data_va_q0[2]_repN_alias
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ap_clk
    RAMB36_X10Y42        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y42        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.230     3.035    bd_0_i/hls_inst/inst/p_dmemi_data_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                 -0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/ap_clk
    SLICE_X128Y110       FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[23]/Q
                         net (fo=3, routed)           0.037     0.076    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_fu_312_p2[24]
    SLICE_X128Y110       FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/ap_clk
    SLICE_X128Y110       FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[24]/C
                         clock pessimism              0.000     0.000    
    SLICE_X128Y110       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_273/size_i_reg_209_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X2Y31  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X2Y31  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X2Y31  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_286/p_dmemL105R_link_ne_U/p_dst_alloc_malloc_1_p_dmemL105R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.930355, worst hold slack (WHS)=0.029000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.930355) is less than 0
HLS EXTRACTION: calculating BRAM count: (5 bram18) + 2 * (489 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 3441 2967 0 983 0 57 1237 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 14:21:25 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1237
LUT:           3441
FF:            2967
DSP:              0
BRAM:           983
SRL:             57
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.871
CP achieved post-implementation:    4.230
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/dfs/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 14:21:25 2020...
INFO: [HLS 200-112] Total elapsed time: 2018.97 seconds; peak allocated memory: 125.962 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 14:21:27 2020...
