<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html>
<head>
<base target="_top">
<title>Patent Database Search Results: ref/4864161 in US Patent Collection</title>
<script language="javascript">
function unesc(){
   srchForm.Srch1.value = unescape(srchForm.Srch1.value);
   srchForm.Srch2.value = unescape(srchForm.Srch2.value);
}
function unesc2(){
   srchForm2.Srch1.value = unescape(srchForm2.Srch1.value);
   srchForm2.Srch2.value = unescape(srchForm2.Srch2.value);
}
</script>
</head>
<body bgcolor="#FFFFFF">
<center>
<img src="/netaicon/PTO/patfthdr.gif" alt="[US Patent &amp; Trademark Office, Patent Full Text and Image Database]"><br><a name="top">
</a><table><tr><td>
<a href="http://www.uspto.gov/patft/index.html"><img src="/netaicon/PTO/home.gif" alt="[Home]" border="0"></a>
<a href="/netahtml/PTO/search-bool.html"><img src="/netaicon/PTO/boolean.gif" alt="[Boolean Search]" border="0"></a>
<a href="/netahtml/PTO/search-adv.htm"><img src="/netaicon/PTO/manual.gif" alt="[Manual Search]" border="0"></a>
<a href="/netahtml/PTO/srchnum.htm"><img src="/netaicon/PTO/number.gif" alt="[Number Search]" border="0"></a>
<a href="http://www.uspto.gov/patft/help/help.htm"><img border="0" src="/netaicon/PTO/help.gif" alt="[Help]"></a>
</td></tr></table>
<a href="#bottom"><img src="/netaicon/PTO/bottom.gif" alt="[Bottom]" align="middle" border="0"></a>
<a href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//patft1.uspto.gov/netacgi/nph-Parser?Sect1%3DPTO2%26Sect2%3DHITOFF%26p%3D1%26u%3D%252Fnetahtml%252Fsearch-adv.htm%26r%3D0%26f%3DS%26l%3D50%26d%3DPALL%26Query%3Dref%2F4864161&amp;backLabel1=Back%20to%20Document%3A%20ref/4864161"><img src="/netaicon/PTO/cart.gif" align="middle" border="0" alt="[View Shop
ping Cart]"></a>
</center>
<p>
<i>Searching US Patent Collection...</i><br></p>
<b>Results of Search in US Patent Collection db for:<br> REF/4864161</b>: 46 patents.
<br><i>Hits <strong>1</strong> through <strong>46
</strong> out of <strong>46</strong>
</i><p>

<br></p>
<form name="srchForm" action="/netacgi/nph-Parser" method="GET" onsubmit="unesc()">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="OS" value="ref/4864161"><input type="HIDDEN" name="RS" value="REF/4864161"><input type="HIDDEN" name="Query" value="ref/4864161"><input type="HIDDEN" name="TD" value="46"><input type="HIDDEN" name="Srch1" value="4864161.UREF.">
</form>
<form name="srchForm2" action="/netacgi/nph-Parser" method="GET" onsubmit="unesc2()">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="RS" value="REF/4864161"><input type="HIDDEN" name="Query" value="ref/4864161"><input type="HIDDEN" name="TD" value="46"><input type="HIDDEN" name="Srch1" value="4864161.UREF."><input type="hidden" name="StartAt" value="Jump To"><input type="submit" name="StartAt" value="Jump To">
&nbsp;
<input size="6" name="StartNum">
</form>
<br><br><form action="/netacgi/nph-Parser" method="GET">
    <input type="HIDDEN" name="Sect1" value="PTO2"><input type="HIDDEN" name="Sect2" value="HITOFF"><input type="HIDDEN" name="u" value="/netahtml/PTO/search-adv.htm"><input type="HIDDEN" name="r" value="0"><input type="HIDDEN" name="f" value="S"><input type="HIDDEN" name="l" value="50"><input type="HIDDEN" name="d" value="PALL"><input type="HIDDEN" name="RS" value="REF/4864161"><input type="hidden" name="Refine" value="Refine Search"><input type="submit" name="Refine" value="Refine Search"><input size="50" name="Query" value="ref/4864161">
</form>
<table>
<tr>
<td></td>
<th scope="col">PAT. NO.</th>
<td></td>
<th scope="col">Title</th>
</tr>
<tr>
<td valign="top">1</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">8,274,309</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=1&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable structured arrays
</a></td>
<docs:><tr>
<td valign="top">2</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=2&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">8,159,268</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=2&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Interconnect structures for metal configurable integrated circuits
</a></td>
<docs:><tr>
<td valign="top">3</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=3&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">8,159,266</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=3&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Metal configurable integrated circuits
</a></td>
<docs:><tr>
<td valign="top">4</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=4&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">8,159,265</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=4&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Memory for metal configurable integrated circuits
</a></td>
<docs:><tr>
<td valign="top">5</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=5&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,812,458</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=5&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Pad invariant FPGA and ASIC devices
</a></td>
<docs:><tr>
<td valign="top">6</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=6&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,795,913</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=6&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable latch based multiplier
</a></td>
<docs:><tr>
<td valign="top">7</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=7&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,759,705</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=7&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Semiconductor devices fabricated with different processing options
</a></td>
<docs:><tr>
<td valign="top">8</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=8&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,679,399</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=8&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable interconnect structures
</a></td>
<docs:><tr>
<td valign="top">9</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=9&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,673,273</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=9&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">MPGA products based on a prototype FPGA
</a></td>
<docs:><tr>
<td valign="top">10</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=10&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,635,988</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=10&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Multi-port thin-film memory devices
</a></td>
<docs:><tr>
<td valign="top">11</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=11&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,627,848</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=11&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Bit stream compatible FPGA to MPGA conversions
</a></td>
<docs:><tr>
<td valign="top">12</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=12&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,602,213</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=12&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Using programmable latch to implement logic
</a></td>
<docs:><tr>
<td valign="top">13</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=13&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,573,294</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=13&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable logic based latches and shift registers
</a></td>
<docs:><tr>
<td valign="top">14</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=14&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,573,293</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=14&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable logic based latches and shift registers
</a></td>
<docs:><tr>
<td valign="top">15</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=15&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,538,575</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=15&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Three dimensional integrated circuits
</a></td>
<docs:><tr>
<td valign="top">16</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=16&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,489,164</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=16&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Multi-port memory devices
</a></td>
<docs:><tr>
<td valign="top">17</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=17&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,486,111</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=17&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable logic devices comprising time multiplexed programmable
     interconnect
</a></td>
<docs:><tr>
<td valign="top">18</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=18&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,446,563</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=18&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Three dimensional integrated circuits
</a></td>
<docs:><tr>
<td valign="top">19</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=19&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,362,133</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=19&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Three dimensional integrated circuits
</a></td>
<docs:><tr>
<td valign="top">20</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=20&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,356,799</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=20&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Timing exact design conversions from FPGA to ASIC
</a></td>
<docs:><tr>
<td valign="top">21</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=21&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,323,905</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=21&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable structured arrays
</a></td>
<docs:><tr>
<td valign="top">22</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=22&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,298,641</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=22&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Configurable storage device
</a></td>
<docs:><tr>
<td valign="top">23</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=23&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,285,982</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=23&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Configuration circuits for programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">24</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=24&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,268,580</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=24&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Configuration circuits for three dimensional programmable logic devices
</a></td>
<docs:><tr>
<td valign="top">25</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=25&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,265,577</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=25&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Integrated circuits with RAM and ROM fabrication options
</a></td>
<docs:><tr>
<td valign="top">26</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=26&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,088,136</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=26&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Programmable logic device latch circuits
</a></td>
<docs:><tr>
<td valign="top">27</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=27&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">7,042,756</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=27&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">Configurable storage device
</a></td>
<docs:><tr>
<td valign="top">28</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=28&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,707,315</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=28&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Registered logic macrocell with product term allocation and adjacent
     product term stealing
</a></td>
<docs:><tr>
<td valign="top">29</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=29&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,629,276</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=29&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Method and apparatus for a scannable hybrid flip flop
</a></td>
<docs:><tr>
<td valign="top">30</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=30&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,492,834</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=30&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable logic device with highly routable interconnect
</a></td>
<docs:><tr>
<td valign="top">31</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=31&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,414,514</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=31&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Logic device architecture and method of operation
</a></td>
<docs:><tr>
<td valign="top">32</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=32&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,366,119</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=32&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable logic device macrocell with improved logic capability
</a></td>
<docs:><tr>
<td valign="top">33</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=33&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,294,928</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=33&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable logic device with highly routable interconnect
</a></td>
<docs:><tr>
<td valign="top">34</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=34&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,265,922</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=34&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Controllable latch/register circuit
</a></td>
<docs:><tr>
<td valign="top">35</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=35&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">6,157,208</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=35&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable logic device macrocell with improved logic capability
</a></td>
<docs:><tr>
<td valign="top">36</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=36&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,861,760</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=36&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable logic device macrocell with improved capability
</a></td>
<docs:><tr>
<td valign="top">37</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=37&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,719,516</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=37&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Lock generator circuit for use with a dual edge register that provides a
     separate enable for each use of an input clock signal
</a></td>
<docs:><tr>
<td valign="top">38</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=38&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,638,018</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=38&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> P-type flip-flop
</a></td>
<docs:><tr>
<td valign="top">39</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=39&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,598,108</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=39&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> High-density erasable programmable logic device architecture using
     multiplexer interconnections, and registered macrocell with product
     term allocation and adjacent product term stealing
</a></td>
<docs:><tr>
<td valign="top">40</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=40&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,416,362</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=40&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Transparent flip-flop
</a></td>
<docs:><tr>
<td valign="top">41</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=41&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,384,494</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=41&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Programmable hold-off for integrated circuit I/O pins
</a></td>
<docs:><tr>
<td valign="top">42</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=42&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,357,144</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=42&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Complementary logic circuit
</a></td>
<docs:><tr>
<td valign="top">43</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=43&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,350,954</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=43&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Macrocell with flexible product term allocation
</a></td>
<docs:><tr>
<td valign="top">44</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=44&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,220,214</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=44&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Registered logic macrocell with product term allocation and adjacent
     product term stealing
</a></td>
<docs:><tr>
<td valign="top">45</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=45&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,072,132</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=45&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> VSLI latch system and sliver pulse generator with high correlation factor
</a></td>
<docs:><tr>
<td valign="top">46</td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=46&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161">5,003,204</a></td>
<td valign="baseline"><img border="0" src="/netaicon/PTO/ftext.gif" alt="Full-Text"></td>
<td valign="top"><a href="/netacgi/nph-Parser?Sect1=PTO2&amp;Sect2=HITOFF&amp;p=1&amp;u=%2Fnetahtml%2Fsearch-adv.htm&amp;r=46&amp;f=G&amp;l=50&amp;d=PALL&amp;S1=4864161.UREF.&amp;OS=ref/4864161&amp;RS=REF/4864161"> Edge triggered D-type flip-flop scan latch cell with recirculation
     capability
</a></td>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr></docs:>
</tr>
</table>
<hr>
<br><center>
<table><tr><td>
<a name="bottom"></a><a href="#top"><img src="/netaicon/PTO/top.gif" alt="[Top]" border="0" align="middle"></a>
<a href="http://ebiz1.uspto.gov/vision-service/ShoppingCart_P/ShowShoppingCart?backUrl1=http%3A//patft1.uspto.gov/netacgi/nph-Parser?Sect1%3DPTO2%26Sect2%3DHITOFF%26p%3D1%26u%3D%252Fnetahtml%252Fsearch-adv.htm%26r%3D0%26f%3DS%26l%3D50%26d%3DPALL%26Query%3Dref%2F4864161&amp;backLabel1=Back%20to%20Document%3A%20ref/4864161"><img border="0" src="/netaicon/PTO/cart.gif" alt="[View Shopping Cart]" b order="0" align="middle"></a>
</td></tr></table>
<a href="http://www.uspto.gov/patft/index.html"><img src="/netaicon/PTO/home.gif" alt="[Home]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/search-bool.html"><img src="/netaicon/PTO/boolean.gif" alt="[Boolean Search]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/search-adv.htm"><img src="/netaicon/PTO/manual.gif" alt="[Manual Search]" border="0" valign="baseline"></a>
<a href="/netahtml/PTO/srchnum.htm"><img src="/netaicon/PTO/number.gif" alt="[Number Search]" border="0" valign="baseline"></a>
<a href="http://www.uspto.gov/patft/help/help.htm"><img border="0" src="/netaicon/PTO/help.gif" alt="[Help]" valign="baseline"></a>
<!-- <IMG border=0 src=/netaicon/PTO/titlebar.gif> -->
</center>
</body>
</html>
