/*

    Verilog top level project for the Arrow SOC Kit
    
    by Haydn Reysenbach
    haydn.reysenbach@gmail.com
    
    
-------------------------------------------------------------------------------
    Version 0.1:
        Start of module pins

*/ 




module top(

///////////////////////////////////////////////////////////////////////////////
/////////////////////////////   HPS Interface   ///////////////////////////////
///////////////////////////////////////////////////////////////////////////////
    
    // HPS Memory Interface
    output wire [14:0]      hps_ddr3_a,
    output wire [2:0]       hps_ddr3_ba,
    output wire             hps_ddr3_ck,
    output wire             hps_ddr3_ck_n,
    output wire             hps_ddr3_cs_n,
    output wire             hps_ddr3_ras_n,
    output wire             hps_ddr3_cas_n,
    output wire             hps_ddr3_we_n,
    output wire             hps_ddr3_reset_n,
    inout  wire [31:0]      hps_ddr3_dq,
    inout  wire [3:0]       hps_ddr3_dqs,
    inout  wire [3:0]       hps_ddr3_dqs_n,
    output wire             hps_ddr3_odt,
    output wire [3:0]       hps_ddr3_dm
    input  wire             hps_ddr3_oct_rzqin,
    
    // HPS MAC Interface
    output wire             hps_emac1_TX_CLK,
    output wire             hps_emac1_TX_CTL
    output wire             hps_emac1_TXD0,
    output wire             hps_emac1_TXD1,
    output wire             hps_emac1_TXD2,
    output wire             hps_emac1_TXD3,
    input  wire             hps_emac1_RX_CLK,
    input  wire             hps_emac1_RX_CTL,
    input  wire             hps_emac1_RXD0,
    input  wire             hps_emac1_RXD1,
    input  wire             hps_emac1_RXD2,
    input  wire             hps_emac1_RXD3,
    
    inout  wire             hps_emac1_MDIO,
    output wire             hps_emac1_MDC,
    
    // HPS QSPI Interface
    output wire             hps_qspi_CLK,
    output wire             hps_qspi_SS0,
    inout  wire             hps_qspi_IO0,
    inout  wire             hps_qspi_IO1,
    inout  wire             hps_qspi_IO2,
    inout  wire             hps_qspi_IO3,
    
    // HPS MMC Interface
    output wire             hps_sdio_CLK
    inout  wire             hps_sdio_CMD,
    inout  wire             hps_sdio_D0, 
    inout  wire             hps_sdio_D1,
    inout  wire             hps_sdio_D2,
    inout  wire             hps_sdio_D3,
    
    // HPS USB Interface
    input  wire             hps_usb1_CLK,
    input  wire             hps_usb1_DIR,
    input  wire             hps_usb1_NXT,
    output wire             hps_usb1_STP,
    inout  wire             hps_usb1_D0,
    inout  wire             hps_usb1_D1,
    inout  wire             hps_usb1_D2,
    inout  wire             hps_usb1_D3,
    inout  wire             hps_usb1_D4,
    inout  wire             hps_usb1_D5,
    inout  wire             hps_usb1_D6,
    inout  wire             hps_usb1_D7,
    
    // HPS SPI0 Interface
    output wire             hps_spim0_CLK,
    output wire             hps_spim0_SS0,
    output wire             hps_spim0_MOSI,
    input  wire             hps_spim0_MISO,
    
    // HPS SPI1 Interface
    output wire             hps_spim1_CLK,
    output wire             hps_spim1_SS0,
    output wire             hps_spim1_MOSI,
    input  wire             hps_spim1_MISO,
    
    // HPS UART0 Interface
    output wire             hps_uart0_TX,
    input  wire             hps_uart0_RX,
    
    // HPS I2C Interface
    output wire             hps_i2c1_SCL,
    inout  wire             hps_i2c1_SDA,
    
    
    // HPS GPIO Pins
    inout  wire             hps_gpio_GPIO00,  // LTC GPIO
    inout  wire             hps_gpio_GPIO09,  // HPS_CONV_USB_n
    inout  wire             hps_gpio_GPIO35,  // HPS_PHY_INT_n
    inout  wire             hps_gpio_GPIO48,  // HPS_LCD_RST_n
    inout  wire             hps_gpio_GPIO53,  // HPS_LED0
    inout  wire             hps_gpio_GPIO54,  // HPS_LED1
    inout  wire             hps_gpio_GPIO55,  // HPS_LED2
    inout  wire             hps_gpio_GPIO56,  // HPS_LED3
    inout  wire             hps_gpio_GPIO61,  // HPS_GSEN_INT
    inout  wire             hps_gpio_GPIO62,  // HPS_LCD_CMD_DATA

//  input  wire             hps_gpio_GPI11,   // HPS_KEY3
//  input  wire             hps_gpio_GPI10,   // HPS_KEY2
//  input  wire             hps_gpio_GPI9,   // HPS_KEY1
//  input  wire             hps_gpio_GPI8,   // HPS_KEY0
//  input  wire             hps_gpio_GPI7,   // HPS_SW0
//  input  wire             hps_gpio_GPI6,   // HPS_SW1
//  input  wire             hps_gpio_GPI5,   // HPS_SW2
//  input  wire             hps_gpio_GPI4,   // HPS_SW3
    
    
///////////////////////////////////////////////////////////////////////////////
/////////////////////////////   FPGA Interface   //////////////////////////////
///////////////////////////////////////////////////////////////////////////////
    
    input  wire             fpga_rst_n,
    
    input  wire             clk_50m_fpga, // PIN Y26    
    // Preferred CLK to use. Generated from oscillator and not si5338
    
    // SI3558
    input  wire             si3558_clk0, // PIIN K14
    input  wire             si3558_clk1, // PIN AF14
    input  wire             si3558_clk2, // PIN AA16
    
    output wire             si3558_i2c_scl,
    inout  wire             si3558_i2c_sda,
    
    // User IO
    input  wire [3:0]       user_dipsw_fpga,    // DIP switch inputs
    input  wire [3:0]       user_pb_fpga,       // Push button inputs
    output wire [3:0]       user_led_fpga,
    input  wire             irda_rx,            // Infrared receiver
    output wire             fan_ctrl,           // Fan Control
    
    // FPGA DDR3
    output wire [14:0]      fpga_ddr3_a,
    output wire [2:0]       fpga_ddr3_ba,
    output wire             fpga_ddr3_ck,
    output wire             fpga_ddr3_ck_n,
    output wire             fpga_ddr3_ck_n,
    output wire             fpga_ddr3_cs_n,
    output wire             fpga_ddr3_ras_n,
    output wire             fpga_ddr3_cas_n,
    output wire             fpga_ddr3_we_n,
    output wire             fpga_ddr3_reset_n,
    inout  wire [31:0]      fpga_ddr3_dq,
    inout  wire [3:0]       fpga_ddr3_dqs,
    inout  wire [3:0]       fpga_ddr3_dqs_n,
    output wire             fpga_ddr3_odt,
    output wire [3:0]       fpga_ddr3_dm
    input  wire             fpga_ddr3_oct_rzqin,
    
    // Temp Sensor
    output wire             temp_cs_n,
    output wire             temp_clk,
    output wire             temp_mosi,
    input  wire             temp_miso,
    
    // VGA DAC
    output wire             vga_clk,
    output wire             vga_hsync,
    output wire             vga_vsync,
    output wire             vga_blank_n,
    output wire             vga_sync_n,
    output wire [7:0]       vga_r,
    output wire [7:0]       vga_g,
    output wire [7:0]       vga_b,
    

    // Audio Codec
    output wire             aud_i2c_scl,    // I2C Clk
    inout  wire             aud_i2c_sda,    // I2C Data
    output wire             aud_xck,        // MCLK
    output wire             aud_mute,       // Mute Pin
    input  wire             aud_bclk,       // Bit clock
    output wire             aud_dacdat,     // DAC Data
    inout  wire             aud_daclrck,    // DAC Left/Right Select
    input  wire             aud_adcdat,     // ADC Data
    inout  wire             aud_adclrck,    // ADC Left/Right Select
    

    // HSMC CLKs
    // Generated off board and passed through HSMC
    input  wire             hsmc_clkin0,    // PIN J14
    input  wire             hsmc_clkin1_p,  // PIN AA26
//  input  wire             hsmc_clkin1_n,  // PIN AB27
    input  wire             hsmc_clkin2_p,  // PIN H15
//  input  wire             hsmc_clkin2_n,  // PIN G15
    output wire             hsmc_clkout0,   // PIN AD29
    output wire             hsmc_clkout1_p, // PIN E7
//  output wire             hsmc_clkout1_n, // PIN E6
    output wire             hsmc_clkout2_p, // PIN A11
//  output wire             hsmc_clkout2_n, // PIN A10
    
    // HSMC Connector
    inout  wire [3:0]       hsmc_d,         // Single Ended (can be differential)
    output wire             hsmc_i2c_scl,   // I2C Clk
    inout  wire             hsmc_sda,       //  I2C Data
    input  wire [16:0]      hsmc_rx_p,      // HSMC Receive pairs
//  input  wire [16:0]      hsmc_rx_n,      
    output wire [16:0]      hsmc_tx_p,      // HSMC Transmit pairs
//  output wire [16:0]      hsmc_tx_n,      
    
    // HSMC Transceivers
    input  wire             gxb_ref_clk_p,  // Reference clock for transceiver
//  input  wire             gxb_ref_clk_n,
    input  wire [7:0]       gxb_rx_p,       // Transceiver receiver pairs
//  input  wire [7:0]       gxb_tx_n,
    output wire [7:0]       gxb_tx_p,       // Transceiver transmit pairs
//  output wire [7:0]       gxb_tx_n,
    
);




    soc_system u0 (
        .clk_clk                                            (clk_50m_fpga),                     // .clk.clk
        .hps_0_f2h_boot_from_fpga_boot_from_fpga_ready      (fpga_boot),                        // .hps_0_f2h_boot_from_fpga.boot_from_fpga_ready
        .hps_0_f2h_boot_from_fpga_boot_from_fpga_on_failure (boot_from_fpga_on_failure),        // .boot_from_fpga_on_failure
        .hps_0_f2h_cold_reset_req_reset_n                   (cold_rst_req_n),                   // .hps_0_f2h_cold_reset_req.reset_n
        .hps_0_f2h_debug_reset_req_reset_n                  (debug_rst_req_n),                  // .hps_0_f2h_debug_reset_req.reset_n
        .hps_0_f2h_warm_reset_req_reset_n                   (warm_rst_req_n),                   // .hps_0_f2h_warm_reset_req.reset_n
        .hps_io_hps_io_emac1_inst_TX_CLK                    (hps_emac1_TX_CLK),                 // .hps_io.hps_io_emac1_inst_TX_CLK
        .hps_io_hps_io_emac1_inst_TXD0                      (hps_emac1_TXD0),                   // .hps_io_emac1_inst_TXD0
        .hps_io_hps_io_emac1_inst_TXD1                      (hps_emac1_TXD1),                   // .hps_io_emac1_inst_TXD1
        .hps_io_hps_io_emac1_inst_TXD2                      (hps_emac1_TXD2),                   // .hps_io_emac1_inst_TXD2
        .hps_io_hps_io_emac1_inst_TXD3                      (hps_emac1_TXD3),                   // .hps_io_emac1_inst_TXD3
        .hps_io_hps_io_emac1_inst_RXD0                      (hps_emac1_RXD0),                   // .hps_io_emac1_inst_RXD0
        .hps_io_hps_io_emac1_inst_MDIO                      (hps_emac1_MDIO),                   // .hps_io_emac1_inst_MDIO
        .hps_io_hps_io_emac1_inst_MDC                       (hps_emac1_MDC),                    // .hps_io_emac1_inst_MDC
        .hps_io_hps_io_emac1_inst_RX_CTL                    (hps_emac1_RX_CTL),                 // .hps_io_emac1_inst_RX_CTL
        .hps_io_hps_io_emac1_inst_TX_CTL                    (hps_emac1_TX_CTL),                 // .hps_io_emac1_inst_TX_CTL
        .hps_io_hps_io_emac1_inst_RX_CLK                    (hps_emac1_RX_CLK),                 // .hps_io_emac1_inst_RX_CLK
        .hps_io_hps_io_emac1_inst_RXD1                      (hps_emac1_RXD1),                   // .hps_io_emac1_inst_RXD1
        .hps_io_hps_io_emac1_inst_RXD2                      (hps_emac1_RXD2),                   // .hps_io_emac1_inst_RXD2
        .hps_io_hps_io_emac1_inst_RXD3                      (hps_emac1_RXD3),                   // .hps_io_emac1_inst_RXD3
        .hps_io_hps_io_qspi_inst_IO0                        (hps_qspi_IO0),                     // .hps_io_qspi_inst_IO0
        .hps_io_hps_io_qspi_inst_IO1                        (hps_qspi_IO1),                     // .hps_io_qspi_inst_IO1
        .hps_io_hps_io_qspi_inst_IO2                        (hps_qspi_IO2),                     // .hps_io_qspi_inst_IO2
        .hps_io_hps_io_qspi_inst_IO3                        (hps_qspi_IO3),                     // .hps_io_qspi_inst_IO3
        .hps_io_hps_io_qspi_inst_SS0                        (hps_qspi_SS0),                     // .hps_io_qspi_inst_SS0
        .hps_io_hps_io_qspi_inst_CLK                        (hps_qspi_CLK),                     // .hps_io_qspi_inst_CLK
        .hps_io_hps_io_sdio_inst_CMD                        (hps_sdio_CMD),                     // .hps_io_sdio_inst_CMD
        .hps_io_hps_io_sdio_inst_D0                         (hps_sdio_D0),                      // .hps_io_sdio_inst_D0
        .hps_io_hps_io_sdio_inst_D1                         (hps_sdio_D1),                      // .hps_io_sdio_inst_D1
        .hps_io_hps_io_sdio_inst_CLK                        (hps_sdio_CLK),                     // .hps_io_sdio_inst_CLK
        .hps_io_hps_io_sdio_inst_D2                         (hps_sdio_D2),                      // .hps_io_sdio_inst_D2
        .hps_io_hps_io_sdio_inst_D3                         (hps_sdio_D3),                      // .hps_io_sdio_inst_D3
        .hps_io_hps_io_usb1_inst_D0                         (hps_usb1_D0),                      // .hps_io_usb1_inst_D0
        .hps_io_hps_io_usb1_inst_D1                         (hps_usb1_D1),                      // .hps_io_usb1_inst_D1
        .hps_io_hps_io_usb1_inst_D2                         (hps_usb1_D2),                      // .hps_io_usb1_inst_D2
        .hps_io_hps_io_usb1_inst_D3                         (hps_usb1_D3),                      // .hps_io_usb1_inst_D3
        .hps_io_hps_io_usb1_inst_D4                         (hps_usb1_D4),                      // .hps_io_usb1_inst_D4
        .hps_io_hps_io_usb1_inst_D5                         (hps_usb1_D5),                      // .hps_io_usb1_inst_D5
        .hps_io_hps_io_usb1_inst_D6                         (hps_usb1_D6),                      // .hps_io_usb1_inst_D6
        .hps_io_hps_io_usb1_inst_D7                         (hps_usb1_D7),                      // .hps_io_usb1_inst_D7
        .hps_io_hps_io_usb1_inst_CLK                        (hps_usb1_CLK),                     // .hps_io_usb1_inst_CLK
        .hps_io_hps_io_usb1_inst_STP                        (hps_usb1_STP),                     // .hps_io_usb1_inst_STP
        .hps_io_hps_io_usb1_inst_DIR                        (hps_usb1_DIR),                     // .hps_io_usb1_inst_DIR
        .hps_io_hps_io_usb1_inst_NXT                        (hps_usb1_NXT),                     // .hps_io_usb1_inst_NXT
        .hps_io_hps_io_spim0_inst_CLK                       (hps_spim0_CLK),                    // .hps_io_spim0_inst_CLK
        .hps_io_hps_io_spim0_inst_MOSI                      (hps_spim0_MOSI),                   // .hps_io_spim0_inst_MOSI
        .hps_io_hps_io_spim0_inst_MISO                      (hps_spim0_MISO),                   // .hps_io_spim0_inst_MISO
        .hps_io_hps_io_spim0_inst_SS0                       (hps_spim0_SS0),                    // .hps_io_spim0_inst_SS0
        .hps_io_hps_io_spim1_inst_CLK                       (hps_spim1_CLK),                    // .hps_io_spim1_inst_CLK
        .hps_io_hps_io_spim1_inst_MOSI                      (hps_spim1_MOSI),                   // .hps_io_spim1_inst_MOSI
        .hps_io_hps_io_spim1_inst_MISO                      (hps_spim1_MISO),                   // .hps_io_spim1_inst_MISO
        .hps_io_hps_io_spim1_inst_SS0                       (hps_spim1_SS0),                    // .hps_io_spim1_inst_SS0
        .hps_io_hps_io_uart0_inst_RX                        (hps_uart0_RX),                     // .hps_io_uart0_inst_RX
        .hps_io_hps_io_uart0_inst_TX                        (hps_uart0_TX),                     // .hps_io_uart0_inst_TX
        .hps_io_hps_io_i2c1_inst_SDA                        (hps_i2c1_SDA),                     // .hps_io_i2c1_inst_SDA
        .hps_io_hps_io_i2c1_inst_SCL                        (hps_i2c1_SCL),                     // .hps_io_i2c1_inst_SCL
        .hps_ddr3_mem_a                                     (hps_ddr3_mem_a),                   // .hps_ddr3.mem_a
        .hps_ddr3_mem_ba                                    (hps_ddr3_mem_ba),                  // .mem_ba
        .hps_ddr3_mem_ck                                    (hps_ddr3_mem_ck),                  // .mem_ck
        .hps_ddr3_mem_ck_n                                  (hps_ddr3_mem_ck_n),                // .mem_ck_n
        .hps_ddr3_mem_cke                                   (hps_ddr3_mem_cke),                 // .mem_cke
        .hps_ddr3_mem_cs_n                                  (hps_ddr3_mem_cs_n),                // .mem_cs_n
        .hps_ddr3_mem_ras_n                                 (hps_ddr3_mem_ras_n),               // .mem_ras_n
        .hps_ddr3_mem_cas_n                                 (hps_ddr3_mem_cas_n),               // .mem_cas_n
        .hps_ddr3_mem_we_n                                  (hps_ddr3_mem_we_n),                // .mem_we_n
        .hps_ddr3_mem_reset_n                               (hps_ddr3_mem_reset_n),             // .mem_reset_n
        .hps_ddr3_mem_dq                                    (hps_ddr3_mem_dq),                  // .mem_dq
        .hps_ddr3_mem_dqs                                   (hps_ddr3_mem_dqs),                 // .mem_dqs
        .hps_ddr3_mem_dqs_n                                 (hps_ddr3_mem_dqs_n),               // .mem_dqs_n
        .hps_ddr3_mem_odt                                   (hps_ddr3_mem_odt),                 // .mem_odt
        .hps_ddr3_mem_dm                                    (hps_ddr3_mem_dm),                  // .mem_dm
        .hps_ddr3_oct_rzqin                                 (hps_ddr3_oct_rzqin)                // .oct_rzqin
    );



























