Library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.segment_pkg.all;

entity Digital_clock_tb is

end entity;

architecture TB of Digital_clock_tb is


end architecture;