{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79984,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000155805,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.31996e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.65315e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.31996e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 7.5072,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 45.0432,
	"finish__design__instance__count__class:sequential_cell": 14,
	"finish__design__instance__area__class:sequential_cell": 280.269,
	"finish__design__instance__count__class:multi_input_combinational_cell": 29,
	"finish__design__instance__area__class:multi_input_combinational_cell": 221.462,
	"finish__design__instance__count": 55,
	"finish__design__instance__area": 580.557,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.50979,
	"finish__clock__skew__setup": 0.00565656,
	"finish__clock__skew__hold": 0.00565656,
	"finish__timing__drv__max_slew_limit": 0.87132,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.952205,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.06977e-05,
	"finish__power__switching__total": 2.87508e-05,
	"finish__power__leakage__total": 2.94694e-10,
	"finish__power__total": 0.000119449,
	"finish__design__io": 8,
	"finish__design__die__area": 3631.87,
	"finish__design__core__area": 3128,
	"finish__design__instance__count": 99,
	"finish__design__instance__area": 635.61,
	"finish__design__instance__count__stdcell": 99,
	"finish__design__instance__area__stdcell": 635.61,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.2032,
	"finish__design__instance__utilization__stdcell": 0.2032,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2500,
	"finish__design__sites:unithd": 2500,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}