
*** Running vivado
    with args -log design_1_DisplayControl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DisplayControl_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_DisplayControl_0_0.tcl -notrace
Command: synth_design -top design_1_DisplayControl_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4088 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 337.996 ; gain = 127.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_DisplayControl_0_0' [c:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/ip/design_1_DisplayControl_0_0/synth/design_1_DisplayControl_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DisplayControl' [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DisplayControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'DisplayControl' (1#1) [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DisplayControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_DisplayControl_0_0' (2#1) [c:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/ip/design_1_DisplayControl_0_0/synth/design_1_DisplayControl_0_0.v:57]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[31]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[30]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[29]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[28]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[27]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[26]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[25]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[24]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[23]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[22]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[21]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[20]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[19]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[18]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[17]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[16]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[15]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[14]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[13]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[12]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[11]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[10]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[9]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NowPC[8]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[31]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[30]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[29]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[28]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[27]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[26]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[25]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[24]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[23]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[22]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[21]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[20]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[19]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[18]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[17]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[16]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[15]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[14]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[13]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[12]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[11]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[10]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[9]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port NextPC[8]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[31]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[30]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[29]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[28]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[27]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[26]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[25]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[24]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[23]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[22]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[21]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[20]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[19]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[18]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[17]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[16]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[15]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[14]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[13]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[12]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[11]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[10]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[9]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RsData[8]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[31]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[30]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[29]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[28]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[27]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[26]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[25]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[24]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[23]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[22]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[21]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[20]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[19]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[18]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[17]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[16]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[15]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[14]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[13]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[12]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[11]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[10]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[9]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port RtData[8]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port AluResult[31]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port AluResult[30]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port AluResult[29]
WARNING: [Synth 8-3331] design DisplayControl has unconnected port AluResult[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 374.477 ; gain = 164.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 374.477 ; gain = 164.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 374.477 ; gain = 164.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DisplayControl.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 382.551 ; gain = 172.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/res_reg[15]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[14]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[13]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[12]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[11]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[10]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[9]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[8]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[7]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[6]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[5]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[4]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[3]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[2]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[1]) is unused and will be removed from module design_1_DisplayControl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/res_reg[0]) is unused and will be removed from module design_1_DisplayControl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 478.773 ; gain = 268.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 478.773 ; gain = 268.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT6 |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    16|
|2     |  inst   |DisplayControl |    16|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 478.879 ; gain = 216.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 478.879 ; gain = 268.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 574.277 ; gain = 312.191
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/.Xilinx/CPU/CPU.runs/design_1_DisplayControl_0_0_synth_1/design_1_DisplayControl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1029.457 ; gain = 455.180
INFO: [Common 17-1381] The checkpoint 'C:/.Xilinx/CPU/CPU.runs/design_1_DisplayControl_0_0_synth_1/design_1_DisplayControl_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1029.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 23:51:26 2017...
