#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Nov  9 11:22:11 2024
# Process ID: 20136
# Current directory: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/sobel_hls/xsim_script.tcl}
# Log file: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog/xsim.log
# Journal file: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/sim/verilog\xsim.jou
# Running On: THX_HP, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 33622 MB
#-----------------------------------------------------------
source xsim.dir/sobel_hls/xsim_script.tcl
source sobel_hls.tcl
