INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Sh12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/MAINdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAINdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/ALUdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/Contraler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.srcs/sim_1/new/MIPS_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
