{"vcs1":{"timestamp_begin":1684265425.132946748, "rt":1.34, "ut":0.35, "st":0.19}}
{"vcselab":{"timestamp_begin":1684265426.553866120, "rt":1.17, "ut":0.43, "st":0.15}}
{"link":{"timestamp_begin":1684265427.793932075, "rt":0.45, "ut":0.26, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265424.491777845}
{"VCS_COMP_START_TIME": 1684265424.491777845}
{"VCS_COMP_END_TIME": 1684265429.704454981}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211884}}
