v 20121031 2
B 400 0 2000 8000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 400 7700 100 7700 1 0 1
{
T 300 7750 5 8 1 1 0 0 1
pinnumber=1
T 300 7750 5 8 0 0 0 0 1
pinseq=1
T 300 7750 5 8 1 1 0 0 1
pintype=io
T 300 7750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 7300 100 7300 1 0 1
{
T 250 7350 5 8 1 1 0 0 1
pinnumber=2
T 250 7350 5 8 0 0 0 0 1
pinseq=2
T 250 7350 5 8 1 1 0 0 1
pintype=io
T 250 7350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 6900 100 6900 1 0 1
{
T 250 6950 5 8 1 1 0 0 1
pinnumber=3
T 250 6950 5 8 0 0 0 0 1
pinseq=3
T 250 6950 5 8 1 1 0 0 1
pintype=io
T 250 6950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 6500 100 6500 1 0 1
{
T 250 6550 5 8 1 1 0 0 1
pinnumber=4
T 250 6550 5 8 0 0 0 0 1
pinseq=4
T 250 6550 5 8 1 1 0 0 1
pintype=io
T 250 6550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 6100 100 6100 1 0 1
{
T 250 6150 5 8 1 1 0 0 1
pinnumber=5
T 250 6150 5 8 0 0 0 0 1
pinseq=5
T 250 6150 5 8 1 1 0 0 1
pintype=io
T 250 6150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 5700 100 5700 1 0 1
{
T 250 5750 5 8 1 1 0 0 1
pinnumber=6
T 250 5750 5 8 0 0 0 0 1
pinseq=6
T 250 5750 5 8 1 1 0 0 1
pintype=io
T 250 5750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 5300 100 5300 1 0 1
{
T 250 5350 5 8 1 1 0 0 1
pinnumber=7
T 250 5350 5 8 0 0 0 0 1
pinseq=7
T 250 5350 5 8 1 1 0 0 1
pintype=io
T 250 5350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 4900 100 4900 1 0 1
{
T 250 4950 5 8 1 1 0 0 1
pinnumber=8
T 250 4950 5 8 0 0 0 0 1
pinseq=8
T 250 4950 5 8 1 1 0 0 1
pintype=io
T 250 4950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 4500 100 4500 1 0 1
{
T 250 4550 5 8 1 1 0 0 1
pinnumber=9
T 250 4550 5 8 0 0 0 0 1
pinseq=9
T 250 4550 5 8 1 1 0 0 1
pintype=io
T 250 4550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 100 4100 400 4100 1 0 0
{
T 200 4150 5 8 1 1 0 0 1
pinnumber=10
T 200 4150 5 8 0 0 0 0 1
pinseq=10
T 200 4150 5 8 1 1 0 0 1
pintype=io
T 200 4150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 3700 100 3700 1 0 1
{
T 200 3750 5 8 1 1 0 0 1
pinnumber=11
T 200 3750 5 8 0 0 0 0 1
pinseq=11
T 200 3750 5 8 1 1 0 0 1
pintype=io
T 200 3750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 3300 100 3300 1 0 1
{
T 200 3350 5 8 1 1 0 0 1
pinnumber=12
T 200 3350 5 8 0 0 0 0 1
pinseq=12
T 200 3350 5 8 1 1 0 0 1
pintype=io
T 200 3350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 2900 100 2900 1 0 1
{
T 200 2950 5 8 1 1 0 0 1
pinnumber=13
T 200 2950 5 8 0 0 0 0 1
pinseq=13
T 200 2950 5 8 1 1 0 0 1
pintype=io
T 200 2950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 2500 100 2500 1 0 1
{
T 200 2550 5 8 1 1 0 0 1
pinnumber=14
T 200 2550 5 8 0 0 0 0 1
pinseq=14
T 200 2550 5 8 1 1 0 0 1
pintype=io
T 200 2550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 2100 100 2100 1 0 1
{
T 200 2150 5 8 1 1 0 0 1
pinnumber=15
T 200 2150 5 8 0 0 0 0 1
pinseq=15
T 200 2150 5 8 1 1 0 0 1
pintype=io
T 200 2150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 1700 100 1700 1 0 1
{
T 200 1750 5 8 1 1 0 0 1
pinnumber=16
T 200 1750 5 8 0 0 0 0 1
pinseq=16
T 200 1750 5 8 1 1 0 0 1
pintype=io
T 200 1750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 1300 100 1300 1 0 1
{
T 200 1350 5 8 1 1 0 0 1
pinnumber=17
T 200 1350 5 8 0 0 0 0 1
pinseq=17
T 200 1350 5 8 1 1 0 0 1
pintype=io
T 200 1350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 900 100 900 1 0 1
{
T 200 950 5 8 1 1 0 0 1
pinnumber=18
T 200 950 5 8 0 0 0 0 1
pinseq=18
T 200 950 5 8 1 1 0 0 1
pintype=io
T 200 950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 500 100 500 1 0 1
{
T 200 550 5 8 1 1 0 0 1
pinnumber=19
T 200 550 5 8 0 0 0 0 1
pinseq=19
T 200 550 5 8 1 1 0 0 1
pintype=io
T 200 550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 400 100 100 100 1 0 1
{
T 150 150 5 8 1 1 0 0 1
pinnumber=20
T 150 150 5 8 0 0 0 0 1
pinseq=20
T 150 150 5 8 1 1 0 0 1
pintype=io
T 150 150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 7700 2400 7700 1 0 0
{
T 2450 7750 5 8 1 1 0 0 1
pinnumber=40
T 2450 7750 5 8 0 0 0 0 1
pinseq=21
T 2450 7750 5 8 1 1 0 0 1
pintype=io
T 2450 7750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 7300 2400 7300 1 0 0
{
T 2450 7350 5 8 1 1 0 0 1
pinnumber=39
T 2450 7350 5 8 0 0 0 0 1
pinseq=22
T 2450 7350 5 8 1 1 0 0 1
pintype=io
T 2450 7350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 6900 2400 6900 1 0 0
{
T 2450 6950 5 8 1 1 0 0 1
pinnumber=38
T 2450 6950 5 8 0 0 0 0 1
pinseq=23
T 2450 6950 5 8 1 1 0 0 1
pintype=io
T 2450 6950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 6500 2400 6500 1 0 0
{
T 2450 6550 5 8 1 1 0 0 1
pinnumber=37
T 2450 6550 5 8 0 0 0 0 1
pinseq=24
T 2450 6550 5 8 1 1 0 0 1
pintype=io
T 2450 6550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 6100 2400 6100 1 0 0
{
T 2450 6150 5 8 1 1 0 0 1
pinnumber=36
T 2450 6150 5 8 0 0 0 0 1
pinseq=25
T 2450 6150 5 8 1 1 0 0 1
pintype=io
T 2450 6150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 5700 2400 5700 1 0 0
{
T 2450 5750 5 8 1 1 0 0 1
pinnumber=35
T 2450 5750 5 8 0 0 0 0 1
pinseq=26
T 2450 5750 5 8 1 1 0 0 1
pintype=io
T 2450 5750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 5300 2400 5300 1 0 0
{
T 2450 5350 5 8 1 1 0 0 1
pinnumber=34
T 2450 5350 5 8 0 0 0 0 1
pinseq=27
T 2450 5350 5 8 1 1 0 0 1
pintype=io
T 2450 5350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 4900 2400 4900 1 0 0
{
T 2450 4950 5 8 1 1 0 0 1
pinnumber=33
T 2450 4950 5 8 0 0 0 0 1
pinseq=28
T 2450 4950 5 8 1 1 0 0 1
pintype=io
T 2450 4950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 4500 2400 4500 1 0 0
{
T 2450 4550 5 8 1 1 0 0 1
pinnumber=32
T 2450 4550 5 8 0 0 0 0 1
pinseq=29
T 2450 4550 5 8 1 1 0 0 1
pintype=io
T 2450 4550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2400 4100 2700 4100 1 0 1
{
T 2450 4150 5 8 1 1 0 0 1
pinnumber=31
T 2450 4150 5 8 0 0 0 0 1
pinseq=30
T 2450 4150 5 8 1 1 0 0 1
pintype=io
T 2450 4150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 3700 2400 3700 1 0 0
{
T 2450 3750 5 8 1 1 0 0 1
pinnumber=30
T 2450 3750 5 8 0 0 0 0 1
pinseq=31
T 2450 3750 5 8 1 1 0 0 1
pintype=io
T 2450 3750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 3300 2400 3300 1 0 0
{
T 2450 3350 5 8 1 1 0 0 1
pinnumber=29
T 2450 3350 5 8 0 0 0 0 1
pinseq=32
T 2450 3350 5 8 1 1 0 0 1
pintype=io
T 2450 3350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 2900 2400 2900 1 0 0
{
T 2450 2950 5 8 1 1 0 0 1
pinnumber=28
T 2450 2950 5 8 0 0 0 0 1
pinseq=33
T 2450 2950 5 8 1 1 0 0 1
pintype=io
T 2450 2950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 2500 2400 2500 1 0 0
{
T 2450 2550 5 8 1 1 0 0 1
pinnumber=27
T 2450 2550 5 8 0 0 0 0 1
pinseq=34
T 2450 2550 5 8 1 1 0 0 1
pintype=io
T 2450 2550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 2100 2400 2100 1 0 0
{
T 2450 2150 5 8 1 1 0 0 1
pinnumber=26
T 2450 2150 5 8 0 0 0 0 1
pinseq=35
T 2450 2150 5 8 1 1 0 0 1
pintype=io
T 2450 2150 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 1700 2400 1700 1 0 0
{
T 2450 1750 5 8 1 1 0 0 1
pinnumber=25
T 2450 1750 5 8 0 0 0 0 1
pinseq=36
T 2450 1750 5 8 1 1 0 0 1
pintype=io
T 2450 1750 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 1300 2400 1300 1 0 0
{
T 2450 1350 5 8 1 1 0 0 1
pinnumber=24
T 2450 1350 5 8 0 0 0 0 1
pinseq=37
T 2450 1350 5 8 1 1 0 0 1
pintype=io
T 2450 1350 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 900 2400 900 1 0 0
{
T 2450 950 5 8 1 1 0 0 1
pinnumber=23
T 2450 950 5 8 0 0 0 0 1
pinseq=38
T 2450 950 5 8 1 1 0 0 1
pintype=io
T 2450 950 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 500 2400 500 1 0 0
{
T 2450 550 5 8 1 1 0 0 1
pinnumber=22
T 2450 550 5 8 0 0 0 0 1
pinseq=39
T 2450 550 5 8 1 1 0 0 1
pintype=io
T 2450 550 5 8 1 1 0 0 1
pinlabel=n_a
}
P 2700 100 2400 100 1 0 0
{
T 2450 150 5 8 1 1 0 0 1
pinnumber=21
T 2450 150 5 8 0 0 0 0 1
pinseq=40
T 2450 150 5 8 1 1 0 0 1
pintype=io
T 2450 150 5 8 1 1 0 0 1
pinlabel=n_a
}
T 500 7700 9 10 1 0 0 0 1
DAL15
T 500 7300 9 10 1 0 0 0 1
DAL14
T 500 6900 9 10 1 0 0 0 1
DAL13
T 500 6500 9 10 1 0 0 0 1
DAL12
T 500 6100 9 10 1 0 0 0 1
DAL11
T 500 5700 9 10 1 0 0 0 1
DAL10
T 500 5300 9 10 1 0 0 0 1
DAL9
T 500 4500 9 10 1 0 0 0 1
DAL8
T 500 4100 9 10 1 0 0 0 1
DAL7
T 500 3700 9 10 1 0 0 0 1
DAL6
T 500 3300 9 10 1 0 0 0 1
DAL5
T 500 2900 9 10 1 0 0 0 1
DAL4
T 500 2500 9 10 1 0 0 0 1
DAL3
T 500 2100 9 10 1 0 0 0 1
DAL2
T 500 1700 9 10 1 0 0 0 1
DAL1
T 500 1300 9 10 1 0 0 0 1
DAL0
T 500 900 9 10 1 0 0 0 1
BCLR
T 500 500 9 10 1 0 0 0 1
PUP
T 400 8050 9 10 1 1 0 0 1
device=DC310ES
T 2400 8050 8 10 1 1 0 6 1
refdes=U?
T 400 8350 5 10 1 1 0 0 1
description=CPU, 16 bit
T 400 8500 9 10 0 0 0 0 1
numslots=0
T 400 8200 9 10 0 1 0 0 1
footprint=DIP40
