WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2739251 heartbeat IPC: 3.651 cumulative IPC: 3.651 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5468700 heartbeat IPC: 3.664 cumulative IPC: 3.657 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6832276 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6832276 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15499569 heartbeat IPC: 0.9969 cumulative IPC: 0.5769 (Simulation time: 00 hr 01 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 33037876 heartbeat IPC: 0.5702 cumulative IPC: 0.5724 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 50480447 heartbeat IPC: 0.5733 cumulative IPC: 0.5728 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 68083783 heartbeat IPC: 0.5681 cumulative IPC: 0.5714 (Simulation time: 00 hr 05 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 85566895 heartbeat IPC: 0.572 cumulative IPC: 0.5715 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 103188762 heartbeat IPC: 0.5675 cumulative IPC: 0.5708 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 120839257 heartbeat IPC: 0.5666 cumulative IPC: 0.5701 (Simulation time: 00 hr 09 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_37.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 138378277 heartbeat IPC: 0.5702 cumulative IPC: 0.5701 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 155911165 heartbeat IPC: 0.5704 cumulative IPC: 0.5702 (Simulation time: 00 hr 11 min 56 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 173464846 heartbeat IPC: 0.5697 cumulative IPC: 0.5701 (Simulation time: 00 hr 13 min 14 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 175491282 cumulative IPC: 0.5698 (Simulation time: 00 hr 13 min 52 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 175491282 cumulative IPC: 0.5698 (Simulation time: 00 hr 13 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_37.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5698 instructions: 100000004 cycles: 175491282
CPU 0 Branch Prediction Accuracy: 91.57% MPKI: 12.91 Average ROB Occupancy at Mispredict: 31.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00053
BRANCH_INDIRECT: 8.41
BRANCH_CONDITIONAL: 3.86
BRANCH_DIRECT_CALL: 0.00152
BRANCH_INDIRECT_CALL: 0.636
BRANCH_RETURN: 0.00238

L1D TOTAL        ACCESS:   34585615 HIT:   22760093 MISS:   11825522
L1D LOAD         ACCESS:   17471968 HIT:   13503303 MISS:    3968665
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17067582 HIT:    9242723 MISS:    7824859
L1D TRANSLATION  ACCESS:      46065 HIT:      14067 MISS:      31998
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 97.06 cycles
L1I TOTAL        ACCESS:   11591831 HIT:    7559530 MISS:    4032301
L1I LOAD         ACCESS:   11591831 HIT:    7559530 MISS:    4032301
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.36 cycles
L2C TOTAL        ACCESS:    8661343 HIT:    4960752 MISS:    3700591
L2C LOAD         ACCESS:    4615989 HIT:    2980804 MISS:    1635185
L2C RFO          ACCESS:    1846536 HIT:     119406 MISS:    1727130
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2166930 HIT:    1850501 MISS:     316429
L2C TRANSLATION  ACCESS:      31888 HIT:      10041 MISS:      21847
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 315.5 cycles
LLC TOTAL        ACCESS:    5382763 HIT:    2370166 MISS:    3012597
LLC LOAD         ACCESS:    1635182 HIT:     856786 MISS:     778396
LLC RFO          ACCESS:    1727127 HIT:     444620 MISS:    1282507
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1998607 HIT:    1066514 MISS:     932093
LLC TRANSLATION  ACCESS:      21847 HIT:       2246 MISS:      19601
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 364.3 cycles
cpu0_DTLB TOTAL        ACCESS:   25622594 HIT:   24207511 MISS:    1415083
cpu0_DTLB LOAD         ACCESS:   25622594 HIT:   24207511 MISS:    1415083
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.197 cycles
cpu0_ITLB TOTAL        ACCESS:   10064567 HIT:    8041905 MISS:    2022662
cpu0_ITLB LOAD         ACCESS:   10064567 HIT:    8041905 MISS:    2022662
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.859 cycles
cpu0_STLB TOTAL        ACCESS:    1468659 HIT:    1428022 MISS:      40637
cpu0_STLB LOAD         ACCESS:    1468659 HIT:    1428022 MISS:      40637
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 234.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1008978
  ROW_BUFFER_MISS:    1071174
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      69357
  FULL:    1276774
