{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 23:55:43 2020 " "Info: Processing started: Mon Sep 07 23:55:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 74190Test -c 74190Test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 74190Test -c 74190Test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74190:inst\|50 74190:inst\|51 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"74190:inst\|50\" and destination register \"74190:inst\|51\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.253 ns + Longest register register " "Info: + Longest register to register delay is 2.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst\|50 1 REG LC_X8_Y22_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.590 ns) 1.762 ns 74190:inst\|59~0 2 COMB LC_X8_Y22_N8 1 " "Info: 2: + IC(1.172 ns) + CELL(0.590 ns) = 1.762 ns; Loc. = LC_X8_Y22_N8; Fanout = 1; COMB Node = '74190:inst\|59~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { 74190:inst|50 74190:inst|59~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1056 792 856 1096 "59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 2.253 ns 74190:inst\|51 3 REG LC_X8_Y22_N9 6 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 2.253 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 74190:inst|59~0 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 39.90 % ) " "Info: Total cell delay = 0.899 ns ( 39.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.354 ns ( 60.10 % ) " "Info: Total interconnect delay = 1.354 ns ( 60.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { 74190:inst|50 74190:inst|59~0 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.253 ns" { 74190:inst|50 {} 74190:inst|59~0 {} 74190:inst|51 {} } { 0.000ns 1.172ns 0.182ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.252 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.711 ns) 3.252 ns 74190:inst\|51 2 REG LC_X8_Y22_N9 6 " "Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.04 % ) " "Info: Total cell delay = 2.180 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 32.96 % ) " "Info: Total interconnect delay = 1.072 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|51 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.252 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.711 ns) 3.252 ns 74190:inst\|50 2 REG LC_X8_Y22_N3 6 " "Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.04 % ) " "Info: Total cell delay = 2.180 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 32.96 % ) " "Info: Total interconnect delay = 1.072 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|51 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { 74190:inst|50 74190:inst|59~0 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.253 ns" { 74190:inst|50 {} 74190:inst|59~0 {} 74190:inst|51 {} } { 0.000ns 1.172ns 0.182ns } { 0.000ns 0.590ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|51 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { 74190:inst|51 {} } {  } {  } "" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74190:inst\|50 DNCP CLK 7.468 ns register " "Info: tsu for register \"74190:inst\|50\" (data pin = \"DNCP\", clock pin = \"CLK\") is 7.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.683 ns + Longest pin register " "Info: + Longest pin to register delay is 10.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns DNCP 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'DNCP'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DNCP } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 200 272 440 216 "DNCP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.575 ns) + CELL(0.442 ns) 9.492 ns 74190:inst\|39~0 2 COMB LC_X8_Y22_N7 2 " "Info: 2: + IC(7.575 ns) + CELL(0.442 ns) = 9.492 ns; Loc. = LC_X8_Y22_N7; Fanout = 2; COMB Node = '74190:inst\|39~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { DNCP 74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.738 ns) 10.683 ns 74190:inst\|50 3 REG LC_X8_Y22_N3 6 " "Info: 3: + IC(0.453 ns) + CELL(0.738 ns) = 10.683 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { 74190:inst|39~0 74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 24.85 % ) " "Info: Total cell delay = 2.655 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.028 ns ( 75.15 % ) " "Info: Total interconnect delay = 8.028 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.683 ns" { DNCP 74190:inst|39~0 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.683 ns" { DNCP {} DNCP~out0 {} 74190:inst|39~0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 7.575ns 0.453ns } { 0.000ns 1.475ns 0.442ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.252 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.711 ns) 3.252 ns 74190:inst\|50 2 REG LC_X8_Y22_N3 6 " "Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst\|50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.04 % ) " "Info: Total cell delay = 2.180 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 32.96 % ) " "Info: Total interconnect delay = 1.072 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.683 ns" { DNCP 74190:inst|39~0 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.683 ns" { DNCP {} DNCP~out0 {} 74190:inst|39~0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 7.575ns 0.453ns } { 0.000ns 1.475ns 0.442ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|50 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|50 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MXMN 74190:inst\|51 13.680 ns register " "Info: tco from clock \"CLK\" to destination pin \"MXMN\" through register \"74190:inst\|51\" is 13.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.252 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.711 ns) 3.252 ns 74190:inst\|51 2 REG LC_X8_Y22_N9 6 " "Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.04 % ) " "Info: Total cell delay = 2.180 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 32.96 % ) " "Info: Total interconnect delay = 1.072 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|51 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.204 ns + Longest register pin " "Info: + Longest register to pin delay is 10.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst\|51 1 REG LC_X8_Y22_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.590 ns) 1.755 ns 74190:inst\|41~0 2 COMB LC_X4_Y22_N5 1 " "Info: 2: + IC(1.165 ns) + CELL(0.590 ns) = 1.755 ns; Loc. = LC_X4_Y22_N5; Fanout = 1; COMB Node = '74190:inst\|41~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { 74190:inst|51 74190:inst|41~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 128 808 872 168 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 2.597 ns 74190:inst\|41~1 3 COMB LC_X4_Y22_N4 2 " "Info: 3: + IC(0.400 ns) + CELL(0.442 ns) = 2.597 ns; Loc. = LC_X4_Y22_N4; Fanout = 2; COMB Node = '74190:inst\|41~1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { 74190:inst|41~0 74190:inst|41~1 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 128 808 872 168 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.483 ns) + CELL(2.124 ns) 10.204 ns MXMN 4 PIN PIN_165 0 " "Info: 4: + IC(5.483 ns) + CELL(2.124 ns) = 10.204 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'MXMN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.607 ns" { 74190:inst|41~1 MXMN } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 184 560 736 200 "MXMN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 30.93 % ) " "Info: Total cell delay = 3.156 ns ( 30.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.048 ns ( 69.07 % ) " "Info: Total interconnect delay = 7.048 ns ( 69.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.204 ns" { 74190:inst|51 74190:inst|41~0 74190:inst|41~1 MXMN } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.204 ns" { 74190:inst|51 {} 74190:inst|41~0 {} 74190:inst|41~1 {} MXMN {} } { 0.000ns 1.165ns 0.400ns 5.483ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|51 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.204 ns" { 74190:inst|51 74190:inst|41~0 74190:inst|41~1 MXMN } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.204 ns" { 74190:inst|51 {} 74190:inst|41~0 {} 74190:inst|41~1 {} MXMN {} } { 0.000ns 1.165ns 0.400ns 5.483ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DNCP MXMN 18.625 ns Longest " "Info: Longest tpd from source pin \"DNCP\" to destination pin \"MXMN\" is 18.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns DNCP 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'DNCP'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DNCP } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 200 272 440 216 "DNCP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.259 ns) + CELL(0.442 ns) 10.176 ns 74190:inst\|41~0 2 COMB LC_X4_Y22_N5 1 " "Info: 2: + IC(8.259 ns) + CELL(0.442 ns) = 10.176 ns; Loc. = LC_X4_Y22_N5; Fanout = 1; COMB Node = '74190:inst\|41~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.701 ns" { DNCP 74190:inst|41~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 128 808 872 168 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 11.018 ns 74190:inst\|41~1 3 COMB LC_X4_Y22_N4 2 " "Info: 3: + IC(0.400 ns) + CELL(0.442 ns) = 11.018 ns; Loc. = LC_X4_Y22_N4; Fanout = 2; COMB Node = '74190:inst\|41~1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { 74190:inst|41~0 74190:inst|41~1 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 128 808 872 168 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.483 ns) + CELL(2.124 ns) 18.625 ns MXMN 4 PIN PIN_165 0 " "Info: 4: + IC(5.483 ns) + CELL(2.124 ns) = 18.625 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'MXMN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.607 ns" { 74190:inst|41~1 MXMN } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 184 560 736 200 "MXMN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.483 ns ( 24.07 % ) " "Info: Total cell delay = 4.483 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.142 ns ( 75.93 % ) " "Info: Total interconnect delay = 14.142 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.625 ns" { DNCP 74190:inst|41~0 74190:inst|41~1 MXMN } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "18.625 ns" { DNCP {} DNCP~out0 {} 74190:inst|41~0 {} 74190:inst|41~1 {} MXMN {} } { 0.000ns 0.000ns 8.259ns 0.400ns 5.483ns } { 0.000ns 1.475ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74190:inst\|48 GN CLK -4.603 ns register " "Info: th for register \"74190:inst\|48\" (data pin = \"GN\", clock pin = \"CLK\") is -4.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.252 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.711 ns) 3.252 ns 74190:inst\|48 2 REG LC_X8_Y22_N1 7 " "Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N1; Fanout = 7; REG Node = '74190:inst\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { CLK 74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.04 % ) " "Info: Total cell delay = 2.180 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 32.96 % ) " "Info: Total interconnect delay = 1.072 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|48 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.870 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns GN 1 PIN PIN_13 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_13; Fanout = 6; PIN Node = 'GN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GN } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 184 272 440 200 "GN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.794 ns) + CELL(0.607 ns) 7.870 ns 74190:inst\|48 2 REG LC_X8_Y22_N1 7 " "Info: 2: + IC(5.794 ns) + CELL(0.607 ns) = 7.870 ns; Loc. = LC_X8_Y22_N1; Fanout = 7; REG Node = '74190:inst\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { GN 74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 26.38 % ) " "Info: Total cell delay = 2.076 ns ( 26.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.794 ns ( 73.62 % ) " "Info: Total interconnect delay = 5.794 ns ( 73.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { GN 74190:inst|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.870 ns" { GN {} GN~out0 {} 74190:inst|48 {} } { 0.000ns 0.000ns 5.794ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { CLK 74190:inst|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { CLK {} CLK~out0 {} 74190:inst|48 {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { GN 74190:inst|48 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.870 ns" { GN {} GN~out0 {} 74190:inst|48 {} } { 0.000ns 0.000ns 5.794ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 23:55:43 2020 " "Info: Processing ended: Mon Sep 07 23:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
