\hypertarget{structLPTMR__Type}{}\section{L\+P\+T\+M\+R\+\_\+\+Type Struct Reference}
\label{structLPTMR__Type}\index{L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPTMR__Type_a429aba6c7571f26fdc0c6315c0f920a7}{C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPTMR__Type_a762750e61f8a71eae4ee81d9cc02fc51}{P\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPTMR__Type_aa5b60a4852b1f75b35ac4535ec8fde47}{C\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPTMR__Type_a9d7b37aa4696adb170d1834de319ff68}{C\+NR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+MR -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+MR}{CMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Type\+::\+C\+MR}\hypertarget{structLPTMR__Type_aa5b60a4852b1f75b35ac4535ec8fde47}{}\label{structLPTMR__Type_aa5b60a4852b1f75b35ac4535ec8fde47}
Low Power Timer Compare Register, offset\+: 0x8 \index{L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}!C\+NR@{C\+NR}}
\index{C\+NR@{C\+NR}!L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+NR}{CNR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Type\+::\+C\+NR}\hypertarget{structLPTMR__Type_a9d7b37aa4696adb170d1834de319ff68}{}\label{structLPTMR__Type_a9d7b37aa4696adb170d1834de319ff68}
Low Power Timer Counter Register, offset\+: 0xC \index{L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Type\+::\+C\+SR}\hypertarget{structLPTMR__Type_a429aba6c7571f26fdc0c6315c0f920a7}{}\label{structLPTMR__Type_a429aba6c7571f26fdc0c6315c0f920a7}
Low Power Timer Control Status Register, offset\+: 0x0 \index{L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!L\+P\+T\+M\+R\+\_\+\+Type@{L\+P\+T\+M\+R\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+SR}{PSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Type\+::\+P\+SR}\hypertarget{structLPTMR__Type_a762750e61f8a71eae4ee81d9cc02fc51}{}\label{structLPTMR__Type_a762750e61f8a71eae4ee81d9cc02fc51}
Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
