#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  7 22:41:38 2022
# Process ID: 17500
# Current directory: E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21552 E:\Škola\DE1\digital-electronics-1\labs\03-vivado\multiplexer\multiplexer.xpr
# Log file: E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/vivado.log
# Journal file: E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.xpr
INFO: [Project 1-313] Project file moved from 'F:/Download/digital-electronics-1-main/labs/03-vivado/multiplexer' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.gen/sources_1', nor could it be found using path 'F:/Download/digital-electronics-1-main/labs/03-vivado/multiplexer/multiplexer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.520 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux_3bit_4to1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux_3bit_4to1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_2bit_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_3bit_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.srcs/sim_1/new/tb_mux_2bit_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux_3bit_4to1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim'
"xelab -wto 4381c551685a45b48bd2ef7bb9a216bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux_3bit_4to1_behav xil_defaultlib.tb_mux_3bit_4to1 -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4381c551685a45b48bd2ef7bb9a216bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux_3bit_4to1_behav xil_defaultlib.tb_mux_3bit_4to1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_3bit_4to1 [mux_3bit_4to1_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mux_3bit_4to1
Built simulation snapshot tb_mux_3bit_4to1_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim/xsim.dir/tb_mux_3bit_4to1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim/xsim.dir/tb_mux_3bit_4to1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  7 22:43:12 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programs/xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  7 22:43:12 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/digital-electronics-1/labs/03-vivado/multiplexer/multiplexer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux_3bit_4to1_behav -key {Behavioral:sim_1:Functional:tb_mux_3bit_4to1} -tclbatch {tb_mux_3bit_4to1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.
exit
