
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92388                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489144                       # Number of bytes of host memory used
host_op_rate                                   107037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48527.20                       # Real time elapsed on the host
host_tick_rate                               21293312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4483327406                       # Number of instructions simulated
sim_ops                                    5194200504                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   138                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3585763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7171305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.750973                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       196804356                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    237827241                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6532284                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    381836611                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15494958                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     33430082                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     17935124                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       533815394                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        47123037                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          142                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         818022813                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        801923086                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6530991                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          463693103                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     172233399                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     20373200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    166817610                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2483327405                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2876191588                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2454851324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.171636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.326931                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1686557293     68.70%     68.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    238305503      9.71%     78.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    140646134      5.73%     84.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62386516      2.54%     86.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     72829061      2.97%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23800701      0.97%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     25401691      1.03%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     32691026      1.33%     92.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    172233399      7.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2454851324                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     40822593                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2413478166                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             539618572                       # Number of loads committed
system.switch_cpus.commit.membars            22636508                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1659250239     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     85961851      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37646198      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     24900528      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10247794      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     33955005      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     40863134      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5718316      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     35452904      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2263584      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       141474      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    539618572     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    400171989     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2876191588                       # Class of committed instruction
system.switch_cpus.commit.refs              939790561                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         336686242                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2483327405                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2876191588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.997834                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.997834                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1811065693                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1308                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    194042174                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3134469568                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        181908667                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         378852146                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        6578187                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4931                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      99541750                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           533815394                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         338377264                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2126947092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        453259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2839024243                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        13158960                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.215426                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    344419796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    259422351                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.145715                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477946446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.318801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.656216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1874313934     75.64%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         70684102      2.85%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         43605422      1.76%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         65981320      2.66%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         54136329      2.18%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         35095836      1.42%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         60373821      2.44%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32233028      1.30%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        241522654      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477946446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      6913723                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        478340008                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.213375                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1014164345                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          410776957                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       146363467                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     568279807                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     20446059                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    413806464                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3042970907                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     603387388                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14474831                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3006682329                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1742824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      20533081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        6578187                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      25155863                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     80317407                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        77956                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     41367931                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     28661202                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     13634444                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        77956                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5608436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1305287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2986050872                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2959400582                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591427                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1766030483                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.194294                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2962185481                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3265066694                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1927351933                       # number of integer regfile writes
system.switch_cpus.ipc                       1.002171                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.002171                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1710555551     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     85997436      2.85%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     39928004      1.32%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     24901289      0.82%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10801705      0.36%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     35053582      1.16%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     40863141      1.35%     64.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6844906      0.23%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     43843719      1.45%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2263584      0.07%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       141477      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    607940987     20.12%     86.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    412021683     13.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3021157160                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            69046691                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9624854     13.94%     13.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        4490890      6.50%     20.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            81      0.00%     20.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4199641      6.08%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2644391      3.83%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     30.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1118238      1.62%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       26704102     38.68%     70.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20264493     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2674008732                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7776216556                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2596352142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2741123579                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3022524845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3021157160                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     20446062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    166779163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        25374                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        72862                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    251233336                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477946446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.219218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.923195                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1478467219     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    285252514     11.51%     71.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    209646628      8.46%     79.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149381385      6.03%     85.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    128921151      5.20%     90.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     91017590      3.67%     94.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75634727      3.05%     97.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     33115537      1.34%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     26509695      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477946446                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.219217                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      416195023                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    813116275                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    363048440                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    468703668                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     45474075                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     27657862                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    568279807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    413806464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4227334490                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      234823226                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       194226679                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3123420422                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       81568672                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        229655395                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      228231759                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        776033                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5657057852                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3074608900                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3342273908                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         427652097                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      290361111                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        6578187                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     654602147                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        218853343                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3293169976                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    965231938                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     30122973                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         562407198                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     22710329                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    519010862                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5325625329                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6109118490                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        429917014                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       271007353                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          356                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8944935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17889871                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8742                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3562844                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1809681                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1775863                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22916                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3562845                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5383636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5373429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10757065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10757065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    345087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    345529344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    690616448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               690616448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3585761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3585761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3585761                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12447475163                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12494257766                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34131963051                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8900069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5231814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           56                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7303033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            56                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8900014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26834638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26834805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1582977536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1582991744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3589969                       # Total snoops (count)
system.tol2bus.snoopTraffic                 231639296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12534904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12525806     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9098      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12534904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13168287459                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18650073131                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            116760                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    229706496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         229709440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    115377664                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      115377664                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1794582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1794605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       901388                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            901388                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    222302771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            222305620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     111658899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           111658899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     111658899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    222302771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           333964519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1802776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3578517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000172195950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       101941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       101941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6500327                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1702184                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1794605                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    901388                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3589210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1802776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 10647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           215068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           169762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160773                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           160522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           157043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           177109                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           159428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           144314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           176976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           276348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          323983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          355417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          324032                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          250664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          249479                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          277645                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            96888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            95370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            88474                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            92654                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            93706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           106280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            96512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            96952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            91674                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           165632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          167950                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          141174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          148454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           96844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          100816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          123380                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 92875344102                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17892815000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           159973400352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25953.25                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44703.25                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1864337                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 899239                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               49.88                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3589210                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1802776                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1788674                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1788281                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    824                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    780                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 79696                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 82273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                100928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                101486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                101983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                101980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                101991                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                102003                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                101993                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                102066                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                102422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                102861                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                103316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                104692                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                103939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                102032                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                101950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                101943                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2617738                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.565313                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.450925                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    38.864925                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       160643      6.14%      6.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2331260     89.06%     95.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       108806      4.16%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        14238      0.54%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2302      0.09%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          381      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           72      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2617738                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       101941                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.104217                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.305060                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.279130                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              9      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           176      0.17%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1231      1.21%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3900      3.83%      5.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         7983      7.83%     13.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        12192     11.96%     25.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        14515     14.24%     39.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        15083     14.80%     54.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        13361     13.11%     67.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        10804     10.60%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         7895      7.74%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5542      5.44%     90.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3755      3.68%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2357      2.31%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1449      1.42%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          772      0.76%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          435      0.43%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          229      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          128      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           76      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           25      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       101941                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       101941                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.684347                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.659493                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.927629                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19645     19.27%     19.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2296      2.25%     21.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           74208     72.80%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2333      2.29%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3324      3.26%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             114      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       101941                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             229028032                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 681408                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              115376640                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              229709440                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           115377664                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      221.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      111.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   222.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   111.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.60                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304496561                       # Total gap between requests
system.mem_ctrls0.avgGap                    383274.18                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    229025088                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    115376640                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2849.111232828766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 221643325.686275988817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 111657907.958573594689                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3589164                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1802776                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2853114                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 159970547238                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24056260876002                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     62024.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     44570.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13344009.95                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         11030557440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5862865140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15954644160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5407523280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    404182576800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     56424599520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      580430411460                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       561.722420                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 143074947318                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 855725662958                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7660156140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4071450570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9596295660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4002883920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    377736521070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     78695067360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      563330019840                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       545.173195                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 201083467611                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 797717142665                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    229263744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         229267840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    116261504                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      116261504                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1791123                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1791155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       908293                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            908293                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    221874290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            221878253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     112514252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           112514252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     112514252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    221874290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           334392505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1816586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3570853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000169499944                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       102692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       102692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6495677                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1715243                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1791156                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    908293                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3582312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1816586                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 11395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           210610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           167816                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           169164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           170113                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           157091                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           171848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           163731                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           141413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           171370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           279535                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          322259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          360692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          311539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          249150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          244194                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          280392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           101542                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            90064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           100904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            96660                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           104330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            89754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            90798                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           165998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          174649                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          136076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          130870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           97148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          104058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          135338                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 92537951883                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17854585000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           159492645633                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25914.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44664.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1860521                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 905745                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               49.86                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3582312                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1816586                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1784578                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1784147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1072                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1029                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 80508                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 83093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                101695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                102253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                102738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                102740                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                102739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                102744                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                102735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                102811                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                103155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                103573                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                104073                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                105550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                104772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                102783                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                102698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                102694                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3171                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2621204                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.541627                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.408254                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    39.025097                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       161916      6.18%      6.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2333737     89.03%     95.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       108307      4.13%     99.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        14231      0.54%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2466      0.09%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          440      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           69      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2621204                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       102692                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.772689                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.977644                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.189047                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             16      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           219      0.21%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1332      1.30%      1.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4198      4.09%      5.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         8388      8.17%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        12406     12.08%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        14790     14.40%     40.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        15177     14.78%     55.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        13339     12.99%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        10768     10.49%     78.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         7978      7.77%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         5414      5.27%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3537      3.44%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2210      2.15%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1349      1.31%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          748      0.73%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          407      0.40%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          190      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          125      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           48      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           31      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       102692                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       102692                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.689431                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.664677                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.925910                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19576     19.06%     19.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2322      2.26%     21.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           74895     72.93%     94.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2378      2.32%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3385      3.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             111      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              25      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       102692                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             228538688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 729280                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              116260032                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              229267968                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           116261504                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      221.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      112.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   221.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   112.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304617908                       # Total gap between requests
system.mem_ctrls1.avgGap                    382783.53                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    228534592                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    116260032                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3963.980845674805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 221168638.980006456375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 112512827.140024363995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3582248                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1816586                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      3643830                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 159489001803                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24033871545043                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     56934.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     44522.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13230241.53                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         10975293840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5833488045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15844595340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5402360700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    404408958570                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     56233768800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      580266110415                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       561.563415                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 142586852283                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 856213757993                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7740174120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4113981135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9651737760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4080098160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    377855958300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     78594489600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      563604084195                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       545.438426                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 200824871019                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 797975739257                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      5359173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5359173                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      5359173                       # number of overall hits
system.l2.overall_hits::total                 5359173                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3585707                       # number of demand (read+write) misses
system.l2.demand_misses::total                3585762                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3585707                       # number of overall misses
system.l2.overall_misses::total               3585762                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6155754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 345162115632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     345168271386                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6155754                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 345162115632                       # number of overall miss cycles
system.l2.overall_miss_latency::total    345168271386                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8944880                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8944935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8944880                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8944935                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.400867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.400867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 111922.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 96260.546562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96260.786797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 111922.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 96260.546562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96260.786797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1809681                       # number of writebacks
system.l2.writebacks::total                   1809681                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3585706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3585761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3585706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3585761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5685331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 314509123832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 314514809163                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5685331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 314509123832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 314514809163                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.400867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.400867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.400871                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 103369.654545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87711.910523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87712.150688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 103369.654545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87711.910523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87712.150688                       # average overall mshr miss latency
system.l2.replacements                        3589968                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3422133                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3422133                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3422133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3422133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4182                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4182                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        21950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21950                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2232308586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2232308586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        44866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.510765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97412.663030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97412.663030                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2036412531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2036412531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.510765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88864.222857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88864.222857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6155754                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6155754                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 111922.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111922.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5685331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5685331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 103369.654545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103369.654545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5337223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5337223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3562791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3562791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 342929807046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 342929807046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8900014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8900014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.400313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.400313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96253.136108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96253.136108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3562790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3562790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 312472711301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 312472711301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.400313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.400313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87704.498806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87704.498806                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    20176472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3592016                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.617033                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.061226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       113.453804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.020499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1925.464471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 289824368                       # Number of tag accesses
system.l2.tags.data_accesses                289824368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    338377187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2338581579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204392                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    338377187                       # number of overall hits
system.cpu.icache.overall_hits::total      2338581579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           77                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          866                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           77                       # number of overall misses
system.cpu.icache.overall_misses::total           943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7908821                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7908821                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7908821                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7908821                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    338377264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2338582522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    338377264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2338582522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 102711.961039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8386.872747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 102711.961039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8386.872747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.icache.writebacks::total               298                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6230396                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6230396                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6230396                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6230396                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 111257.071429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 111257.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 111257.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 111257.071429                       # average overall mshr miss latency
system.cpu.icache.replacements                    298                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    338377187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2338581579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           77                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7908821                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7908821                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    338377264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2338582522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 102711.961039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8386.872747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6230396                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6230396                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 111257.071429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 111257.071429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.440954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2338582501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2536423.536876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.729019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.711935                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91204719280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91204719280                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718221179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    814261283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1532482462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718221179                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    814261283                       # number of overall hits
system.cpu.dcache.overall_hits::total      1532482462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7297184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     31749362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39046546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7297184                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     31749362                       # number of overall misses
system.cpu.dcache.overall_misses::total      39046546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1771679265338                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1771679265338                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1771679265338                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1771679265338                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    846010645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1571529008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    846010645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1571529008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024846                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55802.043056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45373.520755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55802.043056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45373.520755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47935                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4864                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1453                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.990365                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   124.717949                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6682570                       # number of writebacks
system.cpu.dcache.writebacks::total           6682570                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     22804582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22804582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     22804582                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22804582                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8944780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8944780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8944780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8944780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 404942557173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 404942557173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 404942557173                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 404942557173                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 45271.382546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45271.382546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 45271.382546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45271.382546                       # average overall mshr miss latency
system.cpu.dcache.replacements               16241906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411968458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    434614426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       846582884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6852228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     31597292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38449520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1758562946193                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1758562946193                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    466211718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    885032404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55655.495610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45736.928476                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     22697377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22697377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8899915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8899915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 402461054808                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 402461054808                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45220.775121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45220.775121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306252721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    379646857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      685899578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       152070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       597026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13116319145                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13116319145                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    379798927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    686496604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86251.852075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21969.427035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       107205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        44865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2481502365                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2481502365                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55310.428285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55310.428285                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     20373050                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36400725                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     12795228                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12795228                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     20373259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36401033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 61221.186603                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41542.948052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          109                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1328562                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1328562                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 13285.620000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13285.620000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     20373062                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36400836                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     20373062                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36400836                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1621526185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16242162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.834381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.241167                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.758152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.555630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.444368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       52634830226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      52634830226                       # Number of data accesses

---------- End Simulation Statistics   ----------
