

================================================================
== Vivado HLS Report for 'calculate_value'
================================================================
* Date:           Thu May 29 13:33:34 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        design_exploration_hls_prj_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       36|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       36|      0|       6|     85|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       12|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |add_table_V_1_U  |calculate_value_abkb  |       18|  0|   0|    0|  32768|    9|     1|       294912|
    |add_table_V_0_U  |calculate_value_acud  |       18|  0|   0|    0|  32768|    9|     1|       294912|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                      |       36|  0|   0|    0|  65536|   18|     2|       589824|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |select_ln14_1_fu_196_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln14_fu_156_p3      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  22|           4|          21|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add_table_V_0_address0   |  15|          3|   15|         45|
    |add_table_V_1_address0   |  15|          3|   15|         45|
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   33|         97|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |trunc_ln14_1_reg_223         |  1|   0|    1|          0|
    |trunc_ln14_reg_208           |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  6|   0|    6|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_start           |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_done            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_idle            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_ready           | out |    1| ap_ctrl_hs | calculate_value | return value |
|in1_0_V            |  in |    8|   ap_none  |     in1_0_V     |    pointer   |
|in1_1_V            |  in |    8|   ap_none  |     in1_1_V     |    pointer   |
|in2_0_V            |  in |    8|   ap_none  |     in2_0_V     |    pointer   |
|in2_1_V            |  in |    8|   ap_none  |     in2_1_V     |    pointer   |
|result_0_V         | out |   32|   ap_vld   |    result_0_V   |    pointer   |
|result_0_V_ap_vld  | out |    1|   ap_vld   |    result_0_V   |    pointer   |
|result_1_V         | out |   32|   ap_vld   |    result_1_V   |    pointer   |
|result_1_V_ap_vld  | out |    1|   ap_vld   |    result_1_V   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

