<stg><name>runge_kutta_45_Pipeline_27</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index2735_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index2735_t"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:1 %dr_dt_V_2_2_1_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_2_2_1

]]></Node>
<StgValue><ssdm name="dr_dt_V_2_2_1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:2 %dr_dt_V_1_2_1_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_1_2_1

]]></Node>
<StgValue><ssdm name="dr_dt_V_1_2_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:3 %dr_dt_V_0_2_1_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_0_2_1

]]></Node>
<StgValue><ssdm name="dr_dt_V_0_2_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i2 0, i2 %loop_index2735_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop2734

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop2734:0 %loop_index2735_t_load = load i2 %loop_index2735_t

]]></Node>
<StgValue><ssdm name="loop_index2735_t_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2734:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2734:2 %exitcond520241 = icmp_eq  i2 %loop_index2735_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond520241"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2734:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2734:4 %empty = add i2 %loop_index2735_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2734:5 %br_ln0 = br i1 %exitcond520241, void %load-store-loop2734.split, void %load-store-loop2731.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
load-store-loop2734.split:0 %tmp_61_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 9, i2 %loop_index2735_t_load

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop2734.split:1 %tmp_61_cast_cast = zext i6 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="tmp_61_cast_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2734.split:2 %k_V_addr = getelementptr i85 %k_V, i64 0, i64 %tmp_61_cast_cast

]]></Node>
<StgValue><ssdm name="k_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="85" op_0_bw="85" op_1_bw="85" op_2_bw="85" op_3_bw="85" op_4_bw="2">
<![CDATA[
load-store-loop2734.split:3 %tmp_s = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %dr_dt_V_0_2_1_read, i85 %dr_dt_V_1_2_1_read, i85 %dr_dt_V_2_2_1_read, i2 %loop_index2735_t_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="85" op_1_bw="6">
<![CDATA[
load-store-loop2734.split:4 %store_ln0 = store i85 %tmp_s, i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2734.split:5 %store_ln0 = store i2 %empty, i2 %loop_index2735_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2734.split:6 %br_ln0 = br void %load-store-loop2734

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond520241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
load-store-loop2731.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
