library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity TesteDemo is
	port(clk : in std_logic;
		enable: in std_logic;
		reset : in std_logic;
		OutUGo : out std_logic_vector(6 downto 0));
end TesteDDemo;

architecture Behavioral of Counter is
	signal s_count : unsigned(3 downto 0);
begin
	Pulse: entity work.PulseGeneratorCounter(Behavioral)
				generic map(MAX => 25_000_000)
				port map(clk => clk,
							pulse => pulseCount);