# 100DaysofRTL
## System-Verilog
![System-verilog](https://user-images.githubusercontent.com/112985225/190377504-803f3901-8f43-4893-a413-c50dda9491b3.PNG)

![image](https://www.chipverify.com/images/verilog/waves/shift_reg_wave.png)

## Instructed By:
- [Syeda Rafia](https://github.com/syedarafia13)
- [Nameer Iqbal](https://github.com/Nameer-Iqbal-Ansari)
- [Abdul Muheet ](https://github.com/Abdul-muheet-ghani)

### Implementation/Designing:
## Toolchain:
* [EDA Playground](https://www.edaplayground.com) for Simulation & Synthesis.
