// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
input  [17:0] data_6_V_read;
input  [17:0] data_7_V_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
input   ap_ce;

reg[17:0] ap_return_0;
reg[17:0] ap_return_1;
reg[17:0] ap_return_2;
reg[17:0] ap_return_3;

reg  signed [17:0] data_3_V_read_4_reg_4136;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg  signed [17:0] data_2_V_read_4_reg_4142;
reg  signed [17:0] data_1_V_read_4_reg_4148;
reg  signed [17:0] data_0_V_read_4_reg_4154;
reg   [12:0] tmp_9_reg_4161;
reg   [17:0] tmp_32_4_1_reg_4166;
reg   [16:0] tmp_11_reg_4171;
reg   [16:0] tmp_13_reg_4176;
reg   [17:0] tmp_32_5_reg_4181;
reg   [17:0] tmp_32_5_1_reg_4186;
reg   [17:0] tmp_32_5_2_reg_4191;
reg   [14:0] tmp_15_reg_4196;
reg   [17:0] tmp_32_6_reg_4201;
reg   [13:0] tmp_17_reg_4206;
reg   [15:0] tmp_18_reg_4211;
reg   [13:0] tmp_20_reg_4216;
reg   [17:0] tmp_32_7_reg_4221;
reg   [14:0] tmp_22_reg_4226;
reg   [16:0] tmp_23_reg_4231;
reg   [16:0] tmp_25_reg_4236;
reg   [17:0] tmp_1_reg_4241;
reg   [17:0] tmp_32_0_1_reg_4246;
reg   [17:0] tmp_32_0_2_reg_4251;
reg   [14:0] tmp_4_reg_4256;
reg   [17:0] tmp_32_1_reg_4261;
reg   [14:0] tmp_7_reg_4266;
reg   [17:0] tmp_32_1_2_reg_4271;
reg   [17:0] tmp_32_1_3_reg_4276;
reg   [16:0] tmp_s_reg_4281;
reg   [17:0] tmp_32_2_1_reg_4286;
reg   [17:0] tmp_32_2_2_reg_4291;
reg   [17:0] tmp_32_2_3_reg_4296;
reg   [16:0] tmp_3_reg_4301;
reg   [17:0] tmp_32_3_1_reg_4306;
reg   [17:0] tmp_32_3_2_reg_4311;
reg   [17:0] tmp_32_3_3_reg_4316;
wire   [17:0] tmp4_fu_3941_p2;
reg   [17:0] tmp4_reg_4321;
wire   [17:0] tmp11_fu_3967_p2;
reg   [17:0] tmp11_reg_4326;
wire   [17:0] tmp18_fu_3990_p2;
reg   [17:0] tmp18_reg_4331;
wire   [17:0] tmp25_fu_4014_p2;
reg   [17:0] tmp25_reg_4336;
wire  signed [17:0] r_V_10_4_3_fu_188_p0;
wire  signed [30:0] r_V_4_cast1_fu_3446_p1;
wire    ap_block_pp0_stage0;
wire  signed [17:0] r_V_10_3_fu_189_p0;
wire  signed [17:0] r_V_10_2_1_fu_190_p0;
wire  signed [31:0] r_V_2_cast1_fu_3796_p1;
wire  signed [17:0] r_V_10_7_fu_191_p0;
wire  signed [17:0] r_V_10_6_1_fu_193_p0;
wire  signed [27:0] r_V_6_cast2_fu_3559_p1;
wire  signed [17:0] r_V_10_6_fu_194_p0;
wire  signed [17:0] r_V_10_1_fu_195_p0;
wire  signed [31:0] r_V_1_cast_fu_3750_p1;
wire  signed [17:0] r_V_10_5_3_fu_196_p0;
wire  signed [17:0] r_V_10_7_1_fu_197_p0;
wire  signed [17:0] r_V_10_1_3_fu_198_p0;
wire  signed [17:0] r_V_10_1_1_fu_199_p0;
wire  signed [17:0] r_V_10_6_3_fu_200_p0;
wire  signed [17:0] r_V_10_0_1_fu_201_p0;
wire  signed [31:0] r_V_cast_fu_3666_p1;
wire  signed [17:0] r_V_10_1_2_fu_202_p0;
wire  signed [17:0] r_V_10_5_fu_203_p0;
wire  signed [31:0] r_V_5_cast_fu_3507_p1;
wire  signed [17:0] r_V_10_2_3_fu_204_p0;
wire  signed [17:0] r_V_10_7_2_fu_205_p0;
wire  signed [30:0] r_V_7_cast1_fu_3610_p1;
wire  signed [17:0] r_V_10_5_2_fu_206_p0;
wire  signed [17:0] r_V_10_5_1_fu_207_p0;
wire  signed [17:0] r_V_10_0_2_fu_208_p0;
wire  signed [17:0] r_V_10_2_fu_209_p0;
wire  signed [17:0] r_V_10_7_3_fu_210_p0;
wire  signed [17:0] r_V_10_2_2_fu_211_p0;
wire  signed [17:0] r_V_10_4_2_fu_212_p0;
wire  signed [17:0] r_V_10_4_fu_213_p0;
wire  signed [17:0] r_V_10_6_2_fu_214_p0;
wire  signed [17:0] r_V_s_fu_215_p0;
wire  signed [17:0] r_V_10_3_2_fu_216_p0;
wire  signed [31:0] r_V_3_cast1_fu_3846_p1;
wire  signed [17:0] r_V_10_3_3_fu_217_p0;
wire  signed [17:0] r_V_10_4_1_fu_218_p0;
wire  signed [17:0] r_V_10_3_1_fu_219_p0;
wire  signed [17:0] r_V_4_cast1_fu_3446_p0;
wire  signed [17:0] r_V_4_cast2_fu_3452_p0;
wire  signed [17:0] r_V_4_cast_fu_3457_p0;
wire   [26:0] r_V_10_4_fu_213_p2;
wire   [31:0] r_V_10_4_1_fu_218_p2;
wire   [30:0] r_V_10_4_2_fu_212_p2;
wire   [30:0] r_V_10_4_3_fu_188_p2;
wire  signed [17:0] r_V_5_cast1_fu_3502_p0;
wire  signed [17:0] r_V_5_cast_fu_3507_p0;
wire   [31:0] r_V_10_5_fu_203_p2;
wire   [31:0] r_V_10_5_1_fu_207_p2;
wire   [31:0] r_V_10_5_2_fu_206_p2;
wire   [28:0] r_V_10_5_3_fu_196_p2;
wire  signed [17:0] r_V_6_cast1_fu_3554_p0;
wire  signed [17:0] r_V_6_cast2_fu_3559_p0;
wire  signed [17:0] r_V_6_cast_fu_3565_p0;
wire   [31:0] r_V_10_6_fu_194_p2;
wire   [27:0] r_V_10_6_1_fu_193_p2;
wire   [29:0] r_V_10_6_2_fu_214_p2;
wire   [27:0] r_V_10_6_3_fu_200_p2;
wire  signed [17:0] r_V_7_cast1_fu_3610_p0;
wire  signed [17:0] r_V_7_cast2_fu_3616_p0;
wire  signed [17:0] r_V_7_cast_fu_3621_p0;
wire   [31:0] r_V_10_7_fu_191_p2;
wire   [28:0] r_V_10_7_1_fu_197_p2;
wire   [30:0] r_V_10_7_2_fu_205_p2;
wire   [30:0] r_V_10_7_3_fu_210_p2;
wire   [31:0] r_V_s_fu_215_p2;
wire   [31:0] r_V_10_0_1_fu_201_p2;
wire   [31:0] r_V_10_0_2_fu_208_p2;
wire   [27:0] p_shl_fu_3702_p3;
wire  signed [28:0] p_shl_cast_fu_3709_p1;
wire   [22:0] p_shl1_fu_3719_p3;
wire   [28:0] p_neg_fu_3713_p2;
wire  signed [28:0] p_shl1_cast_fu_3726_p1;
wire   [28:0] r_V_10_0_3_fu_3730_p2;
wire   [31:0] r_V_10_1_fu_195_p2;
wire   [28:0] r_V_10_1_1_fu_199_p2;
wire   [31:0] r_V_10_1_2_fu_202_p2;
wire   [31:0] r_V_10_1_3_fu_198_p2;
wire   [30:0] r_V_10_2_fu_209_p2;
wire   [31:0] r_V_10_2_1_fu_190_p2;
wire   [31:0] r_V_10_2_2_fu_211_p2;
wire   [31:0] r_V_10_2_3_fu_204_p2;
wire   [30:0] r_V_10_3_fu_189_p2;
wire   [31:0] r_V_10_3_1_fu_219_p2;
wire   [31:0] r_V_10_3_2_fu_216_p2;
wire   [31:0] r_V_10_3_3_fu_217_p2;
wire  signed [17:0] tmp_10_fu_3896_p1;
wire   [17:0] tmp7_fu_3931_p2;
wire   [17:0] tmp6_fu_3936_p2;
wire   [17:0] tmp5_fu_3926_p2;
wire  signed [15:0] tmp_24_cast_fu_3917_p1;
wire   [15:0] tmp12_fu_3951_p2;
wire  signed [15:0] tmp_18_cast_fu_3908_p1;
wire   [15:0] tmp13_fu_3957_p2;
wire  signed [17:0] tmp13_cast_fu_3963_p1;
wire   [17:0] tmp10_fu_3947_p2;
wire  signed [17:0] tmp_12_fu_3899_p1;
wire  signed [17:0] tmp_24_fu_3920_p1;
wire   [17:0] tmp19_fu_3978_p2;
wire  signed [17:0] tmp_19_fu_3911_p1;
wire   [17:0] tmp20_fu_3984_p2;
wire   [17:0] tmp17_fu_3973_p2;
wire  signed [17:0] tmp_14_fu_3902_p1;
wire  signed [17:0] tmp_16_fu_3905_p1;
wire  signed [17:0] tmp_26_fu_3923_p1;
wire   [17:0] tmp26_fu_4002_p2;
wire  signed [17:0] tmp_21_fu_3914_p1;
wire   [17:0] tmp27_fu_4008_p2;
wire   [17:0] tmp24_fu_3996_p2;
wire  signed [17:0] tmp_2_fu_4026_p1;
wire  signed [17:0] tmp_6_fu_4029_p1;
wire   [17:0] tmp3_fu_4036_p2;
wire   [17:0] tmp2_fu_4032_p2;
wire   [17:0] tmp_fu_4042_p2;
wire  signed [17:0] tmp_8_fu_4023_p1;
wire   [17:0] tmp1_fu_4058_p2;
wire   [17:0] tmp9_fu_4053_p2;
wire   [17:0] tmp8_fu_4062_p2;
wire   [17:0] tmp16_fu_4077_p2;
wire   [17:0] tmp14_fu_4073_p2;
wire   [17:0] tmp15_fu_4081_p2;
wire  signed [17:0] tmp_5_fu_4020_p1;
wire   [17:0] tmp23_fu_4097_p2;
wire   [17:0] tmp21_fu_4092_p2;
wire   [17:0] tmp22_fu_4101_p2;
wire   [17:0] res_0_V_write_assign_fu_4048_p2;
wire   [17:0] acc_1_V_fu_4068_p2;
wire   [17:0] acc_2_V_fu_4087_p2;
wire   [17:0] acc_3_V_fu_4107_p2;
reg    ap_ce_reg;
reg   [17:0] data_0_V_read_int_reg;
reg   [17:0] data_1_V_read_int_reg;
reg   [17:0] data_2_V_read_int_reg;
reg   [17:0] data_3_V_read_int_reg;
reg   [17:0] data_4_V_read_int_reg;
reg   [17:0] data_5_V_read_int_reg;
reg   [17:0] data_6_V_read_int_reg;
reg   [17:0] data_7_V_read_int_reg;
reg   [17:0] ap_return_0_int_reg;
reg   [17:0] ap_return_1_int_reg;
reg   [17:0] ap_return_2_int_reg;
reg   [17:0] ap_return_3_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= res_0_V_write_assign_fu_4048_p2;
        ap_return_1_int_reg <= acc_1_V_fu_4068_p2;
        ap_return_2_int_reg <= acc_2_V_fu_4087_p2;
        ap_return_3_int_reg <= acc_3_V_fu_4107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_0_V_read_4_reg_4154 <= data_0_V_read_int_reg;
        data_1_V_read_4_reg_4148 <= data_1_V_read_int_reg;
        data_2_V_read_4_reg_4142 <= data_2_V_read_int_reg;
        data_3_V_read_4_reg_4136 <= data_3_V_read_int_reg;
        tmp11_reg_4326 <= tmp11_fu_3967_p2;
        tmp18_reg_4331 <= tmp18_fu_3990_p2;
        tmp25_reg_4336 <= tmp25_fu_4014_p2;
        tmp4_reg_4321 <= tmp4_fu_3941_p2;
        tmp_11_reg_4171 <= {{r_V_10_4_2_fu_212_p2[30:14]}};
        tmp_13_reg_4176 <= {{r_V_10_4_3_fu_188_p2[30:14]}};
        tmp_15_reg_4196 <= {{r_V_10_5_3_fu_196_p2[28:14]}};
        tmp_17_reg_4206 <= {{r_V_10_6_1_fu_193_p2[27:14]}};
        tmp_18_reg_4211 <= {{r_V_10_6_2_fu_214_p2[29:14]}};
        tmp_1_reg_4241 <= {{r_V_s_fu_215_p2[31:14]}};
        tmp_20_reg_4216 <= {{r_V_10_6_3_fu_200_p2[27:14]}};
        tmp_22_reg_4226 <= {{r_V_10_7_1_fu_197_p2[28:14]}};
        tmp_23_reg_4231 <= {{r_V_10_7_2_fu_205_p2[30:14]}};
        tmp_25_reg_4236 <= {{r_V_10_7_3_fu_210_p2[30:14]}};
        tmp_32_0_1_reg_4246 <= {{r_V_10_0_1_fu_201_p2[31:14]}};
        tmp_32_0_2_reg_4251 <= {{r_V_10_0_2_fu_208_p2[31:14]}};
        tmp_32_1_2_reg_4271 <= {{r_V_10_1_2_fu_202_p2[31:14]}};
        tmp_32_1_3_reg_4276 <= {{r_V_10_1_3_fu_198_p2[31:14]}};
        tmp_32_1_reg_4261 <= {{r_V_10_1_fu_195_p2[31:14]}};
        tmp_32_2_1_reg_4286 <= {{r_V_10_2_1_fu_190_p2[31:14]}};
        tmp_32_2_2_reg_4291 <= {{r_V_10_2_2_fu_211_p2[31:14]}};
        tmp_32_2_3_reg_4296 <= {{r_V_10_2_3_fu_204_p2[31:14]}};
        tmp_32_3_1_reg_4306 <= {{r_V_10_3_1_fu_219_p2[31:14]}};
        tmp_32_3_2_reg_4311 <= {{r_V_10_3_2_fu_216_p2[31:14]}};
        tmp_32_3_3_reg_4316 <= {{r_V_10_3_3_fu_217_p2[31:14]}};
        tmp_32_4_1_reg_4166 <= {{r_V_10_4_1_fu_218_p2[31:14]}};
        tmp_32_5_1_reg_4186 <= {{r_V_10_5_1_fu_207_p2[31:14]}};
        tmp_32_5_2_reg_4191 <= {{r_V_10_5_2_fu_206_p2[31:14]}};
        tmp_32_5_reg_4181 <= {{r_V_10_5_fu_203_p2[31:14]}};
        tmp_32_6_reg_4201 <= {{r_V_10_6_fu_194_p2[31:14]}};
        tmp_32_7_reg_4221 <= {{r_V_10_7_fu_191_p2[31:14]}};
        tmp_3_reg_4301 <= {{r_V_10_3_fu_189_p2[30:14]}};
        tmp_4_reg_4256 <= {{r_V_10_0_3_fu_3730_p2[28:14]}};
        tmp_7_reg_4266 <= {{r_V_10_1_1_fu_199_p2[28:14]}};
        tmp_9_reg_4161 <= {{r_V_10_4_fu_213_p2[26:14]}};
        tmp_s_reg_4281 <= {{r_V_10_2_fu_209_p2[30:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = res_0_V_write_assign_fu_4048_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_4068_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_4087_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_4107_p2;
    end
end

assign acc_1_V_fu_4068_p2 = (tmp11_reg_4326 + tmp8_fu_4062_p2);

assign acc_2_V_fu_4087_p2 = (tmp18_reg_4331 + tmp15_fu_4081_p2);

assign acc_3_V_fu_4107_p2 = (tmp25_reg_4336 + tmp22_fu_4101_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign p_neg_fu_3713_p2 = ($signed(29'd0) - $signed(p_shl_cast_fu_3709_p1));

assign p_shl1_cast_fu_3726_p1 = $signed(p_shl1_fu_3719_p3);

assign p_shl1_fu_3719_p3 = {{data_0_V_read_4_reg_4154}, {5'd0}};

assign p_shl_cast_fu_3709_p1 = $signed(p_shl_fu_3702_p3);

assign p_shl_fu_3702_p3 = {{data_0_V_read_4_reg_4154}, {10'd0}};

assign r_V_10_0_1_fu_201_p0 = r_V_cast_fu_3666_p1;

assign r_V_10_0_1_fu_201_p2 = ($signed(r_V_10_0_1_fu_201_p0) * $signed(-'h14ED));

assign r_V_10_0_2_fu_208_p0 = r_V_cast_fu_3666_p1;

assign r_V_10_0_2_fu_208_p2 = ($signed(r_V_10_0_2_fu_208_p0) * $signed('h3AFC));

assign r_V_10_0_3_fu_3730_p2 = ($signed(p_neg_fu_3713_p2) - $signed(p_shl1_cast_fu_3726_p1));

assign r_V_10_1_1_fu_199_p0 = data_1_V_read_4_reg_4148;

assign r_V_10_1_1_fu_199_p2 = ($signed(r_V_10_1_1_fu_199_p0) * $signed('h2C8));

assign r_V_10_1_2_fu_202_p0 = r_V_1_cast_fu_3750_p1;

assign r_V_10_1_2_fu_202_p2 = ($signed(r_V_10_1_2_fu_202_p0) * $signed(-'h3680));

assign r_V_10_1_3_fu_198_p0 = r_V_1_cast_fu_3750_p1;

assign r_V_10_1_3_fu_198_p2 = ($signed(r_V_10_1_3_fu_198_p0) * $signed('h2CE5));

assign r_V_10_1_fu_195_p0 = r_V_1_cast_fu_3750_p1;

assign r_V_10_1_fu_195_p2 = ($signed(r_V_10_1_fu_195_p0) * $signed('h2822));

assign r_V_10_2_1_fu_190_p0 = r_V_2_cast1_fu_3796_p1;

assign r_V_10_2_1_fu_190_p2 = ($signed(r_V_10_2_1_fu_190_p0) * $signed(-'h1759));

assign r_V_10_2_2_fu_211_p0 = r_V_2_cast1_fu_3796_p1;

assign r_V_10_2_2_fu_211_p2 = ($signed(r_V_10_2_2_fu_211_p0) * $signed('h2BCE));

assign r_V_10_2_3_fu_204_p0 = r_V_2_cast1_fu_3796_p1;

assign r_V_10_2_3_fu_204_p2 = ($signed(r_V_10_2_3_fu_204_p0) * $signed('h33CA));

assign r_V_10_2_fu_209_p0 = data_2_V_read_4_reg_4142;

assign r_V_10_2_fu_209_p2 = ($signed(r_V_10_2_fu_209_p0) * $signed('hACD));

assign r_V_10_3_1_fu_219_p0 = r_V_3_cast1_fu_3846_p1;

assign r_V_10_3_1_fu_219_p2 = ($signed(r_V_10_3_1_fu_219_p0) * $signed(-'h1DC1));

assign r_V_10_3_2_fu_216_p0 = r_V_3_cast1_fu_3846_p1;

assign r_V_10_3_2_fu_216_p2 = ($signed(r_V_10_3_2_fu_216_p0) * $signed('h49BE));

assign r_V_10_3_3_fu_217_p0 = r_V_3_cast1_fu_3846_p1;

assign r_V_10_3_3_fu_217_p2 = ($signed(r_V_10_3_3_fu_217_p0) * $signed(-'h24C7));

assign r_V_10_3_fu_189_p0 = data_3_V_read_4_reg_4136;

assign r_V_10_3_fu_189_p2 = ($signed(r_V_10_3_fu_189_p0) * $signed('hCAE));

assign r_V_10_4_1_fu_218_p0 = r_V_4_cast2_fu_3452_p0;

assign r_V_10_4_1_fu_218_p2 = ($signed(r_V_10_4_1_fu_218_p0) * $signed('h2C07));

assign r_V_10_4_2_fu_212_p0 = r_V_4_cast1_fu_3446_p1;

assign r_V_10_4_2_fu_212_p2 = ($signed(r_V_10_4_2_fu_212_p0) * $signed(-'h85F));

assign r_V_10_4_3_fu_188_p0 = r_V_4_cast1_fu_3446_p1;

assign r_V_10_4_3_fu_188_p2 = ($signed(r_V_10_4_3_fu_188_p0) * $signed(-'hDB7));

assign r_V_10_4_fu_213_p0 = r_V_4_cast_fu_3457_p0;

assign r_V_10_4_fu_213_p2 = ($signed(r_V_10_4_fu_213_p0) * $signed('hA4));

assign r_V_10_5_1_fu_207_p0 = r_V_5_cast_fu_3507_p1;

assign r_V_10_5_1_fu_207_p2 = ($signed(r_V_10_5_1_fu_207_p0) * $signed(-'h2E50));

assign r_V_10_5_2_fu_206_p0 = r_V_5_cast_fu_3507_p1;

assign r_V_10_5_2_fu_206_p2 = ($signed(r_V_10_5_2_fu_206_p0) * $signed('h1B05));

assign r_V_10_5_3_fu_196_p0 = r_V_5_cast1_fu_3502_p0;

assign r_V_10_5_3_fu_196_p2 = ($signed(r_V_10_5_3_fu_196_p0) * $signed('h255));

assign r_V_10_5_fu_203_p0 = r_V_5_cast_fu_3507_p1;

assign r_V_10_5_fu_203_p2 = ($signed(r_V_10_5_fu_203_p0) * $signed('h14A4));

assign r_V_10_6_1_fu_193_p0 = r_V_6_cast2_fu_3559_p1;

assign r_V_10_6_1_fu_193_p2 = ($signed(r_V_10_6_1_fu_193_p0) * $signed(-'h1E3));

assign r_V_10_6_2_fu_214_p0 = r_V_6_cast1_fu_3554_p0;

assign r_V_10_6_2_fu_214_p2 = ($signed(r_V_10_6_2_fu_214_p0) * $signed('h46D));

assign r_V_10_6_3_fu_200_p0 = r_V_6_cast2_fu_3559_p1;

assign r_V_10_6_3_fu_200_p2 = ($signed(r_V_10_6_3_fu_200_p0) * $signed(-'h1CE));

assign r_V_10_6_fu_194_p0 = r_V_6_cast_fu_3565_p0;

assign r_V_10_6_fu_194_p2 = ($signed(r_V_10_6_fu_194_p0) * $signed(-'h2CF0));

assign r_V_10_7_1_fu_197_p0 = r_V_7_cast2_fu_3616_p0;

assign r_V_10_7_1_fu_197_p2 = ($signed(r_V_10_7_1_fu_197_p0) * $signed(-'h277));

assign r_V_10_7_2_fu_205_p0 = r_V_7_cast1_fu_3610_p1;

assign r_V_10_7_2_fu_205_p2 = ($signed(r_V_10_7_2_fu_205_p0) * $signed('hC8B));

assign r_V_10_7_3_fu_210_p0 = r_V_7_cast1_fu_3610_p1;

assign r_V_10_7_3_fu_210_p2 = ($signed(r_V_10_7_3_fu_210_p0) * $signed('h91B));

assign r_V_10_7_fu_191_p0 = r_V_7_cast_fu_3621_p0;

assign r_V_10_7_fu_191_p2 = ($signed(r_V_10_7_fu_191_p0) * $signed('h12E4));

assign r_V_1_cast_fu_3750_p1 = data_1_V_read_4_reg_4148;

assign r_V_2_cast1_fu_3796_p1 = data_2_V_read_4_reg_4142;

assign r_V_3_cast1_fu_3846_p1 = data_3_V_read_4_reg_4136;

assign r_V_4_cast1_fu_3446_p0 = data_4_V_read_int_reg;

assign r_V_4_cast1_fu_3446_p1 = r_V_4_cast1_fu_3446_p0;

assign r_V_4_cast2_fu_3452_p0 = data_4_V_read_int_reg;

assign r_V_4_cast_fu_3457_p0 = data_4_V_read_int_reg;

assign r_V_5_cast1_fu_3502_p0 = data_5_V_read_int_reg;

assign r_V_5_cast_fu_3507_p0 = data_5_V_read_int_reg;

assign r_V_5_cast_fu_3507_p1 = r_V_5_cast_fu_3507_p0;

assign r_V_6_cast1_fu_3554_p0 = data_6_V_read_int_reg;

assign r_V_6_cast2_fu_3559_p0 = data_6_V_read_int_reg;

assign r_V_6_cast2_fu_3559_p1 = r_V_6_cast2_fu_3559_p0;

assign r_V_6_cast_fu_3565_p0 = data_6_V_read_int_reg;

assign r_V_7_cast1_fu_3610_p0 = data_7_V_read_int_reg;

assign r_V_7_cast1_fu_3610_p1 = r_V_7_cast1_fu_3610_p0;

assign r_V_7_cast2_fu_3616_p0 = data_7_V_read_int_reg;

assign r_V_7_cast_fu_3621_p0 = data_7_V_read_int_reg;

assign r_V_cast_fu_3666_p1 = data_0_V_read_4_reg_4154;

assign r_V_s_fu_215_p0 = r_V_cast_fu_3666_p1;

assign r_V_s_fu_215_p2 = ($signed(r_V_s_fu_215_p0) * $signed('h18A5));

assign res_0_V_write_assign_fu_4048_p2 = (tmp4_reg_4321 + tmp_fu_4042_p2);

assign tmp10_fu_3947_p2 = (tmp_32_4_1_reg_4166 + tmp_32_5_1_reg_4186);

assign tmp11_fu_3967_p2 = ($signed(tmp13_cast_fu_3963_p1) + $signed(tmp10_fu_3947_p2));

assign tmp12_fu_3951_p2 = ($signed(tmp_24_cast_fu_3917_p1) + $signed(16'd2556));

assign tmp13_cast_fu_3963_p1 = $signed(tmp13_fu_3957_p2);

assign tmp13_fu_3957_p2 = ($signed(tmp12_fu_3951_p2) + $signed(tmp_18_cast_fu_3908_p1));

assign tmp14_fu_4073_p2 = (tmp_32_0_2_reg_4251 + tmp_32_1_2_reg_4271);

assign tmp15_fu_4081_p2 = (tmp16_fu_4077_p2 + tmp14_fu_4073_p2);

assign tmp16_fu_4077_p2 = (tmp_32_2_2_reg_4291 + tmp_32_3_2_reg_4311);

assign tmp17_fu_3973_p2 = ($signed(tmp_12_fu_3899_p1) + $signed(tmp_32_5_2_reg_4191));

assign tmp18_fu_3990_p2 = (tmp20_fu_3984_p2 + tmp17_fu_3973_p2);

assign tmp19_fu_3978_p2 = ($signed(tmp_24_fu_3920_p1) + $signed(18'd5737));

assign tmp1_fu_4058_p2 = (tmp_32_2_1_reg_4286 + tmp_32_3_1_reg_4306);

assign tmp20_fu_3984_p2 = ($signed(tmp19_fu_3978_p2) + $signed(tmp_19_fu_3911_p1));

assign tmp21_fu_4092_p2 = ($signed(tmp_5_fu_4020_p1) + $signed(tmp_32_1_3_reg_4276));

assign tmp22_fu_4101_p2 = (tmp23_fu_4097_p2 + tmp21_fu_4092_p2);

assign tmp23_fu_4097_p2 = (tmp_32_2_3_reg_4296 + tmp_32_3_3_reg_4316);

assign tmp24_fu_3996_p2 = ($signed(tmp_14_fu_3902_p1) + $signed(tmp_16_fu_3905_p1));

assign tmp25_fu_4014_p2 = (tmp27_fu_4008_p2 + tmp24_fu_3996_p2);

assign tmp26_fu_4002_p2 = ($signed(tmp_26_fu_3923_p1) + $signed(18'd260326));

assign tmp27_fu_4008_p2 = ($signed(tmp26_fu_4002_p2) + $signed(tmp_21_fu_3914_p1));

assign tmp2_fu_4032_p2 = (tmp_1_reg_4241 + tmp_32_1_reg_4261);

assign tmp3_fu_4036_p2 = ($signed(tmp_2_fu_4026_p1) + $signed(tmp_6_fu_4029_p1));

assign tmp4_fu_3941_p2 = (tmp6_fu_3936_p2 + tmp5_fu_3926_p2);

assign tmp5_fu_3926_p2 = ($signed(tmp_10_fu_3896_p1) + $signed(tmp_32_5_reg_4181));

assign tmp6_fu_3936_p2 = (tmp7_fu_3931_p2 + tmp_32_6_reg_4201);

assign tmp7_fu_3931_p2 = ($signed(tmp_32_7_reg_4221) + $signed(18'd257724));

assign tmp8_fu_4062_p2 = (tmp1_fu_4058_p2 + tmp9_fu_4053_p2);

assign tmp9_fu_4053_p2 = ($signed(tmp_32_0_1_reg_4246) + $signed(tmp_8_fu_4023_p1));

assign tmp_10_fu_3896_p1 = $signed(tmp_9_reg_4161);

assign tmp_12_fu_3899_p1 = $signed(tmp_11_reg_4171);

assign tmp_14_fu_3902_p1 = $signed(tmp_13_reg_4176);

assign tmp_16_fu_3905_p1 = $signed(tmp_15_reg_4196);

assign tmp_18_cast_fu_3908_p1 = $signed(tmp_17_reg_4206);

assign tmp_19_fu_3911_p1 = $signed(tmp_18_reg_4211);

assign tmp_21_fu_3914_p1 = $signed(tmp_20_reg_4216);

assign tmp_24_cast_fu_3917_p1 = $signed(tmp_22_reg_4226);

assign tmp_24_fu_3920_p1 = $signed(tmp_23_reg_4231);

assign tmp_26_fu_3923_p1 = $signed(tmp_25_reg_4236);

assign tmp_2_fu_4026_p1 = $signed(tmp_s_reg_4281);

assign tmp_5_fu_4020_p1 = $signed(tmp_4_reg_4256);

assign tmp_6_fu_4029_p1 = $signed(tmp_3_reg_4301);

assign tmp_8_fu_4023_p1 = $signed(tmp_7_reg_4266);

assign tmp_fu_4042_p2 = (tmp3_fu_4036_p2 + tmp2_fu_4032_p2);

endmodule //dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0
