#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b1d1e54ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b1d1e29bb0 .scope module, "tb" "tb" 3 46;
 .timescale -12 -12;
L_000001b1d1e28f00 .functor NOT 1, L_000001b1d1eadbe0, C4<0>, C4<0>, C4<0>;
L_000001b1d1eafeb0 .functor XOR 9, L_000001b1d1eaeea0, L_000001b1d1eadaa0, C4<000000000>, C4<000000000>;
L_000001b1d1eaf580 .functor XOR 9, L_000001b1d1eafeb0, L_000001b1d1eadb40, C4<000000000>, C4<000000000>;
v000001b1d1eabe40_0 .net *"_ivl_10", 8 0, L_000001b1d1eadb40;  1 drivers
v000001b1d1eab4e0_0 .net *"_ivl_12", 8 0, L_000001b1d1eaf580;  1 drivers
v000001b1d1eabb20_0 .net *"_ivl_2", 8 0, L_000001b1d1eadd20;  1 drivers
v000001b1d1eab760_0 .net *"_ivl_4", 8 0, L_000001b1d1eaeea0;  1 drivers
v000001b1d1eabbc0_0 .net *"_ivl_6", 8 0, L_000001b1d1eadaa0;  1 drivers
v000001b1d1eac3e0_0 .net *"_ivl_8", 8 0, L_000001b1d1eafeb0;  1 drivers
v000001b1d1eab6c0_0 .net "a", 7 0, v000001b1d1e4e9c0_0;  1 drivers
v000001b1d1eab800_0 .net "b", 7 0, v000001b1d1e4e1a0_0;  1 drivers
v000001b1d1eab8a0_0 .var "clk", 0 0;
v000001b1d1eac160_0 .net "overflow_dut", 0 0, L_000001b1d1eb0150;  1 drivers
v000001b1d1eabf80_0 .net "overflow_ref", 0 0, L_000001b1d1e296e0;  1 drivers
v000001b1d1eab940_0 .net "s_dut", 7 0, L_000001b1d1eaf080;  1 drivers
v000001b1d1eac2a0_0 .net "s_ref", 7 0, L_000001b1d1eaecc0;  1 drivers
v000001b1d1eac020_0 .var/2u "stats1", 223 0;
v000001b1d1eabc60_0 .var/2u "strobe", 0 0;
v000001b1d1eac340_0 .net "tb_match", 0 0, L_000001b1d1eadbe0;  1 drivers
v000001b1d1eabd00_0 .net "tb_mismatch", 0 0, L_000001b1d1e28f00;  1 drivers
v000001b1d1eaf260_0 .net "wavedrom_enable", 0 0, v000001b1d1e4fc80_0;  1 drivers
v000001b1d1eaeae0_0 .net "wavedrom_title", 511 0, v000001b1d1e4e560_0;  1 drivers
L_000001b1d1eadd20 .concat [ 1 8 0 0], L_000001b1d1e296e0, L_000001b1d1eaecc0;
L_000001b1d1eaeea0 .concat [ 1 8 0 0], L_000001b1d1e296e0, L_000001b1d1eaecc0;
L_000001b1d1eadaa0 .concat [ 1 8 0 0], L_000001b1d1eb0150, L_000001b1d1eaf080;
L_000001b1d1eadb40 .concat [ 1 8 0 0], L_000001b1d1e296e0, L_000001b1d1eaecc0;
L_000001b1d1eadbe0 .cmp/eeq 9, L_000001b1d1eadd20, L_000001b1d1eaf580;
S_000001b1d1e29d40 .scope module, "good1" "RefModule" 3 91, 4 2 0, S_000001b1d1e29bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001b1d1e29520 .functor XOR 1, L_000001b1d1ead5a0, L_000001b1d1eae2c0, C4<0>, C4<0>;
L_000001b1d1e291a0 .functor XOR 1, L_000001b1d1eaddc0, L_000001b1d1eaf120, C4<0>, C4<0>;
L_000001b1d1e296e0 .functor AND 1, L_000001b1d1eae360, L_000001b1d1e291a0, C4<1>, C4<1>;
v000001b1d1e4f1e0_0 .net *"_ivl_0", 8 0, L_000001b1d1eaee00;  1 drivers
v000001b1d1e4fa00_0 .net *"_ivl_13", 0 0, L_000001b1d1ead5a0;  1 drivers
v000001b1d1e4e100_0 .net *"_ivl_15", 0 0, L_000001b1d1eae2c0;  1 drivers
v000001b1d1e4fd20_0 .net *"_ivl_16", 0 0, L_000001b1d1e29520;  1 drivers
v000001b1d1e4eba0_0 .net *"_ivl_19", 0 0, L_000001b1d1eae360;  1 drivers
v000001b1d1e4ef60_0 .net *"_ivl_21", 0 0, L_000001b1d1eaddc0;  1 drivers
v000001b1d1e4f3c0_0 .net *"_ivl_23", 0 0, L_000001b1d1eaf120;  1 drivers
v000001b1d1e4f960_0 .net *"_ivl_24", 0 0, L_000001b1d1e291a0;  1 drivers
L_000001b1d2230088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4f140_0 .net *"_ivl_3", 0 0, L_000001b1d2230088;  1 drivers
v000001b1d1e4ec40_0 .net *"_ivl_4", 8 0, L_000001b1d1eae900;  1 drivers
L_000001b1d22300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4fb40_0 .net *"_ivl_7", 0 0, L_000001b1d22300d0;  1 drivers
v000001b1d1e4dfc0_0 .net "a", 7 0, v000001b1d1e4e9c0_0;  alias, 1 drivers
v000001b1d1e4eec0_0 .net "b", 7 0, v000001b1d1e4e1a0_0;  alias, 1 drivers
v000001b1d1e4f000_0 .net "overflow", 0 0, L_000001b1d1e296e0;  alias, 1 drivers
v000001b1d1e4e2e0_0 .net "s", 7 0, L_000001b1d1eaecc0;  alias, 1 drivers
v000001b1d1e4eb00_0 .net "sum", 8 0, L_000001b1d1ead500;  1 drivers
L_000001b1d1eaee00 .concat [ 8 1 0 0], v000001b1d1e4e9c0_0, L_000001b1d2230088;
L_000001b1d1eae900 .concat [ 8 1 0 0], v000001b1d1e4e1a0_0, L_000001b1d22300d0;
L_000001b1d1ead500 .arith/sum 9, L_000001b1d1eaee00, L_000001b1d1eae900;
L_000001b1d1eaecc0 .part L_000001b1d1ead500, 0, 8;
L_000001b1d1ead5a0 .part v000001b1d1e4e9c0_0, 7, 1;
L_000001b1d1eae2c0 .part v000001b1d1e4e1a0_0, 7, 1;
L_000001b1d1eae360 .reduce/nor L_000001b1d1e29520;
L_000001b1d1eaddc0 .part v000001b1d1e4e9c0_0, 7, 1;
L_000001b1d1eaf120 .part L_000001b1d1eaecc0, 7, 1;
S_000001b1d1e48230 .scope module, "stim1" "stimulus_gen" 3 86, 3 6 0, S_000001b1d1e29bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001b1d1e4e9c0_0 .var "a", 7 0;
v000001b1d1e4e1a0_0 .var "b", 7 0;
v000001b1d1e4f6e0_0 .net "clk", 0 0, v000001b1d1eab8a0_0;  1 drivers
v000001b1d1e4fc80_0 .var "wavedrom_enable", 0 0;
v000001b1d1e4e560_0 .var "wavedrom_title", 511 0;
E_000001b1d1e52bc0/0 .event negedge, v000001b1d1e4f6e0_0;
E_000001b1d1e52bc0/1 .event posedge, v000001b1d1e4f6e0_0;
E_000001b1d1e52bc0 .event/or E_000001b1d1e52bc0/0, E_000001b1d1e52bc0/1;
E_000001b1d1e529c0 .event negedge, v000001b1d1e4f6e0_0;
E_000001b1d1e52c40 .event posedge, v000001b1d1e4f6e0_0;
S_000001b1d1e483c0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001b1d1e48230;
 .timescale -12 -12;
v000001b1d1e4e600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001b1d1e48550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001b1d1e48230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001b1d1e51a50 .scope module, "top_module1" "TopModule" 3 97, 5 3 0, S_000001b1d1e29bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001b1d1e29750 .functor NOT 1, L_000001b1d1ead960, C4<0>, C4<0>, C4<0>;
L_000001b1d1e297c0 .functor NOT 1, L_000001b1d1eae5e0, C4<0>, C4<0>, C4<0>;
L_000001b1d1e3d160 .functor NOT 1, L_000001b1d1ead780, C4<0>, C4<0>, C4<0>;
L_000001b1d1e3db70 .functor NOT 1, L_000001b1d1eaefe0, C4<0>, C4<0>, C4<0>;
L_000001b1d1e3a960 .functor AND 1, L_000001b1d1e3d160, L_000001b1d1e3db70, C4<1>, C4<1>;
L_000001b1d1eb0150 .functor AND 1, L_000001b1d1ead8c0, L_000001b1d1eae0e0, C4<1>, C4<1>;
v000001b1d1e4f5a0_0 .net *"_ivl_1", 0 0, L_000001b1d1eae400;  1 drivers
v000001b1d1e4f8c0_0 .net *"_ivl_10", 0 0, L_000001b1d1ead6e0;  1 drivers
v000001b1d1e4faa0_0 .net *"_ivl_13", 0 0, L_000001b1d1ead780;  1 drivers
v000001b1d1e4ece0_0 .net *"_ivl_14", 0 0, L_000001b1d1e3d160;  1 drivers
v000001b1d1e4e380_0 .net *"_ivl_17", 0 0, L_000001b1d1eaefe0;  1 drivers
v000001b1d1e4fdc0_0 .net *"_ivl_18", 0 0, L_000001b1d1e3db70;  1 drivers
v000001b1d1e4e6a0_0 .net *"_ivl_20", 0 0, L_000001b1d1e3a960;  1 drivers
v000001b1d1e4ed80_0 .net *"_ivl_22", 0 0, L_000001b1d1eae7c0;  1 drivers
v000001b1d1e4fe60_0 .net *"_ivl_24", 1 0, L_000001b1d1ead640;  1 drivers
L_000001b1d2230118 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4e060_0 .net *"_ivl_29", 5 0, L_000001b1d2230118;  1 drivers
v000001b1d1e4e740_0 .net *"_ivl_3", 0 0, L_000001b1d1ead960;  1 drivers
v000001b1d1e4e7e0_0 .net *"_ivl_31", 0 0, L_000001b1d1ead820;  1 drivers
v000001b1d1e4e880_0 .net *"_ivl_32", 31 0, L_000001b1d1eae680;  1 drivers
L_000001b1d2230160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4f460_0 .net *"_ivl_35", 30 0, L_000001b1d2230160;  1 drivers
L_000001b1d22301a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4e920_0 .net/2u *"_ivl_36", 31 0, L_000001b1d22301a8;  1 drivers
v000001b1d1e4ea60_0 .net *"_ivl_38", 0 0, L_000001b1d1ead8c0;  1 drivers
v000001b1d1e4f0a0_0 .net *"_ivl_4", 0 0, L_000001b1d1e29750;  1 drivers
v000001b1d1e4ee20_0 .net *"_ivl_41", 0 0, L_000001b1d1eae4a0;  1 drivers
v000001b1d1e4f280_0 .net *"_ivl_42", 31 0, L_000001b1d1eada00;  1 drivers
L_000001b1d22301f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1d1e4f320_0 .net *"_ivl_45", 30 0, L_000001b1d22301f0;  1 drivers
L_000001b1d2230238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b1d1eac0c0_0 .net/2u *"_ivl_46", 31 0, L_000001b1d2230238;  1 drivers
v000001b1d1eab9e0_0 .net *"_ivl_48", 0 0, L_000001b1d1eae0e0;  1 drivers
v000001b1d1eabee0_0 .net *"_ivl_7", 0 0, L_000001b1d1eae5e0;  1 drivers
v000001b1d1eab580_0 .net *"_ivl_8", 0 0, L_000001b1d1e297c0;  1 drivers
v000001b1d1eaba80_0 .net "a", 7 0, v000001b1d1e4e9c0_0;  alias, 1 drivers
v000001b1d1eab620_0 .net "b", 7 0, v000001b1d1e4e1a0_0;  alias, 1 drivers
v000001b1d1eac200_0 .net "overflow", 0 0, L_000001b1d1eb0150;  alias, 1 drivers
v000001b1d1eabda0_0 .net "s", 7 0, L_000001b1d1eaf080;  alias, 1 drivers
L_000001b1d1eae400 .part v000001b1d1e4e9c0_0, 7, 1;
L_000001b1d1ead960 .part v000001b1d1e4e9c0_0, 6, 1;
L_000001b1d1eae5e0 .part v000001b1d1e4e1a0_0, 6, 1;
L_000001b1d1ead6e0 .arith/sum 1, L_000001b1d1e29750, L_000001b1d1e297c0;
L_000001b1d1ead780 .part v000001b1d1e4e9c0_0, 5, 1;
L_000001b1d1eaefe0 .part v000001b1d1e4e1a0_0, 5, 1;
L_000001b1d1eae7c0 .arith/sum 1, L_000001b1d1ead6e0, L_000001b1d1e3a960;
L_000001b1d1ead640 .concat [ 1 1 0 0], L_000001b1d1eae7c0, L_000001b1d1eae400;
L_000001b1d1eaf080 .concat [ 2 6 0 0], L_000001b1d1ead640, L_000001b1d2230118;
L_000001b1d1ead820 .part v000001b1d1e4e9c0_0, 7, 1;
L_000001b1d1eae680 .concat [ 1 31 0 0], L_000001b1d1ead820, L_000001b1d2230160;
L_000001b1d1ead8c0 .cmp/eq 32, L_000001b1d1eae680, L_000001b1d22301a8;
L_000001b1d1eae4a0 .part v000001b1d1e4e1a0_0, 0, 1;
L_000001b1d1eada00 .concat [ 1 31 0 0], L_000001b1d1eae4a0, L_000001b1d22301f0;
L_000001b1d1eae0e0 .cmp/eq 32, L_000001b1d1eada00, L_000001b1d2230238;
S_000001b1d1e51be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_000001b1d1e29bb0;
 .timescale -12 -12;
E_000001b1d1e52d00 .event edge, v000001b1d1eabc60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b1d1eabc60_0;
    %nor/r;
    %assign/vec4 v000001b1d1eabc60_0, 0;
    %wait E_000001b1d1e52d00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b1d1e48230;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e529c0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e52c40;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %wait E_000001b1d1e529c0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001b1d1e48550;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b1d1e52bc0;
    %vpi_func 3 39 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v000001b1d1e4e1a0_0, 0;
    %assign/vec4 v000001b1d1e4e9c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b1d1e29bb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1d1eab8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1d1eabc60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001b1d1e29bb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001b1d1eab8a0_0;
    %inv;
    %store/vec4 v000001b1d1eab8a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001b1d1e29bb0;
T_6 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b1d1e4f6e0_0, v000001b1d1eabd00_0, v000001b1d1eab6c0_0, v000001b1d1eab800_0, v000001b1d1eac2a0_0, v000001b1d1eab940_0, v000001b1d1eabf80_0, v000001b1d1eac160_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001b1d1e29bb0;
T_7 ;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", &PV<v000001b1d1eac020_0, 128, 32>, &PV<v000001b1d1eac020_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", &PV<v000001b1d1eac020_0, 64, 32>, &PV<v000001b1d1eac020_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b1d1eac020_0, 192, 32>, &PV<v000001b1d1eac020_0, 0, 32> {0 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b1d1eac020_0, 192, 32>, &PV<v000001b1d1eac020_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001b1d1e29bb0;
T_8 ;
    %wait E_000001b1d1e52bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b1d1eac020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
    %load/vec4 v000001b1d1eac340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b1d1eac020_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001b1d1eac2a0_0;
    %load/vec4 v000001b1d1eac2a0_0;
    %load/vec4 v000001b1d1eab940_0;
    %xor;
    %load/vec4 v000001b1d1eac2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.4 ;
    %load/vec4 v000001b1d1eabf80_0;
    %load/vec4 v000001b1d1eabf80_0;
    %load/vec4 v000001b1d1eac160_0;
    %xor;
    %load/vec4 v000001b1d1eabf80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.10 ;
    %load/vec4 v000001b1d1eac020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b1d1eac020_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b1d1e29bb0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 147 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 148 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob033_ece241_2014_q1c_test.sv";
    "dataset_code-complete-iccad2023/Prob033_ece241_2014_q1c_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob033_ece241_2014_q1c/Prob033_ece241_2014_q1c_sample01.sv";
