{
  "design": {
    "design_info": {
      "boundary_crc": "0xCD914DC729941EBD",
      "device": "xcu280-fsvh2892-2L-e",
      "gen_directory": "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP",
      "name": "MemoryInterfacesVIP",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "HBMVIP0": "",
      "DDRVIP": "",
      "DDR_00_AXI_Engine": "",
      "HBM_00_AXI_Engine": "",
      "HBMVIP1": "",
      "HBM_01_AXI_Engine": "",
      "HBMVIP2": "",
      "HBM_02_AXI_Engine": "",
      "HBMVIP3": "",
      "HBM_03_AXI_Engine": "",
      "HBMVIP4": "",
      "HBM_04_AXI_Engine": "",
      "HBMVIP5": "",
      "HBM_05_AXI_Engine": "",
      "HBMVIP6": "",
      "HBM_06_AXI_Engine": "",
      "HBMVIP7": "",
      "HBM_07_AXI_Engine": "",
      "HBMVIP8": "",
      "HBM_08_AXI_Engine": "",
      "HBMVIP9": "",
      "HBM_09_AXI_Engine": "",
      "HBMVIP10": "",
      "HBM_10_AXI_Engine": "",
      "HBMVIP11": "",
      "HBM_11_AXI_Engine": "",
      "HBMVIP12": "",
      "HBM_12_AXI_Engine": "",
      "HBMVIP13": "",
      "HBM_13_AXI_Engine": "",
      "HBMVIP14": "",
      "HBM_14_AXI_Engine": "",
      "HBMVIP15": "",
      "HBM_15_AXI_Engine": "",
      "DDR_01_AXI_Engine": "",
      "DDR_02_AXI_Engine": "",
      "DDR_03_AXI_Engine": "",
      "DDR_04_AXI_Engine": "",
      "DDR_05_AXI_Engine": "",
      "DDR_06_AXI_Engine": "",
      "DDR_07_AXI_Engine": "",
      "DDR_08_AXI_Engine": "",
      "DDR_09_AXI_Engine": "",
      "DDR_10_AXI_Engine": "",
      "DDR_11_AXI_Engine": "",
      "DDR_12_AXI_Engine": "",
      "DDR_13_AXI_Engine": "",
      "DDR_14_AXI_Engine": "",
      "DDR_15_AXI_Engine": "",
      "smartconnect_0": ""
    },
    "ports": {
      "HBM_00_ARESET_N": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "HBM_00_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_00_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_00_start_read": {
        "direction": "I"
      },
      "HBM_00_start_write": {
        "direction": "I"
      },
      "HBM_00_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_00_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_00_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_00_write_ready": {
        "direction": "I"
      },
      "c0_sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "HBM_00_ARESET_N"
          },
          "CLK_DOMAIN": {
            "value": "MemoryInterfacesVIP_c0_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "HBM_00_end_read": {
        "direction": "O"
      },
      "HBM_00_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_00_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_00_read_ready": {
        "direction": "O"
      },
      "HBM_00_write_resp": {
        "direction": "O"
      },
      "DDR_00_end_read": {
        "direction": "O"
      },
      "DDR_00_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_00_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_00_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_00_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_00_read_ready": {
        "direction": "O"
      },
      "DDR_00_start_read": {
        "direction": "I"
      },
      "DDR_00_start_write": {
        "direction": "I"
      },
      "DDR_00_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_00_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_00_write_resp": {
        "direction": "O"
      },
      "DDR_00_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_00_write_ready": {
        "direction": "I"
      },
      "DDR_00_write_last": {
        "direction": "O"
      },
      "HBM_00_write_last": {
        "direction": "O"
      },
      "DDR_01_start_write": {
        "direction": "I"
      },
      "DDR_02_start_write": {
        "direction": "I"
      },
      "DDR_03_start_write": {
        "direction": "I"
      },
      "DDR_04_start_write": {
        "direction": "I"
      },
      "DDR_05_start_write": {
        "direction": "I"
      },
      "DDR_06_start_write": {
        "direction": "I"
      },
      "DDR_07_start_write": {
        "direction": "I"
      },
      "DDR_08_start_write": {
        "direction": "I"
      },
      "DDR_09_start_write": {
        "direction": "I"
      },
      "DDR_10_start_write": {
        "direction": "I"
      },
      "DDR_11_start_write": {
        "direction": "I"
      },
      "DDR_12_start_write": {
        "direction": "I"
      },
      "DDR_13_start_write": {
        "direction": "I"
      },
      "DDR_14_start_write": {
        "direction": "I"
      },
      "DDR_15_start_write": {
        "direction": "I"
      },
      "DDR_01_start_read": {
        "direction": "I"
      },
      "DDR_02_start_read": {
        "direction": "I"
      },
      "DDR_03_start_read": {
        "direction": "I"
      },
      "DDR_04_start_read": {
        "direction": "I"
      },
      "DDR_05_start_read": {
        "direction": "I"
      },
      "DDR_06_start_read": {
        "direction": "I"
      },
      "DDR_07_start_read": {
        "direction": "I"
      },
      "DDR_08_start_read": {
        "direction": "I"
      },
      "DDR_09_start_read": {
        "direction": "I"
      },
      "DDR_10_start_read": {
        "direction": "I"
      },
      "DDR_11_start_read": {
        "direction": "I"
      },
      "DDR_12_start_read": {
        "direction": "I"
      },
      "DDR_13_start_read": {
        "direction": "I"
      },
      "DDR_14_start_read": {
        "direction": "I"
      },
      "DDR_15_start_read": {
        "direction": "I"
      },
      "DDR_01_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_02_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_03_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_04_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_05_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_06_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_07_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_08_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_09_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_10_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_11_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_12_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_13_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_14_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_15_write_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_01_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_02_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_03_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_04_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_05_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_06_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_07_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_08_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_09_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_10_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_11_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_12_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_13_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_14_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_15_read_addr": {
        "direction": "I",
        "left": "33",
        "right": "0"
      },
      "DDR_01_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_02_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_03_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_04_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_05_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_06_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_07_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_08_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_09_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_10_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_11_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_12_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_13_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_14_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_15_write_data": {
        "type": "data",
        "direction": "I",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_01_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_02_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_03_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_04_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_05_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_06_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_07_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_08_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_09_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_10_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_11_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_12_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_13_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_14_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_15_read_data": {
        "type": "data",
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DDR_01_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_02_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_03_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_04_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_05_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_06_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_07_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_08_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_09_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_10_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_11_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_12_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_13_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_14_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_15_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DDR_01_end_read": {
        "direction": "O"
      },
      "DDR_02_end_read": {
        "direction": "O"
      },
      "DDR_03_end_read": {
        "direction": "O"
      },
      "DDR_04_end_read": {
        "direction": "O"
      },
      "DDR_05_end_read": {
        "direction": "O"
      },
      "DDR_06_end_read": {
        "direction": "O"
      },
      "DDR_07_end_read": {
        "direction": "O"
      },
      "DDR_08_end_read": {
        "direction": "O"
      },
      "DDR_09_end_read": {
        "direction": "O"
      },
      "DDR_10_end_read": {
        "direction": "O"
      },
      "DDR_11_end_read": {
        "direction": "O"
      },
      "DDR_12_end_read": {
        "direction": "O"
      },
      "DDR_13_end_read": {
        "direction": "O"
      },
      "DDR_14_end_read": {
        "direction": "O"
      },
      "DDR_15_end_read": {
        "direction": "O"
      },
      "DDR_01_read_ready": {
        "direction": "O"
      },
      "DDR_01_write_resp": {
        "direction": "O"
      },
      "DDR_01_write_last": {
        "direction": "O"
      },
      "DDR_02_read_ready": {
        "direction": "O"
      },
      "DDR_02_write_resp": {
        "direction": "O"
      },
      "DDR_02_write_last": {
        "direction": "O"
      },
      "DDR_03_read_ready": {
        "direction": "O"
      },
      "DDR_03_write_resp": {
        "direction": "O"
      },
      "DDR_03_write_last": {
        "direction": "O"
      },
      "DDR_04_read_ready": {
        "direction": "O"
      },
      "DDR_04_write_resp": {
        "direction": "O"
      },
      "DDR_04_write_last": {
        "direction": "O"
      },
      "DDR_05_read_ready": {
        "direction": "O"
      },
      "DDR_05_write_resp": {
        "direction": "O"
      },
      "DDR_05_write_last": {
        "direction": "O"
      },
      "DDR_06_read_ready": {
        "direction": "O"
      },
      "DDR_06_write_resp": {
        "direction": "O"
      },
      "DDR_06_write_last": {
        "direction": "O"
      },
      "DDR_07_read_ready": {
        "direction": "O"
      },
      "DDR_07_write_resp": {
        "direction": "O"
      },
      "DDR_07_write_last": {
        "direction": "O"
      },
      "DDR_08_read_ready": {
        "direction": "O"
      },
      "DDR_08_write_resp": {
        "direction": "O"
      },
      "DDR_08_write_last": {
        "direction": "O"
      },
      "DDR_09_read_ready": {
        "direction": "O"
      },
      "DDR_09_write_resp": {
        "direction": "O"
      },
      "DDR_09_write_last": {
        "direction": "O"
      },
      "DDR_10_read_ready": {
        "direction": "O"
      },
      "DDR_10_write_resp": {
        "direction": "O"
      },
      "DDR_10_write_last": {
        "direction": "O"
      },
      "DDR_11_read_ready": {
        "direction": "O"
      },
      "DDR_11_write_resp": {
        "direction": "O"
      },
      "DDR_11_write_last": {
        "direction": "O"
      },
      "DDR_12_read_ready": {
        "direction": "O"
      },
      "DDR_12_write_resp": {
        "direction": "O"
      },
      "DDR_12_write_last": {
        "direction": "O"
      },
      "DDR_13_read_ready": {
        "direction": "O"
      },
      "DDR_13_write_resp": {
        "direction": "O"
      },
      "DDR_13_write_last": {
        "direction": "O"
      },
      "DDR_14_read_ready": {
        "direction": "O"
      },
      "DDR_14_write_resp": {
        "direction": "O"
      },
      "DDR_14_write_last": {
        "direction": "O"
      },
      "DDR_15_read_ready": {
        "direction": "O"
      },
      "DDR_15_write_resp": {
        "direction": "O"
      },
      "DDR_15_write_last": {
        "direction": "O"
      },
      "DDR_01_write_ready": {
        "direction": "I"
      },
      "DDR_01_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_01_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_02_write_ready": {
        "direction": "I"
      },
      "DDR_02_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_02_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_03_write_ready": {
        "direction": "I"
      },
      "DDR_03_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_03_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_04_write_ready": {
        "direction": "I"
      },
      "DDR_04_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_04_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_05_write_ready": {
        "direction": "I"
      },
      "DDR_05_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_05_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_06_write_ready": {
        "direction": "I"
      },
      "DDR_06_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_06_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_07_write_ready": {
        "direction": "I"
      },
      "DDR_07_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_07_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_08_write_ready": {
        "direction": "I"
      },
      "DDR_08_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_08_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_09_write_ready": {
        "direction": "I"
      },
      "DDR_09_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_09_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_10_write_ready": {
        "direction": "I"
      },
      "DDR_10_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_10_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_11_write_ready": {
        "direction": "I"
      },
      "DDR_11_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_11_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_12_write_ready": {
        "direction": "I"
      },
      "DDR_12_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_12_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_13_write_ready": {
        "direction": "I"
      },
      "DDR_13_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_13_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_14_write_ready": {
        "direction": "I"
      },
      "DDR_14_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_14_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_15_write_ready": {
        "direction": "I"
      },
      "DDR_15_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "DDR_15_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_01_start_write": {
        "direction": "I"
      },
      "HBM_01_start_read": {
        "direction": "I"
      },
      "HBM_01_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_01_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_01_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_01_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_01_write_ready": {
        "direction": "I"
      },
      "HBM_01_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_02_start_write": {
        "direction": "I"
      },
      "HBM_02_start_read": {
        "direction": "I"
      },
      "HBM_02_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_02_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_02_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_02_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_02_write_ready": {
        "direction": "I"
      },
      "HBM_02_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_03_start_write": {
        "direction": "I"
      },
      "HBM_03_start_read": {
        "direction": "I"
      },
      "HBM_03_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_03_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_03_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_03_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_03_write_ready": {
        "direction": "I"
      },
      "HBM_03_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_04_start_write": {
        "direction": "I"
      },
      "HBM_04_start_read": {
        "direction": "I"
      },
      "HBM_04_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_04_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_04_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_04_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_04_write_ready": {
        "direction": "I"
      },
      "HBM_04_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_05_start_write": {
        "direction": "I"
      },
      "HBM_05_start_read": {
        "direction": "I"
      },
      "HBM_05_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_05_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_05_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_05_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_05_write_ready": {
        "direction": "I"
      },
      "HBM_05_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_06_start_write": {
        "direction": "I"
      },
      "HBM_06_start_read": {
        "direction": "I"
      },
      "HBM_06_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_06_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_06_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_06_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_06_write_ready": {
        "direction": "I"
      },
      "HBM_06_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_07_start_write": {
        "direction": "I"
      },
      "HBM_07_start_read": {
        "direction": "I"
      },
      "HBM_07_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_07_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_07_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_07_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_07_write_ready": {
        "direction": "I"
      },
      "HBM_07_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_08_start_write": {
        "direction": "I"
      },
      "HBM_08_start_read": {
        "direction": "I"
      },
      "HBM_08_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_08_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_08_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_08_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_08_write_ready": {
        "direction": "I"
      },
      "HBM_08_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_09_start_write": {
        "direction": "I"
      },
      "HBM_09_start_read": {
        "direction": "I"
      },
      "HBM_09_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_09_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_09_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_09_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_09_write_ready": {
        "direction": "I"
      },
      "HBM_09_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_10_start_write": {
        "direction": "I"
      },
      "HBM_10_start_read": {
        "direction": "I"
      },
      "HBM_10_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_10_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_10_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_10_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_10_write_ready": {
        "direction": "I"
      },
      "HBM_10_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_11_start_write": {
        "direction": "I"
      },
      "HBM_11_start_read": {
        "direction": "I"
      },
      "HBM_11_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_11_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_11_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_11_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_11_write_ready": {
        "direction": "I"
      },
      "HBM_11_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_12_start_write": {
        "direction": "I"
      },
      "HBM_12_start_read": {
        "direction": "I"
      },
      "HBM_12_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_12_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_12_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_12_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_12_write_ready": {
        "direction": "I"
      },
      "HBM_12_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_13_start_write": {
        "direction": "I"
      },
      "HBM_13_start_read": {
        "direction": "I"
      },
      "HBM_13_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_13_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_13_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_13_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_13_write_ready": {
        "direction": "I"
      },
      "HBM_13_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_14_start_write": {
        "direction": "I"
      },
      "HBM_14_start_read": {
        "direction": "I"
      },
      "HBM_14_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_14_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_14_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_14_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_14_write_ready": {
        "direction": "I"
      },
      "HBM_14_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_15_start_write": {
        "direction": "I"
      },
      "HBM_15_start_read": {
        "direction": "I"
      },
      "HBM_15_rburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_15_wburst": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "HBM_15_write_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_15_read_addr": {
        "direction": "I",
        "left": "32",
        "right": "0"
      },
      "HBM_15_write_ready": {
        "direction": "I"
      },
      "HBM_15_write_data": {
        "type": "data",
        "direction": "I",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_01_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_01_end_read": {
        "direction": "O"
      },
      "HBM_01_write_resp": {
        "direction": "O"
      },
      "HBM_01_write_last": {
        "direction": "O"
      },
      "HBM_01_read_ready": {
        "direction": "O"
      },
      "HBM_01_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_02_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_02_end_read": {
        "direction": "O"
      },
      "HBM_02_write_resp": {
        "direction": "O"
      },
      "HBM_02_write_last": {
        "direction": "O"
      },
      "HBM_02_read_ready": {
        "direction": "O"
      },
      "HBM_02_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_03_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_03_end_read": {
        "direction": "O"
      },
      "HBM_03_write_resp": {
        "direction": "O"
      },
      "HBM_03_write_last": {
        "direction": "O"
      },
      "HBM_03_read_ready": {
        "direction": "O"
      },
      "HBM_03_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_04_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_04_end_read": {
        "direction": "O"
      },
      "HBM_04_write_resp": {
        "direction": "O"
      },
      "HBM_04_write_last": {
        "direction": "O"
      },
      "HBM_04_read_ready": {
        "direction": "O"
      },
      "HBM_04_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_05_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_05_end_read": {
        "direction": "O"
      },
      "HBM_05_write_resp": {
        "direction": "O"
      },
      "HBM_05_write_last": {
        "direction": "O"
      },
      "HBM_05_read_ready": {
        "direction": "O"
      },
      "HBM_05_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_06_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_06_end_read": {
        "direction": "O"
      },
      "HBM_06_write_resp": {
        "direction": "O"
      },
      "HBM_06_write_last": {
        "direction": "O"
      },
      "HBM_06_read_ready": {
        "direction": "O"
      },
      "HBM_06_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_07_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_07_end_read": {
        "direction": "O"
      },
      "HBM_07_write_resp": {
        "direction": "O"
      },
      "HBM_07_write_last": {
        "direction": "O"
      },
      "HBM_07_read_ready": {
        "direction": "O"
      },
      "HBM_07_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_08_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_08_end_read": {
        "direction": "O"
      },
      "HBM_08_write_resp": {
        "direction": "O"
      },
      "HBM_08_write_last": {
        "direction": "O"
      },
      "HBM_08_read_ready": {
        "direction": "O"
      },
      "HBM_08_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_09_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_09_end_read": {
        "direction": "O"
      },
      "HBM_09_write_resp": {
        "direction": "O"
      },
      "HBM_09_write_last": {
        "direction": "O"
      },
      "HBM_09_read_ready": {
        "direction": "O"
      },
      "HBM_09_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_10_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_10_end_read": {
        "direction": "O"
      },
      "HBM_10_write_resp": {
        "direction": "O"
      },
      "HBM_10_write_last": {
        "direction": "O"
      },
      "HBM_10_read_ready": {
        "direction": "O"
      },
      "HBM_10_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_11_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_11_end_read": {
        "direction": "O"
      },
      "HBM_11_write_resp": {
        "direction": "O"
      },
      "HBM_11_write_last": {
        "direction": "O"
      },
      "HBM_11_read_ready": {
        "direction": "O"
      },
      "HBM_11_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_12_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_12_end_read": {
        "direction": "O"
      },
      "HBM_12_write_resp": {
        "direction": "O"
      },
      "HBM_12_write_last": {
        "direction": "O"
      },
      "HBM_12_read_ready": {
        "direction": "O"
      },
      "HBM_12_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_13_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_13_end_read": {
        "direction": "O"
      },
      "HBM_13_write_resp": {
        "direction": "O"
      },
      "HBM_13_write_last": {
        "direction": "O"
      },
      "HBM_13_read_ready": {
        "direction": "O"
      },
      "HBM_13_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_14_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_14_end_read": {
        "direction": "O"
      },
      "HBM_14_write_resp": {
        "direction": "O"
      },
      "HBM_14_write_last": {
        "direction": "O"
      },
      "HBM_14_read_ready": {
        "direction": "O"
      },
      "HBM_14_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HBM_15_end_write": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "HBM_15_end_read": {
        "direction": "O"
      },
      "HBM_15_write_resp": {
        "direction": "O"
      },
      "HBM_15_write_last": {
        "direction": "O"
      },
      "HBM_15_read_ready": {
        "direction": "O"
      },
      "HBM_15_read_data": {
        "type": "data",
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "HBMVIP0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_axi_vip_0_0",
        "xci_path": "ip/MemoryInterfacesVIP_axi_vip_0_0/MemoryInterfacesVIP_axi_vip_0_0.xci",
        "inst_hier_path": "HBMVIP0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "DDRVIP": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_0",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_0/MemoryInterfacesVIP_HBMVIP_0.xci",
        "inst_hier_path": "DDRVIP",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "DDR_00_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_0",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_0/MemoryInterfacesVIP_DDR_00_AXI_Engine_0.xci",
        "inst_hier_path": "DDR_00_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "HBM_00_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_0",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_0/MemoryInterfacesVIP_HBM_00_AXI_Engine_0.xci",
        "inst_hier_path": "HBM_00_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_2",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_2/MemoryInterfacesVIP_HBMVIP_2.xci",
        "inst_hier_path": "HBMVIP1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_01_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_2",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_2/MemoryInterfacesVIP_HBM_00_AXI_Engine_2.xci",
        "inst_hier_path": "HBM_01_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP2": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_3",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_3/MemoryInterfacesVIP_HBMVIP_3.xci",
        "inst_hier_path": "HBMVIP2",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_02_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_3",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_3/MemoryInterfacesVIP_HBM_00_AXI_Engine_3.xci",
        "inst_hier_path": "HBM_02_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP3": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_4",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_4/MemoryInterfacesVIP_HBMVIP_4.xci",
        "inst_hier_path": "HBMVIP3",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_03_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_4",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_4/MemoryInterfacesVIP_HBM_00_AXI_Engine_4.xci",
        "inst_hier_path": "HBM_03_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP4": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_5",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_5/MemoryInterfacesVIP_HBMVIP_5.xci",
        "inst_hier_path": "HBMVIP4",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_04_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_5",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_5/MemoryInterfacesVIP_HBM_00_AXI_Engine_5.xci",
        "inst_hier_path": "HBM_04_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP5": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_6",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_6/MemoryInterfacesVIP_HBMVIP_6.xci",
        "inst_hier_path": "HBMVIP5",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_05_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_6",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_6/MemoryInterfacesVIP_HBM_00_AXI_Engine_6.xci",
        "inst_hier_path": "HBM_05_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP6": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_7",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_7/MemoryInterfacesVIP_HBMVIP_7.xci",
        "inst_hier_path": "HBMVIP6",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_06_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_7",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_7/MemoryInterfacesVIP_HBM_00_AXI_Engine_7.xci",
        "inst_hier_path": "HBM_06_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP7": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_8",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_8/MemoryInterfacesVIP_HBMVIP_8.xci",
        "inst_hier_path": "HBMVIP7",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_07_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_8",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_8/MemoryInterfacesVIP_HBM_00_AXI_Engine_8.xci",
        "inst_hier_path": "HBM_07_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP8": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_9",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_9/MemoryInterfacesVIP_HBMVIP_9.xci",
        "inst_hier_path": "HBMVIP8",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_08_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_9",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_9/MemoryInterfacesVIP_HBM_00_AXI_Engine_9.xci",
        "inst_hier_path": "HBM_08_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP9": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_10",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_10/MemoryInterfacesVIP_HBMVIP_10.xci",
        "inst_hier_path": "HBMVIP9",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_09_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_10",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_10/MemoryInterfacesVIP_HBM_00_AXI_Engine_10.xci",
        "inst_hier_path": "HBM_09_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP10": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_11",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_11/MemoryInterfacesVIP_HBMVIP_11.xci",
        "inst_hier_path": "HBMVIP10",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_10_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_11",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_11/MemoryInterfacesVIP_HBM_00_AXI_Engine_11.xci",
        "inst_hier_path": "HBM_10_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP11": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP_12",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP_12/MemoryInterfacesVIP_HBMVIP_12.xci",
        "inst_hier_path": "HBMVIP11",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_11_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_12",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_12/MemoryInterfacesVIP_HBM_00_AXI_Engine_12.xci",
        "inst_hier_path": "HBM_11_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP12": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP0_0",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP0_0/MemoryInterfacesVIP_HBMVIP0_0.xci",
        "inst_hier_path": "HBMVIP12",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_12_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_13",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_13/MemoryInterfacesVIP_HBM_00_AXI_Engine_13.xci",
        "inst_hier_path": "HBM_12_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP13": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP0_1",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP0_1/MemoryInterfacesVIP_HBMVIP0_1.xci",
        "inst_hier_path": "HBMVIP13",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_13_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_14",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_14/MemoryInterfacesVIP_HBM_00_AXI_Engine_14.xci",
        "inst_hier_path": "HBM_13_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP14": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP0_2",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP0_2/MemoryInterfacesVIP_HBMVIP0_2.xci",
        "inst_hier_path": "HBMVIP14",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_14_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_15",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_15/MemoryInterfacesVIP_HBM_00_AXI_Engine_15.xci",
        "inst_hier_path": "HBM_14_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "HBMVIP15": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "MemoryInterfacesVIP_HBMVIP0_3",
        "xci_path": "ip/MemoryInterfacesVIP_HBMVIP0_3/MemoryInterfacesVIP_HBMVIP0_3.xci",
        "inst_hier_path": "HBMVIP15",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "33"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "HBM_15_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_HBM_00_AXI_Engine_16",
        "xci_path": "ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_16/MemoryInterfacesVIP_HBM_00_AXI_Engine_16.xci",
        "inst_hier_path": "HBM_15_AXI_Engine",
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      },
      "DDR_01_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_1",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_1/MemoryInterfacesVIP_DDR_00_AXI_Engine_1.xci",
        "inst_hier_path": "DDR_01_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_02_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_2",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_2/MemoryInterfacesVIP_DDR_00_AXI_Engine_2.xci",
        "inst_hier_path": "DDR_02_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_03_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_3",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_3/MemoryInterfacesVIP_DDR_00_AXI_Engine_3.xci",
        "inst_hier_path": "DDR_03_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "4"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_04_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_4",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_4/MemoryInterfacesVIP_DDR_00_AXI_Engine_4.xci",
        "inst_hier_path": "DDR_04_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_05_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_5",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_5/MemoryInterfacesVIP_DDR_00_AXI_Engine_5.xci",
        "inst_hier_path": "DDR_05_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "6"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_06_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_6",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_6/MemoryInterfacesVIP_DDR_00_AXI_Engine_6.xci",
        "inst_hier_path": "DDR_06_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "7"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_07_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_7",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_7/MemoryInterfacesVIP_DDR_00_AXI_Engine_7.xci",
        "inst_hier_path": "DDR_07_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "8"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_08_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_8",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_8/MemoryInterfacesVIP_DDR_00_AXI_Engine_8.xci",
        "inst_hier_path": "DDR_08_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "9"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_09_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_9",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_9/MemoryInterfacesVIP_DDR_00_AXI_Engine_9.xci",
        "inst_hier_path": "DDR_09_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "10"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_10_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_10",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_10/MemoryInterfacesVIP_DDR_00_AXI_Engine_10.xci",
        "inst_hier_path": "DDR_10_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "11"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_11_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_11",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_11/MemoryInterfacesVIP_DDR_00_AXI_Engine_11.xci",
        "inst_hier_path": "DDR_11_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "12"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_12_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_12",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_12/MemoryInterfacesVIP_DDR_00_AXI_Engine_12.xci",
        "inst_hier_path": "DDR_12_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "13"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_13_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_13",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_13/MemoryInterfacesVIP_DDR_00_AXI_Engine_13.xci",
        "inst_hier_path": "DDR_13_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "14"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_14_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_14",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_14/MemoryInterfacesVIP_DDR_00_AXI_Engine_14.xci",
        "inst_hier_path": "DDR_14_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "15"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "DDR_15_AXI_Engine": {
        "vlnv": "user.org:user:AXI_Engine:2.0",
        "xci_name": "MemoryInterfacesVIP_DDR_00_AXI_Engine_15",
        "xci_path": "ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_15/MemoryInterfacesVIP_DDR_00_AXI_Engine_15.xci",
        "inst_hier_path": "DDR_15_AXI_Engine",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "34"
          },
          "DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFF",
              "width": "34"
            },
            "parameters": {
              "master_id": {
                "value": "16"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "16G",
              "width": "34"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "MemoryInterfacesVIP_smartconnect_0_0",
        "xci_path": "ip/MemoryInterfacesVIP_smartconnect_0_0/MemoryInterfacesVIP_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S12_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S13_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S14_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S15_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "DDR_00_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_00_AXI_Engine/m_axi",
          "smartconnect_0/S00_AXI"
        ]
      },
      "DDR_01_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_01_AXI_Engine/m_axi",
          "smartconnect_0/S01_AXI"
        ]
      },
      "DDR_02_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_02_AXI_Engine/m_axi",
          "smartconnect_0/S02_AXI"
        ]
      },
      "DDR_03_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_03_AXI_Engine/m_axi",
          "smartconnect_0/S03_AXI"
        ]
      },
      "DDR_04_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_04_AXI_Engine/m_axi",
          "smartconnect_0/S04_AXI"
        ]
      },
      "DDR_05_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_05_AXI_Engine/m_axi",
          "smartconnect_0/S05_AXI"
        ]
      },
      "DDR_06_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_06_AXI_Engine/m_axi",
          "smartconnect_0/S06_AXI"
        ]
      },
      "DDR_07_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_07_AXI_Engine/m_axi",
          "smartconnect_0/S07_AXI"
        ]
      },
      "DDR_08_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_08_AXI_Engine/m_axi",
          "smartconnect_0/S08_AXI"
        ]
      },
      "DDR_09_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_09_AXI_Engine/m_axi",
          "smartconnect_0/S09_AXI"
        ]
      },
      "DDR_10_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_10_AXI_Engine/m_axi",
          "smartconnect_0/S10_AXI"
        ]
      },
      "DDR_11_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_11_AXI_Engine/m_axi",
          "smartconnect_0/S11_AXI"
        ]
      },
      "DDR_12_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_12_AXI_Engine/m_axi",
          "smartconnect_0/S12_AXI"
        ]
      },
      "DDR_13_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_13_AXI_Engine/m_axi",
          "smartconnect_0/S13_AXI"
        ]
      },
      "DDR_14_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_14_AXI_Engine/m_axi",
          "smartconnect_0/S14_AXI"
        ]
      },
      "DDR_15_AXI_Engine_m_axi": {
        "interface_ports": [
          "DDR_15_AXI_Engine/m_axi",
          "smartconnect_0/S15_AXI"
        ]
      },
      "HBM_00_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBM_00_AXI_Engine/m_axi",
          "HBMVIP0/S_AXI"
        ]
      },
      "HBM_01_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP1/S_AXI",
          "HBM_01_AXI_Engine/m_axi"
        ]
      },
      "HBM_02_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP2/S_AXI",
          "HBM_02_AXI_Engine/m_axi"
        ]
      },
      "HBM_03_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP3/S_AXI",
          "HBM_03_AXI_Engine/m_axi"
        ]
      },
      "HBM_04_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP4/S_AXI",
          "HBM_04_AXI_Engine/m_axi"
        ]
      },
      "HBM_05_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP5/S_AXI",
          "HBM_05_AXI_Engine/m_axi"
        ]
      },
      "HBM_06_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP6/S_AXI",
          "HBM_06_AXI_Engine/m_axi"
        ]
      },
      "HBM_07_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP7/S_AXI",
          "HBM_07_AXI_Engine/m_axi"
        ]
      },
      "HBM_08_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP8/S_AXI",
          "HBM_08_AXI_Engine/m_axi"
        ]
      },
      "HBM_09_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP9/S_AXI",
          "HBM_09_AXI_Engine/m_axi"
        ]
      },
      "HBM_10_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP10/S_AXI",
          "HBM_10_AXI_Engine/m_axi"
        ]
      },
      "HBM_11_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP11/S_AXI",
          "HBM_11_AXI_Engine/m_axi"
        ]
      },
      "HBM_12_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP12/S_AXI",
          "HBM_12_AXI_Engine/m_axi"
        ]
      },
      "HBM_13_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP13/S_AXI",
          "HBM_13_AXI_Engine/m_axi"
        ]
      },
      "HBM_14_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP14/S_AXI",
          "HBM_14_AXI_Engine/m_axi"
        ]
      },
      "HBM_15_AXI_Engine_m_axi": {
        "interface_ports": [
          "HBMVIP15/S_AXI",
          "HBM_15_AXI_Engine/m_axi"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "DDRVIP/S_AXI"
        ]
      }
    },
    "nets": {
      "DDR_00_AXI_Engine_end_rd": {
        "ports": [
          "DDR_00_AXI_Engine/end_rd",
          "DDR_00_end_read"
        ]
      },
      "DDR_00_AXI_Engine_end_wr": {
        "ports": [
          "DDR_00_AXI_Engine/end_wr",
          "DDR_00_end_write"
        ]
      },
      "DDR_00_AXI_Engine_read_data": {
        "ports": [
          "DDR_00_AXI_Engine/read_data",
          "DDR_00_read_data"
        ]
      },
      "DDR_00_AXI_Engine_read_ready": {
        "ports": [
          "DDR_00_AXI_Engine/read_ready",
          "DDR_00_read_ready"
        ]
      },
      "DDR_00_AXI_Engine_write_last": {
        "ports": [
          "DDR_00_AXI_Engine/write_last",
          "DDR_00_write_last"
        ]
      },
      "DDR_00_AXI_Engine_write_resp": {
        "ports": [
          "DDR_00_AXI_Engine/write_resp",
          "DDR_00_write_resp"
        ]
      },
      "DDR_00_rburst_1": {
        "ports": [
          "DDR_00_rburst",
          "DDR_00_AXI_Engine/rburst"
        ]
      },
      "DDR_00_read_addr_1": {
        "ports": [
          "DDR_00_read_addr",
          "DDR_00_AXI_Engine/read_addr"
        ]
      },
      "DDR_00_start_read_1": {
        "ports": [
          "DDR_00_start_read",
          "DDR_00_AXI_Engine/start_rd"
        ]
      },
      "DDR_00_start_write_1": {
        "ports": [
          "DDR_00_start_write",
          "DDR_00_AXI_Engine/start_wr"
        ]
      },
      "DDR_00_wburst_1": {
        "ports": [
          "DDR_00_wburst",
          "DDR_00_AXI_Engine/wburst"
        ]
      },
      "DDR_00_write_addr_1": {
        "ports": [
          "DDR_00_write_addr",
          "DDR_00_AXI_Engine/write_addr"
        ]
      },
      "DDR_00_write_data_1": {
        "ports": [
          "DDR_00_write_data",
          "DDR_00_AXI_Engine/write_data"
        ]
      },
      "DDR_00_write_ready_1": {
        "ports": [
          "DDR_00_write_ready",
          "DDR_00_AXI_Engine/write_ready"
        ]
      },
      "DDR_01_AXI_Engine_end_rd": {
        "ports": [
          "DDR_01_AXI_Engine/end_rd",
          "DDR_01_end_read"
        ]
      },
      "DDR_01_AXI_Engine_end_wr": {
        "ports": [
          "DDR_01_AXI_Engine/end_wr",
          "DDR_01_end_write"
        ]
      },
      "DDR_01_AXI_Engine_read_data": {
        "ports": [
          "DDR_01_AXI_Engine/read_data",
          "DDR_01_read_data"
        ]
      },
      "DDR_01_AXI_Engine_read_ready": {
        "ports": [
          "DDR_01_AXI_Engine/read_ready",
          "DDR_01_read_ready"
        ]
      },
      "DDR_01_AXI_Engine_write_last": {
        "ports": [
          "DDR_01_AXI_Engine/write_last",
          "DDR_01_write_last"
        ]
      },
      "DDR_01_AXI_Engine_write_resp": {
        "ports": [
          "DDR_01_AXI_Engine/write_resp",
          "DDR_01_write_resp"
        ]
      },
      "DDR_01_rburst_1": {
        "ports": [
          "DDR_01_rburst",
          "DDR_01_AXI_Engine/rburst"
        ]
      },
      "DDR_01_read_addr_1": {
        "ports": [
          "DDR_01_read_addr",
          "DDR_01_AXI_Engine/read_addr"
        ]
      },
      "DDR_01_start_read_1": {
        "ports": [
          "DDR_01_start_read",
          "DDR_01_AXI_Engine/start_rd"
        ]
      },
      "DDR_01_start_write_1": {
        "ports": [
          "DDR_01_start_write",
          "DDR_01_AXI_Engine/start_wr"
        ]
      },
      "DDR_01_wburst_1": {
        "ports": [
          "DDR_01_wburst",
          "DDR_01_AXI_Engine/wburst"
        ]
      },
      "DDR_01_write_addr_1": {
        "ports": [
          "DDR_01_write_addr",
          "DDR_01_AXI_Engine/write_addr"
        ]
      },
      "DDR_01_write_data_1": {
        "ports": [
          "DDR_01_write_data",
          "DDR_01_AXI_Engine/write_data"
        ]
      },
      "DDR_01_write_ready_1": {
        "ports": [
          "DDR_01_write_ready",
          "DDR_01_AXI_Engine/write_ready"
        ]
      },
      "DDR_02_AXI_Engine_end_rd": {
        "ports": [
          "DDR_02_AXI_Engine/end_rd",
          "DDR_02_end_read"
        ]
      },
      "DDR_02_AXI_Engine_end_wr": {
        "ports": [
          "DDR_02_AXI_Engine/end_wr",
          "DDR_02_end_write"
        ]
      },
      "DDR_02_AXI_Engine_read_data": {
        "ports": [
          "DDR_02_AXI_Engine/read_data",
          "DDR_02_read_data"
        ]
      },
      "DDR_02_AXI_Engine_read_ready": {
        "ports": [
          "DDR_02_AXI_Engine/read_ready",
          "DDR_02_read_ready"
        ]
      },
      "DDR_02_AXI_Engine_write_last": {
        "ports": [
          "DDR_02_AXI_Engine/write_last",
          "DDR_02_write_last"
        ]
      },
      "DDR_02_AXI_Engine_write_resp": {
        "ports": [
          "DDR_02_AXI_Engine/write_resp",
          "DDR_02_write_resp"
        ]
      },
      "DDR_02_rburst_1": {
        "ports": [
          "DDR_02_rburst",
          "DDR_02_AXI_Engine/rburst"
        ]
      },
      "DDR_02_read_addr_1": {
        "ports": [
          "DDR_02_read_addr",
          "DDR_02_AXI_Engine/read_addr"
        ]
      },
      "DDR_02_start_read_1": {
        "ports": [
          "DDR_02_start_read",
          "DDR_02_AXI_Engine/start_rd"
        ]
      },
      "DDR_02_start_write_1": {
        "ports": [
          "DDR_02_start_write",
          "DDR_02_AXI_Engine/start_wr"
        ]
      },
      "DDR_02_wburst_1": {
        "ports": [
          "DDR_02_wburst",
          "DDR_02_AXI_Engine/wburst"
        ]
      },
      "DDR_02_write_addr_1": {
        "ports": [
          "DDR_02_write_addr",
          "DDR_02_AXI_Engine/write_addr"
        ]
      },
      "DDR_02_write_data_1": {
        "ports": [
          "DDR_02_write_data",
          "DDR_02_AXI_Engine/write_data"
        ]
      },
      "DDR_02_write_ready_1": {
        "ports": [
          "DDR_02_write_ready",
          "DDR_02_AXI_Engine/write_ready"
        ]
      },
      "DDR_03_AXI_Engine_end_rd": {
        "ports": [
          "DDR_03_AXI_Engine/end_rd",
          "DDR_03_end_read"
        ]
      },
      "DDR_03_AXI_Engine_end_wr": {
        "ports": [
          "DDR_03_AXI_Engine/end_wr",
          "DDR_03_end_write"
        ]
      },
      "DDR_03_AXI_Engine_read_data": {
        "ports": [
          "DDR_03_AXI_Engine/read_data",
          "DDR_03_read_data"
        ]
      },
      "DDR_03_AXI_Engine_read_ready": {
        "ports": [
          "DDR_03_AXI_Engine/read_ready",
          "DDR_03_read_ready"
        ]
      },
      "DDR_03_AXI_Engine_write_last": {
        "ports": [
          "DDR_03_AXI_Engine/write_last",
          "DDR_03_write_last"
        ]
      },
      "DDR_03_AXI_Engine_write_resp": {
        "ports": [
          "DDR_03_AXI_Engine/write_resp",
          "DDR_03_write_resp"
        ]
      },
      "DDR_03_rburst_1": {
        "ports": [
          "DDR_03_rburst",
          "DDR_03_AXI_Engine/rburst"
        ]
      },
      "DDR_03_read_addr_1": {
        "ports": [
          "DDR_03_read_addr",
          "DDR_03_AXI_Engine/read_addr"
        ]
      },
      "DDR_03_start_read_1": {
        "ports": [
          "DDR_03_start_read",
          "DDR_03_AXI_Engine/start_rd"
        ]
      },
      "DDR_03_start_write_1": {
        "ports": [
          "DDR_03_start_write",
          "DDR_03_AXI_Engine/start_wr"
        ]
      },
      "DDR_03_wburst_1": {
        "ports": [
          "DDR_03_wburst",
          "DDR_03_AXI_Engine/wburst"
        ]
      },
      "DDR_03_write_addr_1": {
        "ports": [
          "DDR_03_write_addr",
          "DDR_03_AXI_Engine/write_addr"
        ]
      },
      "DDR_03_write_data_1": {
        "ports": [
          "DDR_03_write_data",
          "DDR_03_AXI_Engine/write_data"
        ]
      },
      "DDR_03_write_ready_1": {
        "ports": [
          "DDR_03_write_ready",
          "DDR_03_AXI_Engine/write_ready"
        ]
      },
      "DDR_04_AXI_Engine_end_rd": {
        "ports": [
          "DDR_04_AXI_Engine/end_rd",
          "DDR_04_end_read"
        ]
      },
      "DDR_04_AXI_Engine_end_wr": {
        "ports": [
          "DDR_04_AXI_Engine/end_wr",
          "DDR_04_end_write"
        ]
      },
      "DDR_04_AXI_Engine_read_data": {
        "ports": [
          "DDR_04_AXI_Engine/read_data",
          "DDR_04_read_data"
        ]
      },
      "DDR_04_AXI_Engine_read_ready": {
        "ports": [
          "DDR_04_AXI_Engine/read_ready",
          "DDR_04_read_ready"
        ]
      },
      "DDR_04_AXI_Engine_write_last": {
        "ports": [
          "DDR_04_AXI_Engine/write_last",
          "DDR_04_write_last"
        ]
      },
      "DDR_04_AXI_Engine_write_resp": {
        "ports": [
          "DDR_04_AXI_Engine/write_resp",
          "DDR_04_write_resp"
        ]
      },
      "DDR_04_rburst_1": {
        "ports": [
          "DDR_04_rburst",
          "DDR_04_AXI_Engine/rburst"
        ]
      },
      "DDR_04_read_addr_1": {
        "ports": [
          "DDR_04_read_addr",
          "DDR_04_AXI_Engine/read_addr"
        ]
      },
      "DDR_04_start_read_1": {
        "ports": [
          "DDR_04_start_read",
          "DDR_04_AXI_Engine/start_rd"
        ]
      },
      "DDR_04_start_write_1": {
        "ports": [
          "DDR_04_start_write",
          "DDR_04_AXI_Engine/start_wr"
        ]
      },
      "DDR_04_wburst_1": {
        "ports": [
          "DDR_04_wburst",
          "DDR_04_AXI_Engine/wburst"
        ]
      },
      "DDR_04_write_addr_1": {
        "ports": [
          "DDR_04_write_addr",
          "DDR_04_AXI_Engine/write_addr"
        ]
      },
      "DDR_04_write_data_1": {
        "ports": [
          "DDR_04_write_data",
          "DDR_04_AXI_Engine/write_data"
        ]
      },
      "DDR_04_write_ready_1": {
        "ports": [
          "DDR_04_write_ready",
          "DDR_04_AXI_Engine/write_ready"
        ]
      },
      "DDR_05_AXI_Engine_end_rd": {
        "ports": [
          "DDR_05_AXI_Engine/end_rd",
          "DDR_05_end_read"
        ]
      },
      "DDR_05_AXI_Engine_end_wr": {
        "ports": [
          "DDR_05_AXI_Engine/end_wr",
          "DDR_05_end_write"
        ]
      },
      "DDR_05_AXI_Engine_read_data": {
        "ports": [
          "DDR_05_AXI_Engine/read_data",
          "DDR_05_read_data"
        ]
      },
      "DDR_05_AXI_Engine_read_ready": {
        "ports": [
          "DDR_05_AXI_Engine/read_ready",
          "DDR_05_read_ready"
        ]
      },
      "DDR_05_AXI_Engine_write_last": {
        "ports": [
          "DDR_05_AXI_Engine/write_last",
          "DDR_05_write_last"
        ]
      },
      "DDR_05_AXI_Engine_write_resp": {
        "ports": [
          "DDR_05_AXI_Engine/write_resp",
          "DDR_05_write_resp"
        ]
      },
      "DDR_05_rburst_1": {
        "ports": [
          "DDR_05_rburst",
          "DDR_05_AXI_Engine/rburst"
        ]
      },
      "DDR_05_read_addr_1": {
        "ports": [
          "DDR_05_read_addr",
          "DDR_05_AXI_Engine/read_addr"
        ]
      },
      "DDR_05_start_read_1": {
        "ports": [
          "DDR_05_start_read",
          "DDR_05_AXI_Engine/start_rd"
        ]
      },
      "DDR_05_start_write_1": {
        "ports": [
          "DDR_05_start_write",
          "DDR_05_AXI_Engine/start_wr"
        ]
      },
      "DDR_05_wburst_1": {
        "ports": [
          "DDR_05_wburst",
          "DDR_05_AXI_Engine/wburst"
        ]
      },
      "DDR_05_write_addr_1": {
        "ports": [
          "DDR_05_write_addr",
          "DDR_05_AXI_Engine/write_addr"
        ]
      },
      "DDR_05_write_data_1": {
        "ports": [
          "DDR_05_write_data",
          "DDR_05_AXI_Engine/write_data"
        ]
      },
      "DDR_05_write_ready_1": {
        "ports": [
          "DDR_05_write_ready",
          "DDR_05_AXI_Engine/write_ready"
        ]
      },
      "DDR_06_AXI_Engine_end_rd": {
        "ports": [
          "DDR_06_AXI_Engine/end_rd",
          "DDR_06_end_read"
        ]
      },
      "DDR_06_AXI_Engine_end_wr": {
        "ports": [
          "DDR_06_AXI_Engine/end_wr",
          "DDR_06_end_write"
        ]
      },
      "DDR_06_AXI_Engine_read_data": {
        "ports": [
          "DDR_06_AXI_Engine/read_data",
          "DDR_06_read_data"
        ]
      },
      "DDR_06_AXI_Engine_read_ready": {
        "ports": [
          "DDR_06_AXI_Engine/read_ready",
          "DDR_06_read_ready"
        ]
      },
      "DDR_06_AXI_Engine_write_last": {
        "ports": [
          "DDR_06_AXI_Engine/write_last",
          "DDR_06_write_last"
        ]
      },
      "DDR_06_AXI_Engine_write_resp": {
        "ports": [
          "DDR_06_AXI_Engine/write_resp",
          "DDR_06_write_resp"
        ]
      },
      "DDR_06_rburst_1": {
        "ports": [
          "DDR_06_rburst",
          "DDR_06_AXI_Engine/rburst"
        ]
      },
      "DDR_06_read_addr_1": {
        "ports": [
          "DDR_06_read_addr",
          "DDR_06_AXI_Engine/read_addr"
        ]
      },
      "DDR_06_start_read_1": {
        "ports": [
          "DDR_06_start_read",
          "DDR_06_AXI_Engine/start_rd"
        ]
      },
      "DDR_06_start_write_1": {
        "ports": [
          "DDR_06_start_write",
          "DDR_06_AXI_Engine/start_wr"
        ]
      },
      "DDR_06_wburst_1": {
        "ports": [
          "DDR_06_wburst",
          "DDR_06_AXI_Engine/wburst"
        ]
      },
      "DDR_06_write_addr_1": {
        "ports": [
          "DDR_06_write_addr",
          "DDR_06_AXI_Engine/write_addr"
        ]
      },
      "DDR_06_write_data_1": {
        "ports": [
          "DDR_06_write_data",
          "DDR_06_AXI_Engine/write_data"
        ]
      },
      "DDR_06_write_ready_1": {
        "ports": [
          "DDR_06_write_ready",
          "DDR_06_AXI_Engine/write_ready"
        ]
      },
      "DDR_07_AXI_Engine_end_rd": {
        "ports": [
          "DDR_07_AXI_Engine/end_rd",
          "DDR_07_end_read"
        ]
      },
      "DDR_07_AXI_Engine_end_wr": {
        "ports": [
          "DDR_07_AXI_Engine/end_wr",
          "DDR_07_end_write"
        ]
      },
      "DDR_07_AXI_Engine_read_data": {
        "ports": [
          "DDR_07_AXI_Engine/read_data",
          "DDR_07_read_data"
        ]
      },
      "DDR_07_AXI_Engine_read_ready": {
        "ports": [
          "DDR_07_AXI_Engine/read_ready",
          "DDR_07_read_ready"
        ]
      },
      "DDR_07_AXI_Engine_write_last": {
        "ports": [
          "DDR_07_AXI_Engine/write_last",
          "DDR_07_write_last"
        ]
      },
      "DDR_07_AXI_Engine_write_resp": {
        "ports": [
          "DDR_07_AXI_Engine/write_resp",
          "DDR_07_write_resp"
        ]
      },
      "DDR_07_rburst_1": {
        "ports": [
          "DDR_07_rburst",
          "DDR_07_AXI_Engine/rburst"
        ]
      },
      "DDR_07_read_addr_1": {
        "ports": [
          "DDR_07_read_addr",
          "DDR_07_AXI_Engine/read_addr"
        ]
      },
      "DDR_07_start_read_1": {
        "ports": [
          "DDR_07_start_read",
          "DDR_07_AXI_Engine/start_rd"
        ]
      },
      "DDR_07_start_write_1": {
        "ports": [
          "DDR_07_start_write",
          "DDR_07_AXI_Engine/start_wr"
        ]
      },
      "DDR_07_wburst_1": {
        "ports": [
          "DDR_07_wburst",
          "DDR_07_AXI_Engine/wburst"
        ]
      },
      "DDR_07_write_addr_1": {
        "ports": [
          "DDR_07_write_addr",
          "DDR_07_AXI_Engine/write_addr"
        ]
      },
      "DDR_07_write_data_1": {
        "ports": [
          "DDR_07_write_data",
          "DDR_07_AXI_Engine/write_data"
        ]
      },
      "DDR_07_write_ready_1": {
        "ports": [
          "DDR_07_write_ready",
          "DDR_07_AXI_Engine/write_ready"
        ]
      },
      "DDR_08_AXI_Engine_end_rd": {
        "ports": [
          "DDR_08_AXI_Engine/end_rd",
          "DDR_08_end_read"
        ]
      },
      "DDR_08_AXI_Engine_end_wr": {
        "ports": [
          "DDR_08_AXI_Engine/end_wr",
          "DDR_08_end_write"
        ]
      },
      "DDR_08_AXI_Engine_read_data": {
        "ports": [
          "DDR_08_AXI_Engine/read_data",
          "DDR_08_read_data"
        ]
      },
      "DDR_08_AXI_Engine_read_ready": {
        "ports": [
          "DDR_08_AXI_Engine/read_ready",
          "DDR_08_read_ready"
        ]
      },
      "DDR_08_AXI_Engine_write_last": {
        "ports": [
          "DDR_08_AXI_Engine/write_last",
          "DDR_08_write_last"
        ]
      },
      "DDR_08_AXI_Engine_write_resp": {
        "ports": [
          "DDR_08_AXI_Engine/write_resp",
          "DDR_08_write_resp"
        ]
      },
      "DDR_08_rburst_1": {
        "ports": [
          "DDR_08_rburst",
          "DDR_08_AXI_Engine/rburst"
        ]
      },
      "DDR_08_read_addr_1": {
        "ports": [
          "DDR_08_read_addr",
          "DDR_08_AXI_Engine/read_addr"
        ]
      },
      "DDR_08_start_read_1": {
        "ports": [
          "DDR_08_start_read",
          "DDR_08_AXI_Engine/start_rd"
        ]
      },
      "DDR_08_start_write_1": {
        "ports": [
          "DDR_08_start_write",
          "DDR_08_AXI_Engine/start_wr"
        ]
      },
      "DDR_08_wburst_1": {
        "ports": [
          "DDR_08_wburst",
          "DDR_08_AXI_Engine/wburst"
        ]
      },
      "DDR_08_write_addr_1": {
        "ports": [
          "DDR_08_write_addr",
          "DDR_08_AXI_Engine/write_addr"
        ]
      },
      "DDR_08_write_data_1": {
        "ports": [
          "DDR_08_write_data",
          "DDR_08_AXI_Engine/write_data"
        ]
      },
      "DDR_08_write_ready_1": {
        "ports": [
          "DDR_08_write_ready",
          "DDR_08_AXI_Engine/write_ready"
        ]
      },
      "DDR_09_AXI_Engine_end_rd": {
        "ports": [
          "DDR_09_AXI_Engine/end_rd",
          "DDR_09_end_read"
        ]
      },
      "DDR_09_AXI_Engine_end_wr": {
        "ports": [
          "DDR_09_AXI_Engine/end_wr",
          "DDR_09_end_write"
        ]
      },
      "DDR_09_AXI_Engine_read_data": {
        "ports": [
          "DDR_09_AXI_Engine/read_data",
          "DDR_09_read_data"
        ]
      },
      "DDR_09_AXI_Engine_read_ready": {
        "ports": [
          "DDR_09_AXI_Engine/read_ready",
          "DDR_09_read_ready"
        ]
      },
      "DDR_09_AXI_Engine_write_last": {
        "ports": [
          "DDR_09_AXI_Engine/write_last",
          "DDR_09_write_last"
        ]
      },
      "DDR_09_AXI_Engine_write_resp": {
        "ports": [
          "DDR_09_AXI_Engine/write_resp",
          "DDR_09_write_resp"
        ]
      },
      "DDR_09_rburst_1": {
        "ports": [
          "DDR_09_rburst",
          "DDR_09_AXI_Engine/rburst"
        ]
      },
      "DDR_09_read_addr_1": {
        "ports": [
          "DDR_09_read_addr",
          "DDR_09_AXI_Engine/read_addr"
        ]
      },
      "DDR_09_start_read_1": {
        "ports": [
          "DDR_09_start_read",
          "DDR_09_AXI_Engine/start_rd"
        ]
      },
      "DDR_09_start_write_1": {
        "ports": [
          "DDR_09_start_write",
          "DDR_09_AXI_Engine/start_wr"
        ]
      },
      "DDR_09_wburst_1": {
        "ports": [
          "DDR_09_wburst",
          "DDR_09_AXI_Engine/wburst"
        ]
      },
      "DDR_09_write_addr_1": {
        "ports": [
          "DDR_09_write_addr",
          "DDR_09_AXI_Engine/write_addr"
        ]
      },
      "DDR_09_write_data_1": {
        "ports": [
          "DDR_09_write_data",
          "DDR_09_AXI_Engine/write_data"
        ]
      },
      "DDR_09_write_ready_1": {
        "ports": [
          "DDR_09_write_ready",
          "DDR_09_AXI_Engine/write_ready"
        ]
      },
      "DDR_10_AXI_Engine_end_rd": {
        "ports": [
          "DDR_10_AXI_Engine/end_rd",
          "DDR_10_end_read"
        ]
      },
      "DDR_10_AXI_Engine_end_wr": {
        "ports": [
          "DDR_10_AXI_Engine/end_wr",
          "DDR_10_end_write"
        ]
      },
      "DDR_10_AXI_Engine_read_data": {
        "ports": [
          "DDR_10_AXI_Engine/read_data",
          "DDR_10_read_data"
        ]
      },
      "DDR_10_AXI_Engine_read_ready": {
        "ports": [
          "DDR_10_AXI_Engine/read_ready",
          "DDR_10_read_ready"
        ]
      },
      "DDR_10_AXI_Engine_write_last": {
        "ports": [
          "DDR_10_AXI_Engine/write_last",
          "DDR_10_write_last"
        ]
      },
      "DDR_10_AXI_Engine_write_resp": {
        "ports": [
          "DDR_10_AXI_Engine/write_resp",
          "DDR_10_write_resp"
        ]
      },
      "DDR_10_rburst_1": {
        "ports": [
          "DDR_10_rburst",
          "DDR_10_AXI_Engine/rburst"
        ]
      },
      "DDR_10_read_addr_1": {
        "ports": [
          "DDR_10_read_addr",
          "DDR_10_AXI_Engine/read_addr"
        ]
      },
      "DDR_10_start_read_1": {
        "ports": [
          "DDR_10_start_read",
          "DDR_10_AXI_Engine/start_rd"
        ]
      },
      "DDR_10_start_write_1": {
        "ports": [
          "DDR_10_start_write",
          "DDR_10_AXI_Engine/start_wr"
        ]
      },
      "DDR_10_wburst_1": {
        "ports": [
          "DDR_10_wburst",
          "DDR_10_AXI_Engine/wburst"
        ]
      },
      "DDR_10_write_addr_1": {
        "ports": [
          "DDR_10_write_addr",
          "DDR_10_AXI_Engine/write_addr"
        ]
      },
      "DDR_10_write_data_1": {
        "ports": [
          "DDR_10_write_data",
          "DDR_10_AXI_Engine/write_data"
        ]
      },
      "DDR_10_write_ready_1": {
        "ports": [
          "DDR_10_write_ready",
          "DDR_10_AXI_Engine/write_ready"
        ]
      },
      "DDR_11_AXI_Engine_end_rd": {
        "ports": [
          "DDR_11_AXI_Engine/end_rd",
          "DDR_11_end_read"
        ]
      },
      "DDR_11_AXI_Engine_end_wr": {
        "ports": [
          "DDR_11_AXI_Engine/end_wr",
          "DDR_11_end_write"
        ]
      },
      "DDR_11_AXI_Engine_read_data": {
        "ports": [
          "DDR_11_AXI_Engine/read_data",
          "DDR_11_read_data"
        ]
      },
      "DDR_11_AXI_Engine_read_ready": {
        "ports": [
          "DDR_11_AXI_Engine/read_ready",
          "DDR_11_read_ready"
        ]
      },
      "DDR_11_AXI_Engine_write_last": {
        "ports": [
          "DDR_11_AXI_Engine/write_last",
          "DDR_11_write_last"
        ]
      },
      "DDR_11_AXI_Engine_write_resp": {
        "ports": [
          "DDR_11_AXI_Engine/write_resp",
          "DDR_11_write_resp"
        ]
      },
      "DDR_11_rburst_1": {
        "ports": [
          "DDR_11_rburst",
          "DDR_11_AXI_Engine/rburst"
        ]
      },
      "DDR_11_read_addr_1": {
        "ports": [
          "DDR_11_read_addr",
          "DDR_11_AXI_Engine/read_addr"
        ]
      },
      "DDR_11_start_read_1": {
        "ports": [
          "DDR_11_start_read",
          "DDR_11_AXI_Engine/start_rd"
        ]
      },
      "DDR_11_start_write_1": {
        "ports": [
          "DDR_11_start_write",
          "DDR_11_AXI_Engine/start_wr"
        ]
      },
      "DDR_11_wburst_1": {
        "ports": [
          "DDR_11_wburst",
          "DDR_11_AXI_Engine/wburst"
        ]
      },
      "DDR_11_write_addr_1": {
        "ports": [
          "DDR_11_write_addr",
          "DDR_11_AXI_Engine/write_addr"
        ]
      },
      "DDR_11_write_data_1": {
        "ports": [
          "DDR_11_write_data",
          "DDR_11_AXI_Engine/write_data"
        ]
      },
      "DDR_11_write_ready_1": {
        "ports": [
          "DDR_11_write_ready",
          "DDR_11_AXI_Engine/write_ready"
        ]
      },
      "DDR_12_AXI_Engine_end_rd": {
        "ports": [
          "DDR_12_AXI_Engine/end_rd",
          "DDR_12_end_read"
        ]
      },
      "DDR_12_AXI_Engine_end_wr": {
        "ports": [
          "DDR_12_AXI_Engine/end_wr",
          "DDR_12_end_write"
        ]
      },
      "DDR_12_AXI_Engine_read_data": {
        "ports": [
          "DDR_12_AXI_Engine/read_data",
          "DDR_12_read_data"
        ]
      },
      "DDR_12_AXI_Engine_read_ready": {
        "ports": [
          "DDR_12_AXI_Engine/read_ready",
          "DDR_12_read_ready"
        ]
      },
      "DDR_12_AXI_Engine_write_last": {
        "ports": [
          "DDR_12_AXI_Engine/write_last",
          "DDR_12_write_last"
        ]
      },
      "DDR_12_AXI_Engine_write_resp": {
        "ports": [
          "DDR_12_AXI_Engine/write_resp",
          "DDR_12_write_resp"
        ]
      },
      "DDR_12_rburst_1": {
        "ports": [
          "DDR_12_rburst",
          "DDR_12_AXI_Engine/rburst"
        ]
      },
      "DDR_12_read_addr_1": {
        "ports": [
          "DDR_12_read_addr",
          "DDR_12_AXI_Engine/read_addr"
        ]
      },
      "DDR_12_start_read_1": {
        "ports": [
          "DDR_12_start_read",
          "DDR_12_AXI_Engine/start_rd"
        ]
      },
      "DDR_12_start_write_1": {
        "ports": [
          "DDR_12_start_write",
          "DDR_12_AXI_Engine/start_wr"
        ]
      },
      "DDR_12_wburst_1": {
        "ports": [
          "DDR_12_wburst",
          "DDR_12_AXI_Engine/wburst"
        ]
      },
      "DDR_12_write_addr_1": {
        "ports": [
          "DDR_12_write_addr",
          "DDR_12_AXI_Engine/write_addr"
        ]
      },
      "DDR_12_write_data_1": {
        "ports": [
          "DDR_12_write_data",
          "DDR_12_AXI_Engine/write_data"
        ]
      },
      "DDR_12_write_ready_1": {
        "ports": [
          "DDR_12_write_ready",
          "DDR_12_AXI_Engine/write_ready"
        ]
      },
      "DDR_13_AXI_Engine_end_rd": {
        "ports": [
          "DDR_13_AXI_Engine/end_rd",
          "DDR_13_end_read"
        ]
      },
      "DDR_13_AXI_Engine_end_wr": {
        "ports": [
          "DDR_13_AXI_Engine/end_wr",
          "DDR_13_end_write"
        ]
      },
      "DDR_13_AXI_Engine_read_data": {
        "ports": [
          "DDR_13_AXI_Engine/read_data",
          "DDR_13_read_data"
        ]
      },
      "DDR_13_AXI_Engine_read_ready": {
        "ports": [
          "DDR_13_AXI_Engine/read_ready",
          "DDR_13_read_ready"
        ]
      },
      "DDR_13_AXI_Engine_write_last": {
        "ports": [
          "DDR_13_AXI_Engine/write_last",
          "DDR_13_write_last"
        ]
      },
      "DDR_13_AXI_Engine_write_resp": {
        "ports": [
          "DDR_13_AXI_Engine/write_resp",
          "DDR_13_write_resp"
        ]
      },
      "DDR_13_rburst_1": {
        "ports": [
          "DDR_13_rburst",
          "DDR_13_AXI_Engine/rburst"
        ]
      },
      "DDR_13_read_addr_1": {
        "ports": [
          "DDR_13_read_addr",
          "DDR_13_AXI_Engine/read_addr"
        ]
      },
      "DDR_13_start_read_1": {
        "ports": [
          "DDR_13_start_read",
          "DDR_13_AXI_Engine/start_rd"
        ]
      },
      "DDR_13_start_write_1": {
        "ports": [
          "DDR_13_start_write",
          "DDR_13_AXI_Engine/start_wr"
        ]
      },
      "DDR_13_wburst_1": {
        "ports": [
          "DDR_13_wburst",
          "DDR_13_AXI_Engine/wburst"
        ]
      },
      "DDR_13_write_addr_1": {
        "ports": [
          "DDR_13_write_addr",
          "DDR_13_AXI_Engine/write_addr"
        ]
      },
      "DDR_13_write_data_1": {
        "ports": [
          "DDR_13_write_data",
          "DDR_13_AXI_Engine/write_data"
        ]
      },
      "DDR_13_write_ready_1": {
        "ports": [
          "DDR_13_write_ready",
          "DDR_13_AXI_Engine/write_ready"
        ]
      },
      "DDR_14_AXI_Engine_end_rd": {
        "ports": [
          "DDR_14_AXI_Engine/end_rd",
          "DDR_14_end_read"
        ]
      },
      "DDR_14_AXI_Engine_end_wr": {
        "ports": [
          "DDR_14_AXI_Engine/end_wr",
          "DDR_14_end_write"
        ]
      },
      "DDR_14_AXI_Engine_read_data": {
        "ports": [
          "DDR_14_AXI_Engine/read_data",
          "DDR_14_read_data"
        ]
      },
      "DDR_14_AXI_Engine_read_ready": {
        "ports": [
          "DDR_14_AXI_Engine/read_ready",
          "DDR_14_read_ready"
        ]
      },
      "DDR_14_AXI_Engine_write_last": {
        "ports": [
          "DDR_14_AXI_Engine/write_last",
          "DDR_14_write_last"
        ]
      },
      "DDR_14_AXI_Engine_write_resp": {
        "ports": [
          "DDR_14_AXI_Engine/write_resp",
          "DDR_14_write_resp"
        ]
      },
      "DDR_14_rburst_1": {
        "ports": [
          "DDR_14_rburst",
          "DDR_14_AXI_Engine/rburst"
        ]
      },
      "DDR_14_read_addr_1": {
        "ports": [
          "DDR_14_read_addr",
          "DDR_14_AXI_Engine/read_addr"
        ]
      },
      "DDR_14_start_read_1": {
        "ports": [
          "DDR_14_start_read",
          "DDR_14_AXI_Engine/start_rd"
        ]
      },
      "DDR_14_start_write_1": {
        "ports": [
          "DDR_14_start_write",
          "DDR_14_AXI_Engine/start_wr"
        ]
      },
      "DDR_14_wburst_1": {
        "ports": [
          "DDR_14_wburst",
          "DDR_14_AXI_Engine/wburst"
        ]
      },
      "DDR_14_write_addr_1": {
        "ports": [
          "DDR_14_write_addr",
          "DDR_14_AXI_Engine/write_addr"
        ]
      },
      "DDR_14_write_data_1": {
        "ports": [
          "DDR_14_write_data",
          "DDR_14_AXI_Engine/write_data"
        ]
      },
      "DDR_14_write_ready_1": {
        "ports": [
          "DDR_14_write_ready",
          "DDR_14_AXI_Engine/write_ready"
        ]
      },
      "DDR_15_AXI_Engine_end_rd": {
        "ports": [
          "DDR_15_AXI_Engine/end_rd",
          "DDR_15_end_read"
        ]
      },
      "DDR_15_AXI_Engine_end_wr": {
        "ports": [
          "DDR_15_AXI_Engine/end_wr",
          "DDR_15_end_write"
        ]
      },
      "DDR_15_AXI_Engine_read_data": {
        "ports": [
          "DDR_15_AXI_Engine/read_data",
          "DDR_15_read_data"
        ]
      },
      "DDR_15_AXI_Engine_read_ready": {
        "ports": [
          "DDR_15_AXI_Engine/read_ready",
          "DDR_15_read_ready"
        ]
      },
      "DDR_15_AXI_Engine_write_last": {
        "ports": [
          "DDR_15_AXI_Engine/write_last",
          "DDR_15_write_last"
        ]
      },
      "DDR_15_AXI_Engine_write_resp": {
        "ports": [
          "DDR_15_AXI_Engine/write_resp",
          "DDR_15_write_resp"
        ]
      },
      "DDR_15_rburst_1": {
        "ports": [
          "DDR_15_rburst",
          "DDR_15_AXI_Engine/rburst"
        ]
      },
      "DDR_15_read_addr_1": {
        "ports": [
          "DDR_15_read_addr",
          "DDR_15_AXI_Engine/read_addr"
        ]
      },
      "DDR_15_start_read_1": {
        "ports": [
          "DDR_15_start_read",
          "DDR_15_AXI_Engine/start_rd"
        ]
      },
      "DDR_15_start_write_1": {
        "ports": [
          "DDR_15_start_write",
          "DDR_15_AXI_Engine/start_wr"
        ]
      },
      "DDR_15_wburst_1": {
        "ports": [
          "DDR_15_wburst",
          "DDR_15_AXI_Engine/wburst"
        ]
      },
      "DDR_15_write_addr_1": {
        "ports": [
          "DDR_15_write_addr",
          "DDR_15_AXI_Engine/write_addr"
        ]
      },
      "DDR_15_write_data_1": {
        "ports": [
          "DDR_15_write_data",
          "DDR_15_AXI_Engine/write_data"
        ]
      },
      "DDR_15_write_ready_1": {
        "ports": [
          "DDR_15_write_ready",
          "DDR_15_AXI_Engine/write_ready"
        ]
      },
      "HBM_00_ARESET_N_1": {
        "ports": [
          "HBM_00_ARESET_N",
          "HBMVIP0/aresetn",
          "DDRVIP/aresetn",
          "DDR_00_AXI_Engine/resetn",
          "HBM_00_AXI_Engine/resetn",
          "DDR_01_AXI_Engine/resetn",
          "DDR_02_AXI_Engine/resetn",
          "DDR_03_AXI_Engine/resetn",
          "DDR_04_AXI_Engine/resetn",
          "DDR_05_AXI_Engine/resetn",
          "DDR_06_AXI_Engine/resetn",
          "DDR_07_AXI_Engine/resetn",
          "DDR_08_AXI_Engine/resetn",
          "DDR_09_AXI_Engine/resetn",
          "DDR_10_AXI_Engine/resetn",
          "DDR_11_AXI_Engine/resetn",
          "DDR_12_AXI_Engine/resetn",
          "DDR_13_AXI_Engine/resetn",
          "DDR_14_AXI_Engine/resetn",
          "DDR_15_AXI_Engine/resetn",
          "HBM_01_AXI_Engine/resetn",
          "HBMVIP1/aresetn",
          "HBM_02_AXI_Engine/resetn",
          "HBMVIP2/aresetn",
          "HBM_03_AXI_Engine/resetn",
          "HBMVIP3/aresetn",
          "HBM_04_AXI_Engine/resetn",
          "HBMVIP4/aresetn",
          "HBM_05_AXI_Engine/resetn",
          "HBMVIP5/aresetn",
          "HBM_06_AXI_Engine/resetn",
          "HBMVIP6/aresetn",
          "HBM_07_AXI_Engine/resetn",
          "HBMVIP7/aresetn",
          "HBM_08_AXI_Engine/resetn",
          "HBMVIP8/aresetn",
          "HBM_09_AXI_Engine/resetn",
          "HBMVIP9/aresetn",
          "HBM_10_AXI_Engine/resetn",
          "HBMVIP10/aresetn",
          "HBM_11_AXI_Engine/resetn",
          "HBMVIP11/aresetn",
          "HBM_12_AXI_Engine/resetn",
          "HBMVIP12/aresetn",
          "HBM_13_AXI_Engine/resetn",
          "HBMVIP13/aresetn",
          "HBM_14_AXI_Engine/resetn",
          "HBMVIP14/aresetn",
          "HBM_15_AXI_Engine/resetn",
          "HBMVIP15/aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "HBM_00_AXI_Engine_end_rd": {
        "ports": [
          "HBM_00_AXI_Engine/end_rd",
          "HBM_00_end_read"
        ]
      },
      "HBM_00_AXI_Engine_end_wr": {
        "ports": [
          "HBM_00_AXI_Engine/end_wr",
          "HBM_00_end_write"
        ]
      },
      "HBM_00_AXI_Engine_read_data": {
        "ports": [
          "HBM_00_AXI_Engine/read_data",
          "HBM_00_read_data"
        ]
      },
      "HBM_00_AXI_Engine_read_ready": {
        "ports": [
          "HBM_00_AXI_Engine/read_ready",
          "HBM_00_read_ready"
        ]
      },
      "HBM_00_AXI_Engine_write_last": {
        "ports": [
          "HBM_00_AXI_Engine/write_last",
          "HBM_00_write_last"
        ]
      },
      "HBM_00_AXI_Engine_write_resp": {
        "ports": [
          "HBM_00_AXI_Engine/write_resp",
          "HBM_00_write_resp"
        ]
      },
      "HBM_00_rburst_1": {
        "ports": [
          "HBM_00_rburst",
          "HBM_00_AXI_Engine/rburst"
        ]
      },
      "HBM_00_read_addr_1": {
        "ports": [
          "HBM_00_read_addr",
          "HBM_00_AXI_Engine/read_addr"
        ]
      },
      "HBM_00_start_read_1": {
        "ports": [
          "HBM_00_start_read",
          "HBM_00_AXI_Engine/start_rd"
        ]
      },
      "HBM_00_start_write_1": {
        "ports": [
          "HBM_00_start_write",
          "HBM_00_AXI_Engine/start_wr"
        ]
      },
      "HBM_00_wburst_1": {
        "ports": [
          "HBM_00_wburst",
          "HBM_00_AXI_Engine/wburst"
        ]
      },
      "HBM_00_write_addr_1": {
        "ports": [
          "HBM_00_write_addr",
          "HBM_00_AXI_Engine/write_addr"
        ]
      },
      "HBM_00_write_data_1": {
        "ports": [
          "HBM_00_write_data",
          "HBM_00_AXI_Engine/write_data"
        ]
      },
      "HBM_00_write_ready_1": {
        "ports": [
          "HBM_00_write_ready",
          "HBM_00_AXI_Engine/write_ready"
        ]
      },
      "HBM_01_AXI_Engine_end_rd": {
        "ports": [
          "HBM_01_AXI_Engine/end_rd",
          "HBM_01_end_read"
        ]
      },
      "HBM_01_AXI_Engine_end_wr": {
        "ports": [
          "HBM_01_AXI_Engine/end_wr",
          "HBM_01_end_write"
        ]
      },
      "HBM_01_AXI_Engine_read_data": {
        "ports": [
          "HBM_01_AXI_Engine/read_data",
          "HBM_01_read_data"
        ]
      },
      "HBM_01_AXI_Engine_read_ready": {
        "ports": [
          "HBM_01_AXI_Engine/read_ready",
          "HBM_01_read_ready"
        ]
      },
      "HBM_01_AXI_Engine_write_last": {
        "ports": [
          "HBM_01_AXI_Engine/write_last",
          "HBM_01_write_last"
        ]
      },
      "HBM_01_AXI_Engine_write_resp": {
        "ports": [
          "HBM_01_AXI_Engine/write_resp",
          "HBM_01_write_resp"
        ]
      },
      "HBM_01_rburst_1": {
        "ports": [
          "HBM_01_rburst",
          "HBM_01_AXI_Engine/rburst"
        ]
      },
      "HBM_01_read_addr_1": {
        "ports": [
          "HBM_01_read_addr",
          "HBM_01_AXI_Engine/read_addr"
        ]
      },
      "HBM_01_start_read_1": {
        "ports": [
          "HBM_01_start_read",
          "HBM_01_AXI_Engine/start_rd"
        ]
      },
      "HBM_01_start_write_1": {
        "ports": [
          "HBM_01_start_write",
          "HBM_01_AXI_Engine/start_wr"
        ]
      },
      "HBM_01_wburst_1": {
        "ports": [
          "HBM_01_wburst",
          "HBM_01_AXI_Engine/wburst"
        ]
      },
      "HBM_01_write_addr_1": {
        "ports": [
          "HBM_01_write_addr",
          "HBM_01_AXI_Engine/write_addr"
        ]
      },
      "HBM_01_write_data_1": {
        "ports": [
          "HBM_01_write_data",
          "HBM_01_AXI_Engine/write_data"
        ]
      },
      "HBM_01_write_ready_1": {
        "ports": [
          "HBM_01_write_ready",
          "HBM_01_AXI_Engine/write_ready"
        ]
      },
      "HBM_02_AXI_Engine_end_rd": {
        "ports": [
          "HBM_02_AXI_Engine/end_rd",
          "HBM_02_end_read"
        ]
      },
      "HBM_02_AXI_Engine_end_wr": {
        "ports": [
          "HBM_02_AXI_Engine/end_wr",
          "HBM_02_end_write"
        ]
      },
      "HBM_02_AXI_Engine_read_data": {
        "ports": [
          "HBM_02_AXI_Engine/read_data",
          "HBM_02_read_data"
        ]
      },
      "HBM_02_AXI_Engine_read_ready": {
        "ports": [
          "HBM_02_AXI_Engine/read_ready",
          "HBM_02_read_ready"
        ]
      },
      "HBM_02_AXI_Engine_write_last": {
        "ports": [
          "HBM_02_AXI_Engine/write_last",
          "HBM_02_write_last"
        ]
      },
      "HBM_02_AXI_Engine_write_resp": {
        "ports": [
          "HBM_02_AXI_Engine/write_resp",
          "HBM_02_write_resp"
        ]
      },
      "HBM_02_rburst_1": {
        "ports": [
          "HBM_02_rburst",
          "HBM_02_AXI_Engine/rburst"
        ]
      },
      "HBM_02_read_addr_1": {
        "ports": [
          "HBM_02_read_addr",
          "HBM_02_AXI_Engine/read_addr"
        ]
      },
      "HBM_02_start_read_1": {
        "ports": [
          "HBM_02_start_read",
          "HBM_02_AXI_Engine/start_rd"
        ]
      },
      "HBM_02_start_write_1": {
        "ports": [
          "HBM_02_start_write",
          "HBM_02_AXI_Engine/start_wr"
        ]
      },
      "HBM_02_wburst_1": {
        "ports": [
          "HBM_02_wburst",
          "HBM_02_AXI_Engine/wburst"
        ]
      },
      "HBM_02_write_addr_1": {
        "ports": [
          "HBM_02_write_addr",
          "HBM_02_AXI_Engine/write_addr"
        ]
      },
      "HBM_02_write_data_1": {
        "ports": [
          "HBM_02_write_data",
          "HBM_02_AXI_Engine/write_data"
        ]
      },
      "HBM_02_write_ready_1": {
        "ports": [
          "HBM_02_write_ready",
          "HBM_02_AXI_Engine/write_ready"
        ]
      },
      "HBM_03_AXI_Engine_end_rd": {
        "ports": [
          "HBM_03_AXI_Engine/end_rd",
          "HBM_03_end_read"
        ]
      },
      "HBM_03_AXI_Engine_end_wr": {
        "ports": [
          "HBM_03_AXI_Engine/end_wr",
          "HBM_03_end_write"
        ]
      },
      "HBM_03_AXI_Engine_read_data": {
        "ports": [
          "HBM_03_AXI_Engine/read_data",
          "HBM_03_read_data"
        ]
      },
      "HBM_03_AXI_Engine_read_ready": {
        "ports": [
          "HBM_03_AXI_Engine/read_ready",
          "HBM_03_read_ready"
        ]
      },
      "HBM_03_AXI_Engine_write_last": {
        "ports": [
          "HBM_03_AXI_Engine/write_last",
          "HBM_03_write_last"
        ]
      },
      "HBM_03_AXI_Engine_write_resp": {
        "ports": [
          "HBM_03_AXI_Engine/write_resp",
          "HBM_03_write_resp"
        ]
      },
      "HBM_03_rburst_1": {
        "ports": [
          "HBM_03_rburst",
          "HBM_03_AXI_Engine/rburst"
        ]
      },
      "HBM_03_read_addr_1": {
        "ports": [
          "HBM_03_read_addr",
          "HBM_03_AXI_Engine/read_addr"
        ]
      },
      "HBM_03_start_read_1": {
        "ports": [
          "HBM_03_start_read",
          "HBM_03_AXI_Engine/start_rd"
        ]
      },
      "HBM_03_start_write_1": {
        "ports": [
          "HBM_03_start_write",
          "HBM_03_AXI_Engine/start_wr"
        ]
      },
      "HBM_03_wburst_1": {
        "ports": [
          "HBM_03_wburst",
          "HBM_03_AXI_Engine/wburst"
        ]
      },
      "HBM_03_write_addr_1": {
        "ports": [
          "HBM_03_write_addr",
          "HBM_03_AXI_Engine/write_addr"
        ]
      },
      "HBM_03_write_data_1": {
        "ports": [
          "HBM_03_write_data",
          "HBM_03_AXI_Engine/write_data"
        ]
      },
      "HBM_03_write_ready_1": {
        "ports": [
          "HBM_03_write_ready",
          "HBM_03_AXI_Engine/write_ready"
        ]
      },
      "HBM_04_AXI_Engine_end_rd": {
        "ports": [
          "HBM_04_AXI_Engine/end_rd",
          "HBM_04_end_read"
        ]
      },
      "HBM_04_AXI_Engine_end_wr": {
        "ports": [
          "HBM_04_AXI_Engine/end_wr",
          "HBM_04_end_write"
        ]
      },
      "HBM_04_AXI_Engine_read_data": {
        "ports": [
          "HBM_04_AXI_Engine/read_data",
          "HBM_04_read_data"
        ]
      },
      "HBM_04_AXI_Engine_read_ready": {
        "ports": [
          "HBM_04_AXI_Engine/read_ready",
          "HBM_04_read_ready"
        ]
      },
      "HBM_04_AXI_Engine_write_last": {
        "ports": [
          "HBM_04_AXI_Engine/write_last",
          "HBM_04_write_last"
        ]
      },
      "HBM_04_AXI_Engine_write_resp": {
        "ports": [
          "HBM_04_AXI_Engine/write_resp",
          "HBM_04_write_resp"
        ]
      },
      "HBM_04_rburst_1": {
        "ports": [
          "HBM_04_rburst",
          "HBM_04_AXI_Engine/rburst"
        ]
      },
      "HBM_04_read_addr_1": {
        "ports": [
          "HBM_04_read_addr",
          "HBM_04_AXI_Engine/read_addr"
        ]
      },
      "HBM_04_start_read_1": {
        "ports": [
          "HBM_04_start_read",
          "HBM_04_AXI_Engine/start_rd"
        ]
      },
      "HBM_04_start_write_1": {
        "ports": [
          "HBM_04_start_write",
          "HBM_04_AXI_Engine/start_wr"
        ]
      },
      "HBM_04_wburst_1": {
        "ports": [
          "HBM_04_wburst",
          "HBM_04_AXI_Engine/wburst"
        ]
      },
      "HBM_04_write_addr_1": {
        "ports": [
          "HBM_04_write_addr",
          "HBM_04_AXI_Engine/write_addr"
        ]
      },
      "HBM_04_write_data_1": {
        "ports": [
          "HBM_04_write_data",
          "HBM_04_AXI_Engine/write_data"
        ]
      },
      "HBM_04_write_ready_1": {
        "ports": [
          "HBM_04_write_ready",
          "HBM_04_AXI_Engine/write_ready"
        ]
      },
      "HBM_05_AXI_Engine_end_rd": {
        "ports": [
          "HBM_05_AXI_Engine/end_rd",
          "HBM_05_end_read"
        ]
      },
      "HBM_05_AXI_Engine_end_wr": {
        "ports": [
          "HBM_05_AXI_Engine/end_wr",
          "HBM_05_end_write"
        ]
      },
      "HBM_05_AXI_Engine_read_data": {
        "ports": [
          "HBM_05_AXI_Engine/read_data",
          "HBM_05_read_data"
        ]
      },
      "HBM_05_AXI_Engine_read_ready": {
        "ports": [
          "HBM_05_AXI_Engine/read_ready",
          "HBM_05_read_ready"
        ]
      },
      "HBM_05_AXI_Engine_write_last": {
        "ports": [
          "HBM_05_AXI_Engine/write_last",
          "HBM_05_write_last"
        ]
      },
      "HBM_05_AXI_Engine_write_resp": {
        "ports": [
          "HBM_05_AXI_Engine/write_resp",
          "HBM_05_write_resp"
        ]
      },
      "HBM_05_rburst_1": {
        "ports": [
          "HBM_05_rburst",
          "HBM_05_AXI_Engine/rburst"
        ]
      },
      "HBM_05_read_addr_1": {
        "ports": [
          "HBM_05_read_addr",
          "HBM_05_AXI_Engine/read_addr"
        ]
      },
      "HBM_05_start_read_1": {
        "ports": [
          "HBM_05_start_read",
          "HBM_05_AXI_Engine/start_rd"
        ]
      },
      "HBM_05_start_write_1": {
        "ports": [
          "HBM_05_start_write",
          "HBM_05_AXI_Engine/start_wr"
        ]
      },
      "HBM_05_wburst_1": {
        "ports": [
          "HBM_05_wburst",
          "HBM_05_AXI_Engine/wburst"
        ]
      },
      "HBM_05_write_addr_1": {
        "ports": [
          "HBM_05_write_addr",
          "HBM_05_AXI_Engine/write_addr"
        ]
      },
      "HBM_05_write_data_1": {
        "ports": [
          "HBM_05_write_data",
          "HBM_05_AXI_Engine/write_data"
        ]
      },
      "HBM_05_write_ready_1": {
        "ports": [
          "HBM_05_write_ready",
          "HBM_05_AXI_Engine/write_ready"
        ]
      },
      "HBM_06_AXI_Engine_end_rd": {
        "ports": [
          "HBM_06_AXI_Engine/end_rd",
          "HBM_06_end_read"
        ]
      },
      "HBM_06_AXI_Engine_end_wr": {
        "ports": [
          "HBM_06_AXI_Engine/end_wr",
          "HBM_06_end_write"
        ]
      },
      "HBM_06_AXI_Engine_read_data": {
        "ports": [
          "HBM_06_AXI_Engine/read_data",
          "HBM_06_read_data"
        ]
      },
      "HBM_06_AXI_Engine_read_ready": {
        "ports": [
          "HBM_06_AXI_Engine/read_ready",
          "HBM_06_read_ready"
        ]
      },
      "HBM_06_AXI_Engine_write_last": {
        "ports": [
          "HBM_06_AXI_Engine/write_last",
          "HBM_06_write_last"
        ]
      },
      "HBM_06_AXI_Engine_write_resp": {
        "ports": [
          "HBM_06_AXI_Engine/write_resp",
          "HBM_06_write_resp"
        ]
      },
      "HBM_06_rburst_1": {
        "ports": [
          "HBM_06_rburst",
          "HBM_06_AXI_Engine/rburst"
        ]
      },
      "HBM_06_read_addr_1": {
        "ports": [
          "HBM_06_read_addr",
          "HBM_06_AXI_Engine/read_addr"
        ]
      },
      "HBM_06_start_read_1": {
        "ports": [
          "HBM_06_start_read",
          "HBM_06_AXI_Engine/start_rd"
        ]
      },
      "HBM_06_start_write_1": {
        "ports": [
          "HBM_06_start_write",
          "HBM_06_AXI_Engine/start_wr"
        ]
      },
      "HBM_06_wburst_1": {
        "ports": [
          "HBM_06_wburst",
          "HBM_06_AXI_Engine/wburst"
        ]
      },
      "HBM_06_write_addr_1": {
        "ports": [
          "HBM_06_write_addr",
          "HBM_06_AXI_Engine/write_addr"
        ]
      },
      "HBM_06_write_data_1": {
        "ports": [
          "HBM_06_write_data",
          "HBM_06_AXI_Engine/write_data"
        ]
      },
      "HBM_06_write_ready_1": {
        "ports": [
          "HBM_06_write_ready",
          "HBM_06_AXI_Engine/write_ready"
        ]
      },
      "HBM_07_AXI_Engine_end_rd": {
        "ports": [
          "HBM_07_AXI_Engine/end_rd",
          "HBM_07_end_read"
        ]
      },
      "HBM_07_AXI_Engine_end_wr": {
        "ports": [
          "HBM_07_AXI_Engine/end_wr",
          "HBM_07_end_write"
        ]
      },
      "HBM_07_AXI_Engine_read_data": {
        "ports": [
          "HBM_07_AXI_Engine/read_data",
          "HBM_07_read_data"
        ]
      },
      "HBM_07_AXI_Engine_read_ready": {
        "ports": [
          "HBM_07_AXI_Engine/read_ready",
          "HBM_07_read_ready"
        ]
      },
      "HBM_07_AXI_Engine_write_last": {
        "ports": [
          "HBM_07_AXI_Engine/write_last",
          "HBM_07_write_last"
        ]
      },
      "HBM_07_AXI_Engine_write_resp": {
        "ports": [
          "HBM_07_AXI_Engine/write_resp",
          "HBM_07_write_resp"
        ]
      },
      "HBM_07_rburst_1": {
        "ports": [
          "HBM_07_rburst",
          "HBM_07_AXI_Engine/rburst"
        ]
      },
      "HBM_07_read_addr_1": {
        "ports": [
          "HBM_07_read_addr",
          "HBM_07_AXI_Engine/read_addr"
        ]
      },
      "HBM_07_start_read_1": {
        "ports": [
          "HBM_07_start_read",
          "HBM_07_AXI_Engine/start_rd"
        ]
      },
      "HBM_07_start_write_1": {
        "ports": [
          "HBM_07_start_write",
          "HBM_07_AXI_Engine/start_wr"
        ]
      },
      "HBM_07_wburst_1": {
        "ports": [
          "HBM_07_wburst",
          "HBM_07_AXI_Engine/wburst"
        ]
      },
      "HBM_07_write_addr_1": {
        "ports": [
          "HBM_07_write_addr",
          "HBM_07_AXI_Engine/write_addr"
        ]
      },
      "HBM_07_write_data_1": {
        "ports": [
          "HBM_07_write_data",
          "HBM_07_AXI_Engine/write_data"
        ]
      },
      "HBM_07_write_ready_1": {
        "ports": [
          "HBM_07_write_ready",
          "HBM_07_AXI_Engine/write_ready"
        ]
      },
      "HBM_08_AXI_Engine_end_rd": {
        "ports": [
          "HBM_08_AXI_Engine/end_rd",
          "HBM_08_end_read"
        ]
      },
      "HBM_08_AXI_Engine_end_wr": {
        "ports": [
          "HBM_08_AXI_Engine/end_wr",
          "HBM_08_end_write"
        ]
      },
      "HBM_08_AXI_Engine_read_data": {
        "ports": [
          "HBM_08_AXI_Engine/read_data",
          "HBM_08_read_data"
        ]
      },
      "HBM_08_AXI_Engine_read_ready": {
        "ports": [
          "HBM_08_AXI_Engine/read_ready",
          "HBM_08_read_ready"
        ]
      },
      "HBM_08_AXI_Engine_write_last": {
        "ports": [
          "HBM_08_AXI_Engine/write_last",
          "HBM_08_write_last"
        ]
      },
      "HBM_08_AXI_Engine_write_resp": {
        "ports": [
          "HBM_08_AXI_Engine/write_resp",
          "HBM_08_write_resp"
        ]
      },
      "HBM_08_rburst_1": {
        "ports": [
          "HBM_08_rburst",
          "HBM_08_AXI_Engine/rburst"
        ]
      },
      "HBM_08_read_addr_1": {
        "ports": [
          "HBM_08_read_addr",
          "HBM_08_AXI_Engine/read_addr"
        ]
      },
      "HBM_08_start_read_1": {
        "ports": [
          "HBM_08_start_read",
          "HBM_08_AXI_Engine/start_rd"
        ]
      },
      "HBM_08_start_write_1": {
        "ports": [
          "HBM_08_start_write",
          "HBM_08_AXI_Engine/start_wr"
        ]
      },
      "HBM_08_wburst_1": {
        "ports": [
          "HBM_08_wburst",
          "HBM_08_AXI_Engine/wburst"
        ]
      },
      "HBM_08_write_addr_1": {
        "ports": [
          "HBM_08_write_addr",
          "HBM_08_AXI_Engine/write_addr"
        ]
      },
      "HBM_08_write_data_1": {
        "ports": [
          "HBM_08_write_data",
          "HBM_08_AXI_Engine/write_data"
        ]
      },
      "HBM_08_write_ready_1": {
        "ports": [
          "HBM_08_write_ready",
          "HBM_08_AXI_Engine/write_ready"
        ]
      },
      "HBM_09_AXI_Engine_end_rd": {
        "ports": [
          "HBM_09_AXI_Engine/end_rd",
          "HBM_09_end_read"
        ]
      },
      "HBM_09_AXI_Engine_end_wr": {
        "ports": [
          "HBM_09_AXI_Engine/end_wr",
          "HBM_09_end_write"
        ]
      },
      "HBM_09_AXI_Engine_read_data": {
        "ports": [
          "HBM_09_AXI_Engine/read_data",
          "HBM_09_read_data"
        ]
      },
      "HBM_09_AXI_Engine_read_ready": {
        "ports": [
          "HBM_09_AXI_Engine/read_ready",
          "HBM_09_read_ready"
        ]
      },
      "HBM_09_AXI_Engine_write_last": {
        "ports": [
          "HBM_09_AXI_Engine/write_last",
          "HBM_09_write_last"
        ]
      },
      "HBM_09_AXI_Engine_write_resp": {
        "ports": [
          "HBM_09_AXI_Engine/write_resp",
          "HBM_09_write_resp"
        ]
      },
      "HBM_09_rburst_1": {
        "ports": [
          "HBM_09_rburst",
          "HBM_09_AXI_Engine/rburst"
        ]
      },
      "HBM_09_read_addr_1": {
        "ports": [
          "HBM_09_read_addr",
          "HBM_09_AXI_Engine/read_addr"
        ]
      },
      "HBM_09_start_read_1": {
        "ports": [
          "HBM_09_start_read",
          "HBM_09_AXI_Engine/start_rd"
        ]
      },
      "HBM_09_start_write_1": {
        "ports": [
          "HBM_09_start_write",
          "HBM_09_AXI_Engine/start_wr"
        ]
      },
      "HBM_09_wburst_1": {
        "ports": [
          "HBM_09_wburst",
          "HBM_09_AXI_Engine/wburst"
        ]
      },
      "HBM_09_write_addr_1": {
        "ports": [
          "HBM_09_write_addr",
          "HBM_09_AXI_Engine/write_addr"
        ]
      },
      "HBM_09_write_data_1": {
        "ports": [
          "HBM_09_write_data",
          "HBM_09_AXI_Engine/write_data"
        ]
      },
      "HBM_09_write_ready_1": {
        "ports": [
          "HBM_09_write_ready",
          "HBM_09_AXI_Engine/write_ready"
        ]
      },
      "HBM_10_AXI_Engine_end_rd": {
        "ports": [
          "HBM_10_AXI_Engine/end_rd",
          "HBM_10_end_read"
        ]
      },
      "HBM_10_AXI_Engine_end_wr": {
        "ports": [
          "HBM_10_AXI_Engine/end_wr",
          "HBM_10_end_write"
        ]
      },
      "HBM_10_AXI_Engine_read_data": {
        "ports": [
          "HBM_10_AXI_Engine/read_data",
          "HBM_10_read_data"
        ]
      },
      "HBM_10_AXI_Engine_read_ready": {
        "ports": [
          "HBM_10_AXI_Engine/read_ready",
          "HBM_10_read_ready"
        ]
      },
      "HBM_10_AXI_Engine_write_last": {
        "ports": [
          "HBM_10_AXI_Engine/write_last",
          "HBM_10_write_last"
        ]
      },
      "HBM_10_AXI_Engine_write_resp": {
        "ports": [
          "HBM_10_AXI_Engine/write_resp",
          "HBM_10_write_resp"
        ]
      },
      "HBM_10_rburst_1": {
        "ports": [
          "HBM_10_rburst",
          "HBM_10_AXI_Engine/rburst"
        ]
      },
      "HBM_10_read_addr_1": {
        "ports": [
          "HBM_10_read_addr",
          "HBM_10_AXI_Engine/read_addr"
        ]
      },
      "HBM_10_start_read_1": {
        "ports": [
          "HBM_10_start_read",
          "HBM_10_AXI_Engine/start_rd"
        ]
      },
      "HBM_10_start_write_1": {
        "ports": [
          "HBM_10_start_write",
          "HBM_10_AXI_Engine/start_wr"
        ]
      },
      "HBM_10_wburst_1": {
        "ports": [
          "HBM_10_wburst",
          "HBM_10_AXI_Engine/wburst"
        ]
      },
      "HBM_10_write_addr_1": {
        "ports": [
          "HBM_10_write_addr",
          "HBM_10_AXI_Engine/write_addr"
        ]
      },
      "HBM_10_write_data_1": {
        "ports": [
          "HBM_10_write_data",
          "HBM_10_AXI_Engine/write_data"
        ]
      },
      "HBM_10_write_ready_1": {
        "ports": [
          "HBM_10_write_ready",
          "HBM_10_AXI_Engine/write_ready"
        ]
      },
      "HBM_11_AXI_Engine_end_rd": {
        "ports": [
          "HBM_11_AXI_Engine/end_rd",
          "HBM_11_end_read"
        ]
      },
      "HBM_11_AXI_Engine_end_wr": {
        "ports": [
          "HBM_11_AXI_Engine/end_wr",
          "HBM_11_end_write"
        ]
      },
      "HBM_11_AXI_Engine_read_data": {
        "ports": [
          "HBM_11_AXI_Engine/read_data",
          "HBM_11_read_data"
        ]
      },
      "HBM_11_AXI_Engine_read_ready": {
        "ports": [
          "HBM_11_AXI_Engine/read_ready",
          "HBM_11_read_ready"
        ]
      },
      "HBM_11_AXI_Engine_write_last": {
        "ports": [
          "HBM_11_AXI_Engine/write_last",
          "HBM_11_write_last"
        ]
      },
      "HBM_11_AXI_Engine_write_resp": {
        "ports": [
          "HBM_11_AXI_Engine/write_resp",
          "HBM_11_write_resp"
        ]
      },
      "HBM_11_rburst_1": {
        "ports": [
          "HBM_11_rburst",
          "HBM_11_AXI_Engine/rburst"
        ]
      },
      "HBM_11_read_addr_1": {
        "ports": [
          "HBM_11_read_addr",
          "HBM_11_AXI_Engine/read_addr"
        ]
      },
      "HBM_11_start_read_1": {
        "ports": [
          "HBM_11_start_read",
          "HBM_11_AXI_Engine/start_rd"
        ]
      },
      "HBM_11_start_write_1": {
        "ports": [
          "HBM_11_start_write",
          "HBM_11_AXI_Engine/start_wr"
        ]
      },
      "HBM_11_wburst_1": {
        "ports": [
          "HBM_11_wburst",
          "HBM_11_AXI_Engine/wburst"
        ]
      },
      "HBM_11_write_addr_1": {
        "ports": [
          "HBM_11_write_addr",
          "HBM_11_AXI_Engine/write_addr"
        ]
      },
      "HBM_11_write_data_1": {
        "ports": [
          "HBM_11_write_data",
          "HBM_11_AXI_Engine/write_data"
        ]
      },
      "HBM_11_write_ready_1": {
        "ports": [
          "HBM_11_write_ready",
          "HBM_11_AXI_Engine/write_ready"
        ]
      },
      "HBM_12_AXI_Engine_end_rd": {
        "ports": [
          "HBM_12_AXI_Engine/end_rd",
          "HBM_12_end_read"
        ]
      },
      "HBM_12_AXI_Engine_end_wr": {
        "ports": [
          "HBM_12_AXI_Engine/end_wr",
          "HBM_12_end_write"
        ]
      },
      "HBM_12_AXI_Engine_read_data": {
        "ports": [
          "HBM_12_AXI_Engine/read_data",
          "HBM_12_read_data"
        ]
      },
      "HBM_12_AXI_Engine_read_ready": {
        "ports": [
          "HBM_12_AXI_Engine/read_ready",
          "HBM_12_read_ready"
        ]
      },
      "HBM_12_AXI_Engine_write_last": {
        "ports": [
          "HBM_12_AXI_Engine/write_last",
          "HBM_12_write_last"
        ]
      },
      "HBM_12_AXI_Engine_write_resp": {
        "ports": [
          "HBM_12_AXI_Engine/write_resp",
          "HBM_12_write_resp"
        ]
      },
      "HBM_12_rburst_1": {
        "ports": [
          "HBM_12_rburst",
          "HBM_12_AXI_Engine/rburst"
        ]
      },
      "HBM_12_read_addr_1": {
        "ports": [
          "HBM_12_read_addr",
          "HBM_12_AXI_Engine/read_addr"
        ]
      },
      "HBM_12_start_read_1": {
        "ports": [
          "HBM_12_start_read",
          "HBM_12_AXI_Engine/start_rd"
        ]
      },
      "HBM_12_start_write_1": {
        "ports": [
          "HBM_12_start_write",
          "HBM_12_AXI_Engine/start_wr"
        ]
      },
      "HBM_12_wburst_1": {
        "ports": [
          "HBM_12_wburst",
          "HBM_12_AXI_Engine/wburst"
        ]
      },
      "HBM_12_write_addr_1": {
        "ports": [
          "HBM_12_write_addr",
          "HBM_12_AXI_Engine/write_addr"
        ]
      },
      "HBM_12_write_data_1": {
        "ports": [
          "HBM_12_write_data",
          "HBM_12_AXI_Engine/write_data"
        ]
      },
      "HBM_12_write_ready_1": {
        "ports": [
          "HBM_12_write_ready",
          "HBM_12_AXI_Engine/write_ready"
        ]
      },
      "HBM_13_AXI_Engine_end_rd": {
        "ports": [
          "HBM_13_AXI_Engine/end_rd",
          "HBM_13_end_read"
        ]
      },
      "HBM_13_AXI_Engine_end_wr": {
        "ports": [
          "HBM_13_AXI_Engine/end_wr",
          "HBM_13_end_write"
        ]
      },
      "HBM_13_AXI_Engine_read_data": {
        "ports": [
          "HBM_13_AXI_Engine/read_data",
          "HBM_13_read_data"
        ]
      },
      "HBM_13_AXI_Engine_read_ready": {
        "ports": [
          "HBM_13_AXI_Engine/read_ready",
          "HBM_13_read_ready"
        ]
      },
      "HBM_13_AXI_Engine_write_last": {
        "ports": [
          "HBM_13_AXI_Engine/write_last",
          "HBM_13_write_last"
        ]
      },
      "HBM_13_AXI_Engine_write_resp": {
        "ports": [
          "HBM_13_AXI_Engine/write_resp",
          "HBM_13_write_resp"
        ]
      },
      "HBM_13_rburst_1": {
        "ports": [
          "HBM_13_rburst",
          "HBM_13_AXI_Engine/rburst"
        ]
      },
      "HBM_13_read_addr_1": {
        "ports": [
          "HBM_13_read_addr",
          "HBM_13_AXI_Engine/read_addr"
        ]
      },
      "HBM_13_start_read_1": {
        "ports": [
          "HBM_13_start_read",
          "HBM_13_AXI_Engine/start_rd"
        ]
      },
      "HBM_13_start_write_1": {
        "ports": [
          "HBM_13_start_write",
          "HBM_13_AXI_Engine/start_wr"
        ]
      },
      "HBM_13_wburst_1": {
        "ports": [
          "HBM_13_wburst",
          "HBM_13_AXI_Engine/wburst"
        ]
      },
      "HBM_13_write_addr_1": {
        "ports": [
          "HBM_13_write_addr",
          "HBM_13_AXI_Engine/write_addr"
        ]
      },
      "HBM_13_write_data_1": {
        "ports": [
          "HBM_13_write_data",
          "HBM_13_AXI_Engine/write_data"
        ]
      },
      "HBM_13_write_ready_1": {
        "ports": [
          "HBM_13_write_ready",
          "HBM_13_AXI_Engine/write_ready"
        ]
      },
      "HBM_14_AXI_Engine_end_rd": {
        "ports": [
          "HBM_14_AXI_Engine/end_rd",
          "HBM_14_end_read"
        ]
      },
      "HBM_14_AXI_Engine_end_wr": {
        "ports": [
          "HBM_14_AXI_Engine/end_wr",
          "HBM_14_end_write"
        ]
      },
      "HBM_14_AXI_Engine_read_data": {
        "ports": [
          "HBM_14_AXI_Engine/read_data",
          "HBM_14_read_data"
        ]
      },
      "HBM_14_AXI_Engine_read_ready": {
        "ports": [
          "HBM_14_AXI_Engine/read_ready",
          "HBM_14_read_ready"
        ]
      },
      "HBM_14_AXI_Engine_write_last": {
        "ports": [
          "HBM_14_AXI_Engine/write_last",
          "HBM_14_write_last"
        ]
      },
      "HBM_14_AXI_Engine_write_resp": {
        "ports": [
          "HBM_14_AXI_Engine/write_resp",
          "HBM_14_write_resp"
        ]
      },
      "HBM_14_rburst_1": {
        "ports": [
          "HBM_14_rburst",
          "HBM_14_AXI_Engine/rburst"
        ]
      },
      "HBM_14_read_addr_1": {
        "ports": [
          "HBM_14_read_addr",
          "HBM_14_AXI_Engine/read_addr"
        ]
      },
      "HBM_14_start_read_1": {
        "ports": [
          "HBM_14_start_read",
          "HBM_14_AXI_Engine/start_rd"
        ]
      },
      "HBM_14_start_write_1": {
        "ports": [
          "HBM_14_start_write",
          "HBM_14_AXI_Engine/start_wr"
        ]
      },
      "HBM_14_wburst_1": {
        "ports": [
          "HBM_14_wburst",
          "HBM_14_AXI_Engine/wburst"
        ]
      },
      "HBM_14_write_addr_1": {
        "ports": [
          "HBM_14_write_addr",
          "HBM_14_AXI_Engine/write_addr"
        ]
      },
      "HBM_14_write_data_1": {
        "ports": [
          "HBM_14_write_data",
          "HBM_14_AXI_Engine/write_data"
        ]
      },
      "HBM_14_write_ready_1": {
        "ports": [
          "HBM_14_write_ready",
          "HBM_14_AXI_Engine/write_ready"
        ]
      },
      "HBM_15_AXI_Engine_end_rd": {
        "ports": [
          "HBM_15_AXI_Engine/end_rd",
          "HBM_15_end_read"
        ]
      },
      "HBM_15_AXI_Engine_end_wr": {
        "ports": [
          "HBM_15_AXI_Engine/end_wr",
          "HBM_15_end_write"
        ]
      },
      "HBM_15_AXI_Engine_read_data": {
        "ports": [
          "HBM_15_AXI_Engine/read_data",
          "HBM_15_read_data"
        ]
      },
      "HBM_15_AXI_Engine_read_ready": {
        "ports": [
          "HBM_15_AXI_Engine/read_ready",
          "HBM_15_read_ready"
        ]
      },
      "HBM_15_AXI_Engine_write_last": {
        "ports": [
          "HBM_15_AXI_Engine/write_last",
          "HBM_15_write_last"
        ]
      },
      "HBM_15_AXI_Engine_write_resp": {
        "ports": [
          "HBM_15_AXI_Engine/write_resp",
          "HBM_15_write_resp"
        ]
      },
      "HBM_15_rburst_1": {
        "ports": [
          "HBM_15_rburst",
          "HBM_15_AXI_Engine/rburst"
        ]
      },
      "HBM_15_read_addr_1": {
        "ports": [
          "HBM_15_read_addr",
          "HBM_15_AXI_Engine/read_addr"
        ]
      },
      "HBM_15_start_read_1": {
        "ports": [
          "HBM_15_start_read",
          "HBM_15_AXI_Engine/start_rd"
        ]
      },
      "HBM_15_start_write_1": {
        "ports": [
          "HBM_15_start_write",
          "HBM_15_AXI_Engine/start_wr"
        ]
      },
      "HBM_15_wburst_1": {
        "ports": [
          "HBM_15_wburst",
          "HBM_15_AXI_Engine/wburst"
        ]
      },
      "HBM_15_write_addr_1": {
        "ports": [
          "HBM_15_write_addr",
          "HBM_15_AXI_Engine/write_addr"
        ]
      },
      "HBM_15_write_data_1": {
        "ports": [
          "HBM_15_write_data",
          "HBM_15_AXI_Engine/write_data"
        ]
      },
      "HBM_15_write_ready_1": {
        "ports": [
          "HBM_15_write_ready",
          "HBM_15_AXI_Engine/write_ready"
        ]
      },
      "c0_sys_clk_i_1": {
        "ports": [
          "c0_sys_clk_i",
          "HBMVIP0/aclk",
          "DDRVIP/aclk",
          "DDR_00_AXI_Engine/clk",
          "HBM_00_AXI_Engine/clk",
          "DDR_01_AXI_Engine/clk",
          "smartconnect_0/aclk",
          "DDR_02_AXI_Engine/clk",
          "DDR_03_AXI_Engine/clk",
          "DDR_04_AXI_Engine/clk",
          "DDR_05_AXI_Engine/clk",
          "DDR_06_AXI_Engine/clk",
          "DDR_07_AXI_Engine/clk",
          "DDR_08_AXI_Engine/clk",
          "DDR_09_AXI_Engine/clk",
          "DDR_10_AXI_Engine/clk",
          "DDR_11_AXI_Engine/clk",
          "DDR_12_AXI_Engine/clk",
          "DDR_13_AXI_Engine/clk",
          "DDR_14_AXI_Engine/clk",
          "DDR_15_AXI_Engine/clk",
          "HBM_01_AXI_Engine/clk",
          "HBMVIP1/aclk",
          "HBM_02_AXI_Engine/clk",
          "HBMVIP2/aclk",
          "HBM_03_AXI_Engine/clk",
          "HBMVIP3/aclk",
          "HBM_04_AXI_Engine/clk",
          "HBMVIP4/aclk",
          "HBM_05_AXI_Engine/clk",
          "HBMVIP5/aclk",
          "HBM_06_AXI_Engine/clk",
          "HBMVIP6/aclk",
          "HBM_07_AXI_Engine/clk",
          "HBMVIP7/aclk",
          "HBM_08_AXI_Engine/clk",
          "HBMVIP8/aclk",
          "HBM_09_AXI_Engine/clk",
          "HBMVIP9/aclk",
          "HBM_10_AXI_Engine/clk",
          "HBMVIP10/aclk",
          "HBM_11_AXI_Engine/clk",
          "HBMVIP11/aclk",
          "HBM_12_AXI_Engine/clk",
          "HBMVIP12/aclk",
          "HBM_13_AXI_Engine/clk",
          "HBMVIP13/aclk",
          "HBM_14_AXI_Engine/clk",
          "HBMVIP14/aclk",
          "HBM_15_AXI_Engine/clk",
          "HBMVIP15/aclk"
        ]
      }
    },
    "addressing": {
      "/DDR_00_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/HBM_00_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP_Reg": {
                "address_block": "/HBMVIP0/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_01_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP1_Reg": {
                "address_block": "/HBMVIP1/S_AXI/Reg",
                "offset": "0x010000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_02_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP2_Reg": {
                "address_block": "/HBMVIP2/S_AXI/Reg",
                "offset": "0x020000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_03_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP3_Reg": {
                "address_block": "/HBMVIP3/S_AXI/Reg",
                "offset": "0x030000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_04_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP4_Reg": {
                "address_block": "/HBMVIP4/S_AXI/Reg",
                "offset": "0x040000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_05_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP5_Reg": {
                "address_block": "/HBMVIP5/S_AXI/Reg",
                "offset": "0x050000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_06_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP6_Reg": {
                "address_block": "/HBMVIP6/S_AXI/Reg",
                "offset": "0x060000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_07_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP7_Reg": {
                "address_block": "/HBMVIP7/S_AXI/Reg",
                "offset": "0x070000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_08_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP8_Reg": {
                "address_block": "/HBMVIP8/S_AXI/Reg",
                "offset": "0x080000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_09_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP9_Reg": {
                "address_block": "/HBMVIP9/S_AXI/Reg",
                "offset": "0x090000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_10_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP10_Reg": {
                "address_block": "/HBMVIP10/S_AXI/Reg",
                "offset": "0x0A0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_11_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP11_Reg": {
                "address_block": "/HBMVIP11/S_AXI/Reg",
                "offset": "0x0B0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_12_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP12_Reg": {
                "address_block": "/HBMVIP12/S_AXI/Reg",
                "offset": "0x0C0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_13_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP13_Reg": {
                "address_block": "/HBMVIP13/S_AXI/Reg",
                "offset": "0x0D0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_14_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP14_Reg": {
                "address_block": "/HBMVIP14/S_AXI/Reg",
                "offset": "0x0E0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/HBM_15_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_HBMVIP15_Reg": {
                "address_block": "/HBMVIP15/S_AXI/Reg",
                "offset": "0x0F0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/DDR_01_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_02_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_03_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_04_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_05_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_06_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_07_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_08_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_09_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_10_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_11_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_12_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_13_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_14_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/DDR_15_AXI_Engine": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_DDRVIP_Reg": {
                "address_block": "/DDRVIP/S_AXI/Reg",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}