-series GW1N
-device GW1N-9C
-package MBGA100
-part_number GW1N-LV9MG100C6/I5


-mod_name dp_bram_36x1024
-file_name dp_bram_36x1024
-path D:/work/gitlab/mrb3/fpga/synth_mk11/src/bram/
-type RAM_DP
-file_type vlg
-bram_b true
-dev_type GW1N-9C
-depth_0 1024
-depth_1 1024
-width_0 36
-width_1 36
-read_mode_0 bypass
-read_mode_1 bypass
-write_mode_0 read-before-write
-write_mode_1 read-before-write
-speed false
-reset_mode async
-init_file D:\data\signo\brilliant\work\bril_labs\monocle\src\cir_cntl_bram_init.mi
-init_match port_A