obj_dir/VysyxSoCFull.cpp obj_dir/VysyxSoCFull.h obj_dir/VysyxSoCFull.mk obj_dir/VysyxSoCFull__ConstPool_0.cpp obj_dir/VysyxSoCFull__Dpi.cpp obj_dir/VysyxSoCFull__Dpi.h obj_dir/VysyxSoCFull__Syms.cpp obj_dir/VysyxSoCFull__Syms.h obj_dir/VysyxSoCFull__Trace__0.cpp obj_dir/VysyxSoCFull__Trace__0__Slow.cpp obj_dir/VysyxSoCFull___024root.h obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0__Slow.cpp obj_dir/VysyxSoCFull___024root__Slow.cpp obj_dir/VysyxSoCFull___024unit.h obj_dir/VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp obj_dir/VysyxSoCFull___024unit__DepSet_h460a3d32__0__Slow.cpp obj_dir/VysyxSoCFull___024unit__Slow.cpp obj_dir/VysyxSoCFull__ver.d obj_dir/VysyxSoCFull_classes.mk  : /usr/local/bin/verilator_bin /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/CSR.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/arbiter.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/axi4_mem.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/axi4_uart.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/clint.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/ctrl.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/decode.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/define.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/execute.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/fetch.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/memory.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regD.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regE.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regF.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regM.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regW.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/regfile.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/rst.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/select_pc.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/write_back.v /home/hh/ysyx-workbench/npc/vsrc/pipeline_cpu/ysyx_cpu.v /home/hh/ysyx-workbench/ysyxSoC/build/ysyxSoCFull.v /home/hh/ysyx-workbench/ysyxSoC/perip/amba/apb_delayer.v /home/hh/ysyx-workbench/ysyxSoC/perip/amba/axi4_delayer.v /home/hh/ysyx-workbench/ysyxSoC/perip/bitrev/bitrev.v /home/hh/ysyx-workbench/ysyxSoC/perip/flash/flash.v /home/hh/ysyx-workbench/ysyxSoC/perip/gpio/gpio_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/ps2/ps2_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v /home/hh/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v /home/hh/ysyx-workbench/ysyxSoC/perip/psram/psram.v /home/hh/ysyx-workbench/ysyxSoC/perip/psram/psram_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/sdram.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_axi.v /home/hh/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_clgen.v /home/hh/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_defines.v /home/hh/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_shift.v /home/hh/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top.v /home/hh/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/raminfr.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_defines.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_receiver.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_regs.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_rfifo.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_tfifo.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_top_apb.v /home/hh/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_transmitter.v /home/hh/ysyx-workbench/ysyxSoC/perip/vga/vga_top_apb.v /usr/local/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv 
