
---------- Begin Simulation Statistics ----------
final_tick                               2352100859500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815692                       # Number of bytes of host memory used
host_op_rate                                   708417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7512.42                       # Real time elapsed on the host
host_tick_rate                              123192304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    5321931845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.925473                       # Number of seconds simulated
sim_ticks                                925472778000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                  1161                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       618486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1236943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     30786567                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    518224988                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    207581815                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    294486047                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     86904232                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     587327279                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      29189749                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     22200537                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2649098103                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      992294254                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     30786710                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        294035078                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    111041542                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1223                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   1211672219                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   2697456384                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1674007335                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.611377                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.332997                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    828285365     49.48%     49.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    270643462     16.17%     65.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2    173126638     10.34%     75.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    133506803      7.98%     83.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     73493242      4.39%     88.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     32231041      1.93%     90.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     25175966      1.50%     91.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     26503276      1.58%     93.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    111041542      6.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1674007335                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        154325703                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     14545387                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      2506448580                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           216253639                       # Number of loads committed
system.switch_cpus_1.commit.membars                40                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass     99334878      3.68%      3.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   2070248115     76.75%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv    101157978      3.75%     84.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2988479      0.11%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd     16263486      0.60%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22504095      0.83%     85.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       853710      0.03%     85.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt     37355140      1.38%     87.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     22819147      0.85%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift      5156746      0.19%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            9      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       911311      0.03%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult           16      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174133896      6.46%     94.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     99100120      3.67%     98.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     42119743      1.56%     99.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      2509515      0.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   2697456384                       # Class of committed instruction
system.switch_cpus_1.commit.refs            317863274                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          2697456384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.850946                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.850946                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1094005039                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   4415686805                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      143052807                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       379111759                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     30860045                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    203700284                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         289862543                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             9436092                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         125537682                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              250231                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         587327279                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       255041420                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1786781804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       835235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          487                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1923066818                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          493                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1279                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      61720090                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.317312                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     33085841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    236771564                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.038965                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1850729949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.735840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.528281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1068073083     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       35803662      1.93%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       41047252      2.22%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       57141318      3.09%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       49472146      2.67%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       36255414      1.96%     69.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       40883401      2.21%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       26916736      1.45%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      495136937     26.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1850729949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       326841936                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      188228832                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                215607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     39004602                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      339667055                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.768098                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          413370908                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        125339196                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     667254926                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    346449426                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1270                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2729346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    171819171                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   3910551586                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    288031712                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     62790981                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3272652334                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      9047886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      3938770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     30860045                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     21754380                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        64236                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16621306                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       135435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19585                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       139476                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    130195783                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     70209536                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19585                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     34577645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4426957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      5507001606                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3250073694                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.453637                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2498181639                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.755899                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3262977058                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5026616577                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2762721262                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.540264                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.540264                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass    134102334      4.02%      4.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2514030196     75.37%     79.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        62545      0.00%     79.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv    101203907      3.03%     82.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     13182641      0.40%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt        70491      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd     19589821      0.59%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     34639793      1.04%     84.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       996956      0.03%     84.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt     44343182      1.33%     85.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     26127364      0.78%     86.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     86.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     86.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift     12725286      0.38%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            9      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      1212225      0.04%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        78598      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    230921986      6.92%     93.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    127664324      3.83%     97.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70105197      2.10%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      4386464      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3335443319                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     232857481                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    463843391                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    215720973                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    408804220                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          48517671                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.014546                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      42807542     88.23%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt          339      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd          112      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       380627      0.78%     89.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp           23      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       424306      0.87%     89.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       520677      1.07%     90.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift        32826      0.07%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1240639      2.56%     93.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1336311      2.75%     96.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      1461494      3.01%     99.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       312775      0.64%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3017001175                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8128653487                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3034352721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   4714861915                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       3910550023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3335443319                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1213095123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     22362624                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          340                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2247151564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1850729949                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.802231                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.231558                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    861357787     46.54%     46.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    198443395     10.72%     57.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    215445907     11.64%     68.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    168583248      9.11%     78.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    143440320      7.75%     85.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     94348000      5.10%     90.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     71876844      3.88%     94.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     54279562      2.93%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42954886      2.32%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1850729949                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.802021                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         255041580                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 697                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4460201                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       831155                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    346449426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    171819171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     938744676                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1850945556                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     734013376                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   3364763976                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    327365408                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      214185872                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1560552                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       252815                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11982909416                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4231465629                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5061786750                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       500661683                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     14016398                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     30860045                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    370968099                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1697022657                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    466136082                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6673112620                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        40860                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1162                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       807431520                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1162                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5471352876                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        7997447228                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 22096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        12178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           41                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22803763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        92168                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     45454329                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          92209                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13546321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     27092542                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1437                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             491182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       501595                       # Transaction distribution
system.membus.trans_dist::CleanEvict           116891                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        491182                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1855400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1855400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1855400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     71683328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     71683328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71683328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            618457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  618457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              618457                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3445400500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3328553750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2352100859500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22390268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3551544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1249429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31477029                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          159051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         159051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1249461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21140807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3748342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     64512684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68261026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    159928384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1474068608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1633996992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13630388                       # Total snoops (count)
system.tol2bus.snoopTraffic                 122715200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36437085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002866                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36332698     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 104346      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     41      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36437085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25610721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32177205720                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1874684512                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1208698                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      7892723                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9101421                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1208698                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      7892723                       # number of overall hits
system.l2.overall_hits::total                 9101421                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        40754                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13505471                       # number of demand (read+write) misses
system.l2.demand_misses::total               13546225                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        40754                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13505471                       # number of overall misses
system.l2.overall_misses::total              13546225                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    974684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 344337601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     345312286000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    974684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 344337601500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    345312286000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1249452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21398194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22647646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1249452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21398194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22647646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.032617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.631150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598129                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.032617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.631150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598129                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 23916.290425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 25496.156447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 25491.403398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 23916.290425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 25496.156447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 25491.403398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1917416                       # number of writebacks
system.l2.writebacks::total                   1917416                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        40754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13505471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13546225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        40754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13505471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13546225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    770914500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 276810246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 277581161000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    770914500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 276810246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 277581161000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.032617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.631150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.598129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.032617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.631150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.598129                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 18916.290425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20496.156447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20491.403398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 18916.290425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20496.156447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20491.403398                       # average overall mshr miss latency
system.l2.replacements                       13628942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1634128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1634128                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1634128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1634128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1249429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1249429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1249429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1249429                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       159047                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               159047                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        66000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        66000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       159051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           159051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        67500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        67500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16875                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        95759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95759                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       161628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161628                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  13259105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13259105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       257387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.627957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82034.703145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82034.703145                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       161628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  12450965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12450965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.627957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.627957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77034.703145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77034.703145                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1208698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        40754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    974684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    974684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1249452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1249452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.032617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 23916.290425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 23916.290425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        40754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    770914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    770914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.032617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 18916.290425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18916.290425                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7796964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7796964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     13343843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        13343843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 331078496500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 331078496500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     21140807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21140807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.631189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.631189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 24811.330327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 24811.330327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     13343843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     13343843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 264359281500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 264359281500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.631189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 19811.330327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 19811.330327                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    45475889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13633038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.335712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.587767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.092781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    14.947003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    25.614061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4012.758388                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.979677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1892                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 377263486                       # Number of tag accesses
system.l2.tags.data_accesses                377263486                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  45448716                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          13628942                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       45454318                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        39609                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data     12888158                       # number of demand (read+write) hits
system.l3.demand_hits::total                 12927767                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        39609                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data     12888158                       # number of overall hits
system.l3.overall_hits::total                12927767                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1145                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       617312                       # number of demand (read+write) misses
system.l3.demand_misses::total                 618457                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1145                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       617312                       # number of overall misses
system.l3.overall_misses::total                618457                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    108232500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  59662488000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      59770720500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    108232500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  59662488000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     59770720500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        40754                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13505470                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13546224                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        40754                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13505470                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13546224                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.028095                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.045708                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.045655                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.028095                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.045708                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.045655                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 94526.200873                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96648.838837                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96644.909024                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 94526.200873                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96648.838837                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96644.909024                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              501595                       # number of writebacks
system.l3.writebacks::total                    501595                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1145                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       617312                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            618457                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1145                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       617312                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           618457                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     96782500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  53489368000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  53586150500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     96782500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  53489368000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  53586150500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.028095                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.045708                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.045655                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.028095                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.045708                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.045655                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84526.200873                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86648.838837                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86644.909024                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84526.200873                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86648.838837                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86644.909024                       # average overall mshr miss latency
system.l3.replacements                         618639                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1917416                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1917416                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1917416                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1917416                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1284                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1284                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        34352                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 34352                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       127275                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              127275                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11117381500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11117381500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       161627                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            161627                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.787461                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.787461                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87349.294834                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87349.294834                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       127275                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         127275                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   9844631500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9844631500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.787461                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.787461                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77349.294834                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77349.294834                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        39609                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     12853806                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          12893415                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         1145                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       490037                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          491182                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    108232500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  48545106500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  48653339000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        40754                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     13343843                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      13384597                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.028095                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.036724                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.036698                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 94526.200873                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 99064.165563                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99053.587061                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         1145                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       490037                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       491182                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     96782500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  43644736500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  43741519000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.028095                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.036724                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.036698                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84526.200873                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89064.165563                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 89053.587061                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    27271100                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    651407                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     41.864917                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       6.922385                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     1.164838                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   641.009743                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    90.938173                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32027.964861                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000211                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.019562                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002775                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.977416                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32354                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 434099311                       # Number of tag accesses
system.l3.tags.data_accesses                434099311                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                  27091258                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            618639                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                       27092542                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          13384597                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2419011                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        11745941                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           161627                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          161627                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     13384597                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40638771                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    989672960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          618639                       # Total snoops (count)
system.tol3bus.snoopTraffic                  32102080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         14164868                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000101                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.010072                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               14163431     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1437      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           14164868                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        15463687000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20319338500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        73280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     39507968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39581248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        73280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32102080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32102080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       617312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              618457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       501595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             501595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        79181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     42689498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42768679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        79181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            79181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34687222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34687222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34687222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        79181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     42689498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77455901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    617075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015596304500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1908455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             471948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      618457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     501595                       # Number of write requests accepted
system.mem_ctrls.readBursts                    618457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   501595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32688                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16478349500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3091100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28069974500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26654.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45404.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   373862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248565                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                618457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               501595                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  496980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       497358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.093872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.596542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.627935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       316753     63.69%     63.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114123     22.95%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25584      5.14%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12098      2.43%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7402      1.49%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6607      1.33%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4056      0.82%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1667      0.34%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9068      1.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       497358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.123730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.132198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.605372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4590     14.94%     14.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20863     67.91%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3359     10.93%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           997      3.25%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           370      1.20%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           191      0.62%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           115      0.37%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            84      0.27%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            42      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            42      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25768     83.88%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              220      0.72%     84.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4387     14.28%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              329      1.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30720                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39566080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32100160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39581248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32102080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        42.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  925447771000                       # Total gap between requests
system.mem_ctrls.avgGap                     826254.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        73280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     39492800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32100160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 79181.151236411621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 42673108.208915896714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34685147.702961392701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       617312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       501595                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     49537250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  28020437250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22075971828500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43263.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45391.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44011546.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1760245620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            935592735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2176114920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307954520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73055495760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91504827450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     278324849760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       449065080765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.227758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 722318458500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30903340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172250979500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1790890500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            951880875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2237975880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1310214780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73055495760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95778574590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     274725904800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       449850937185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.076898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 712877063500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30903340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 181692388250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1245525662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    125155632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    253722732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1624404026                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1245525662                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    125155632                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    253722732                       # number of overall hits
system.cpu.icache.overall_hits::total      1624404026                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       127499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        11770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1318682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1457951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       127499                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        11770                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1318682                       # number of overall misses
system.cpu.icache.overall_misses::total       1457951                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     91627500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   9844682995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9936310495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     91627500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   9844682995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9936310495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1245653161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    125167402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    255041414                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1625861977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1245653161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    125167402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    255041414                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1625861977                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000897                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000897                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7784.834325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7465.547414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6815.256819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7784.834325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7465.547414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6815.256819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2962                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.774194                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1388186                       # number of writebacks
system.cpu.icache.writebacks::total           1388186                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        69221                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        69221                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        69221                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        69221                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1249461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1261231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1249461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1261231                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     85742500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   8888101495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8973843995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     85742500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   8888101495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8973843995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  7284.834325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  7113.548558                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7115.147023                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  7284.834325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  7113.548558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7115.147023                       # average overall mshr miss latency
system.cpu.icache.replacements                1388186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1245525662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    125155632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    253722732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1624404026                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       127499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        11770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1318682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1457951                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     91627500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   9844682995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9936310495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1245653161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    125167402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    255041414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1625861977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7784.834325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7465.547414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6815.256819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        69221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        69221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1249461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1261231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     85742500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   8888101495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8973843995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  7284.834325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  7113.548558                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7115.147023                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.608997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1625792756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1388730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1170.704713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.625236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.898347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   124.085415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.011520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.242354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6504836638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6504836638                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1625792756                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1388730                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1625861977                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    345798475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33272427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    336330589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        715401491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    345888605                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33285275                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    336608159                       # number of overall hits
system.cpu.dcache.overall_hits::total       715782039                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6173230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       365049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     37637595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44175874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6261294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       377981                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     37701247                       # number of overall misses
system.cpu.dcache.overall_misses::total      44340522                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20439469500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 729509053697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 749948523197                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20439469500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 729509053697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 749948523197                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    351971705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     33637476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    373968184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759577365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    352149899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     33663256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    374309406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    760122561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.100644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.100722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55991.029971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19382.456655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16976.427522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54075.388710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19349.732747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16913.389590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1586095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           72                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             78393                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.232610                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4109912                       # number of writebacks
system.cpu.dcache.writebacks::total           4109912                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     16094661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16094661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     16094661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16094661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       365049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21542934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21907983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       377909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21557128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21935037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  20256945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 409667438697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 429924383697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20763168000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 411093575697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431856743697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.057606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028842                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.057592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55491.029971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 19016.325200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19624.097011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54942.242709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 19069.960326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19687.987930                       # average overall mshr miss latency
system.cpu.dcache.replacements               27979712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206162858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19895482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    234962726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461021066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5757557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       234821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     37220832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43213210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14099897000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 714203167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 728303064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    211920415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20130303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    272183558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504234276                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.136749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60045.298334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19188.264451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16853.713587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     16094215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16094215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       234821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     21126617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21361438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13982486500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 394571163000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 408553649500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.077619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59545.298334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 18676.495295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19125.755930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    139635617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     13376945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    101367863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      254380425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       415673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       130228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       416763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       962664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6339572500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15305886197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21645458697                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    140051290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     13507173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    101784626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    255343089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.004095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48680.564088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 36725.635906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22484.957054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       130228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       416317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       546545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6274458500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15096275697                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21370734197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.004090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48180.564088                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 36261.492317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39101.508928                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        90130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        12848                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       277570                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        380548                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        88064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12932                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data        63652                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       164648                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       178194                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        25780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       341222                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       545196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.501629                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.186541                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.301998                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        12860                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data        14194                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        27054                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    506223000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data   1426137000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1932360000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.498836                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041598                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049623                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 39364.152411                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 100474.637171                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71426.036815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           743985690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27980224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.589697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   289.577961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.434277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   200.984115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.565582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.041864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.392547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3068470468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3068470468                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         743985690                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     27980224                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              760122561                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2352100859500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1326847014000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1025253845500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
