
############################################################################
#
# FMAX Report
#
############################################################################
#
# NOTE: FMAX is only computed for register-to-register paths within SAME
# clock domain. Multi-cycle paths, cross-clock-domain paths, including paths
# between master and generated clocks, are ignored. For paths between a clock
# and its inversion, FMAX is computed by scaling the path delay based on
# clock duty cycle. For example, for a path with start point driven by a
# rising clock edge and  with end  point driven by the the same  clock's
# falling edge, if the clock duty cycle is 50%, the path delay is multi-
# plied by 2 (divided by 50%) so as to compute FMAX.
#

# **************************************************************************
# Clock          : clk_25M
# Minimum period : 6030.8 ps
# **************************************************************************

********************
* Path 1
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : osc_c6_pin_MGIOL/CE  [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A      |      0 |               |          | N/A                      |     |
| clk_25M                                 |      top      |      0 | clock_latency |          | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO      |      0 |      net      | PT79A    | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI     |        |               |          |                          |     |
|    clk_25M_pad/O                        |    xsIOBI     |        |               |          |                          |     |
| clk_25M/PADDI                           |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL     | 1735.4 |      net      | R2C102L  | clk_25M_c                |     |
| --                                      |      --       |     -- |      --       | --       | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1  |        |               |          |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1  |        |               |          |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL     |   47.7 |    Tshcko     |          | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL     |  736.4 |      net      | R2C101L  | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL     |  209.9 |      net      | R2C101L  | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL     |  738.8 |      net      | R2C100L  | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6    |        |               |          |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL     |   75.1 |     Tilo      |          | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL     |  736.2 |      net      | R2C100L  | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6    |        |               |          |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL     |   75.1 |     Tilo      |          | _n_140                   | 21  |
| osc_c6_pin_MGIOL/CE                     |    IOLOGIC    | 3177.5 |      net      | IOL_T43C | _n_140                   |     |
|    led_wf1/led_sig_reg[0]_dup2/SP       | xsODFF_K1P1E1 |        |               |          |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 5946.8     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 5598.7
    logic Level      = 4

[Data Capture Path]
=============================================================================================================
|                NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
=============================================================================================================
| CLOCK'clk_25M                       |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                             |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:6/CE     |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup2/SP   | xsODFF_K1P1E1 |        |               |          |           |     |
|    clk_25M_pad/I                    |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                    |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                       |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| osc_c6_pin_MGIOL/CLK                |    IOLOGIC    | 1672.4 |      net      | IOL_T43C | clk_25M_c |     |
|    led_wf1/led_sig_reg[0]_dup2/SP   | xsODFF_K1P1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup2/SCLK | xsODFF_K1P1E1 |        |               |          |           |     |
=============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 5946.8     + 21         - 0          - -63        
            = 6030.8
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 2
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_pin[1]_MGIOL/CE  [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A      |      0 |               |          | N/A                      |     |
| clk_25M                                 |      top      |      0 | clock_latency |          | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO      |      0 |      net      | PT79A    | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI     |        |               |          |                          |     |
|    clk_25M_pad/O                        |    xsIOBI     |        |               |          |                          |     |
| clk_25M/PADDI                           |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL     | 1735.4 |      net      | R2C102L  | clk_25M_c                |     |
| --                                      |      --       |     -- |      --       | --       | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1  |        |               |          |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1  |        |               |          |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL     |   47.7 |    Tshcko     |          | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL     |  736.4 |      net      | R2C101L  | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL     |  209.9 |      net      | R2C101L  | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL     |  738.8 |      net      | R2C100L  | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6    |        |               |          |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL     |   75.1 |     Tilo      |          | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL     |  736.2 |      net      | R2C100L  | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6    |        |               |          |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL     |   75.1 |     Tilo      |          | _n_140                   | 21  |
| led_pin[1]_MGIOL/CE                     |    IOLOGIC    | 2404.9 |      net      | IOL_T92B | _n_140                   |     |
|    led_wf1/led_sig_reg[1]_dup1/SP       | xsODFF_K1C1E1 |        |               |          |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 5174.2     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 4826.1
    logic Level      = 4

[Data Capture Path]
=============================================================================================================
|                NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
=============================================================================================================
| CLOCK'clk_25M                       |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                             |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:4/CE     |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[1]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    clk_25M_pad/I                    |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                    |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                       |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| led_pin[1]_MGIOL/CLK                |    IOLOGIC    | 1672.4 |      net      | IOL_T92B | clk_25M_c |     |
|    led_wf1/led_sig_reg[1]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[1]_dup1/SCLK | xsODFF_K1C1E1 |        |               |          |           |     |
=============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 5174.2     + 21         - 0          - -63        
            = 5258.2
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 3
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_pin[2]_MGIOL/CE  [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A      |      0 |               |          | N/A                      |     |
| clk_25M                                 |      top      |      0 | clock_latency |          | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO      |      0 |      net      | PT79A    | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI     |        |               |          |                          |     |
|    clk_25M_pad/O                        |    xsIOBI     |        |               |          |                          |     |
| clk_25M/PADDI                           |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL     | 1735.4 |      net      | R2C102L  | clk_25M_c                |     |
| --                                      |      --       |     -- |      --       | --       | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1  |        |               |          |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1  |        |               |          |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL     |   47.7 |    Tshcko     |          | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL     |  736.4 |      net      | R2C101L  | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL     |  209.9 |      net      | R2C101L  | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL     |  738.8 |      net      | R2C100L  | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6    |        |               |          |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL     |   75.1 |     Tilo      |          | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL     |  736.2 |      net      | R2C100L  | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6    |        |               |          |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL     |   75.1 |     Tilo      |          | _n_140                   | 21  |
| led_pin[2]_MGIOL/CE                     |    IOLOGIC    | 1981.6 |      net      | IOL_T92A | _n_140                   |     |
|    led_wf1/led_sig_reg[2]_dup1/SP       | xsODFF_K1C1E1 |        |               |          |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 4750.9     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 4402.8
    logic Level      = 4

[Data Capture Path]
=============================================================================================================
|                NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
=============================================================================================================
| CLOCK'clk_25M                       |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                             |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:3/CE     |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[2]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    clk_25M_pad/I                    |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                    |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                       |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| led_pin[2]_MGIOL/CLK                |    IOLOGIC    | 1672.4 |      net      | IOL_T92A | clk_25M_c |     |
|    led_wf1/led_sig_reg[2]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[2]_dup1/SCLK | xsODFF_K1C1E1 |        |               |          |           |     |
=============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4750.9     + 21         - 0          - -63        
            = 4834.9
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 4
********************
From  : led_wf1/_i_2/_i_0_rkd_12/AQ [launch  clock : clk_25M, rising edge 1]
To    : osc_c6_pin_MGIOL/TXDATA0    [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
==============================================================================================================
|               NODE               |      CELL      | DELAY  |     TYPE      |   LOC    |     NET      | FO# |
==============================================================================================================
| CLOCK'clk_25M                    |      N/A       |      0 |               |          | N/A          |     |
| clk_25M                          |      top       |      0 | clock_latency |          | clk_25M      | 1   |
| clk_25M/PAD#bidir_in             |      PIO       |      0 |      net      | PT79A    | clk_25M      | 1   |
|    clk_25M_pad/I                 |     xsIOBI     |        |               |          |              |     |
|    clk_25M_pad/O                 |     xsIOBI     |        |               |          |              |     |
| clk_25M/PADDI                    |      PIO       |   1091 |   PADI_DEL    |          | clk_25M_c    | 12  |
| led_wf1/_i_2/_i_0_rkd_12/CLK     |     SLICEL     | 1735.4 |      net      | R2C100L  | clk_25M_c    |     |
| --                               |       --       |     -- |      --       | --       | --           | --  |
|    led_wf1/led_sig_reg[1]/C      | xsDFFSA_K1C1E1 |        |               |          |              |     |
|    led_wf1/led_sig_reg[1]/Q      | xsDFFSA_K1C1E1 |        |               |          |              |     |
| led_wf1/_i_2/_i_0_rkd_12/AQ      |     SLICEL     |   30.5 |     Tcko      |          | led_pin[1]_c | 3   |
| osc_c6_pin_MGIOL/TXDATA0         |    IOLOGIC     | 4239.8 |      net      | IOL_T43C | led_pin[1]_c |     |
|    led_wf1/led_sig_reg[0]_dup2/D | xsODFF_K1P1E1  |        |               |          |              |     |
==============================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 4270.3     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 0
    total wire delay = 4239.8
    logic Level      = 0

[Data Capture Path]
==============================================================================================================
|                 NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
==============================================================================================================
| CLOCK'clk_25M                        |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                              |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                 |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:6/TXDATA0 |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup2/D     | xsODFF_K1P1E1 |        |               |          |           |     |
|    clk_25M_pad/I                     |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                     |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                        |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| osc_c6_pin_MGIOL/CLK                 |    IOLOGIC    | 1672.4 |      net      | IOL_T43C | clk_25M_c |     |
|    led_wf1/led_sig_reg[0]_dup2/D     | xsODFF_K1P1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup2/SCLK  | xsODFF_K1P1E1 |        |               |          |           |     |
==============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4270.3     + 284        - 0          - -63        
            = 4617.3
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 5
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_pin[0]_MGIOL/CE  [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A      |      0 |               |          | N/A                      |     |
| clk_25M                                 |      top      |      0 | clock_latency |          | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO      |      0 |      net      | PT79A    | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI     |        |               |          |                          |     |
|    clk_25M_pad/O                        |    xsIOBI     |        |               |          |                          |     |
| clk_25M/PADDI                           |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL     | 1735.4 |      net      | R2C102L  | clk_25M_c                |     |
| --                                      |      --       |     -- |      --       | --       | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1  |        |               |          |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1  |        |               |          |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL     |   47.7 |    Tshcko     |          | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL     |  736.4 |      net      | R2C101L  | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL     |  209.9 |      net      | R2C101L  | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL     |  738.8 |      net      | R2C100L  | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6    |        |               |          |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL     |   75.1 |     Tilo      |          | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL     |  736.2 |      net      | R2C100L  | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6    |        |               |          |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL     |   75.1 |     Tilo      |          | _n_140                   | 21  |
| led_pin[0]_MGIOL/CE                     |    IOLOGIC    |   1474 |      net      | IOL_T95D | _n_140                   |     |
|    led_wf1/led_sig_reg[0]_dup1/SP       | xsODFF_K1P1E1 |        |               |          |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 4243.4     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3895.3
    logic Level      = 4

[Data Capture Path]
=============================================================================================================
|                NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
=============================================================================================================
| CLOCK'clk_25M                       |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                             |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:5/CE     |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup1/SP   | xsODFF_K1P1E1 |        |               |          |           |     |
|    clk_25M_pad/I                    |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                    |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                       |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| led_pin[0]_MGIOL/CLK                |    IOLOGIC    | 1672.4 |      net      | IOL_T95D | clk_25M_c |     |
|    led_wf1/led_sig_reg[0]_dup1/SP   | xsODFF_K1P1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[0]_dup1/SCLK | xsODFF_K1P1E1 |        |               |          |           |     |
=============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4243.4     + 21         - 0          - -63        
            = 4327.4
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 6
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_pin[3]_MGIOL/CE  [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A      |      0 |               |          | N/A                      |     |
| clk_25M                                 |      top      |      0 | clock_latency |          | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO      |      0 |      net      | PT79A    | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI     |        |               |          |                          |     |
|    clk_25M_pad/O                        |    xsIOBI     |        |               |          |                          |     |
| clk_25M/PADDI                           |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL     | 1735.4 |      net      | R2C102L  | clk_25M_c                |     |
| --                                      |      --       |     -- |      --       | --       | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1  |        |               |          |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1  |        |               |          |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL     |   47.7 |    Tshcko     |          | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL     |  736.4 |      net      | R2C101L  | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL     |  209.9 |      net      | R2C101L  | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6    |        |               |          |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL     |   75.1 |     Tilo      |          | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL     |  738.8 |      net      | R2C100L  | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6    |        |               |          |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL     |   75.1 |     Tilo      |          | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL     |  736.2 |      net      | R2C100L  | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6    |        |               |          |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6    |        |               |          |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL     |   75.1 |     Tilo      |          | _n_140                   | 21  |
| led_pin[3]_MGIOL/CE                     |    IOLOGIC    | 1171.9 |      net      | IOL_T92D | _n_140                   |     |
|    led_wf1/led_sig_reg[3]_dup1/SP       | xsODFF_K1C1E1 |        |               |          |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3941.3     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3593.2
    logic Level      = 4

[Data Capture Path]
=============================================================================================================
|                NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |    NET    | FO# |
=============================================================================================================
| CLOCK'clk_25M                       |      N/A      |      0 |               |          | N/A       |     |
| clk_25M                             |      top      |      0 | clock_latency |          | clk_25M   | 1   |
| clk_25M/PAD#bidir_in                |      PIO      |      0 |      net      | PT79A    | clk_25M   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:2/CE     |    IOLOGIC    |        |               |          |           |     |
|    led_wf1/led_sig_reg[3]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    clk_25M_pad/I                    |    xsIOBI     |        |               |          |           |     |
|    clk_25M_pad/O                    |    xsIOBI     |        |               |          |           |     |
| clk_25M/PADDI                       |      PIO      |   1091 |   PADI_DEL    |          | clk_25M_c | 12  |
| led_pin[3]_MGIOL/CLK                |    IOLOGIC    | 1672.4 |      net      | IOL_T92D | clk_25M_c |     |
|    led_wf1/led_sig_reg[3]_dup1/SP   | xsODFF_K1C1E1 |        |               |          |           |     |
|    led_wf1/led_sig_reg[3]_dup1/SCLK | xsODFF_K1C1E1 |        |               |          |           |     |
=============================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3941.3     + 21         - 0          - -63        
            = 4025.3
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 7
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_pin[3]_c/CE      [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
================================================================================================================================
|                  NODE                   |      CELL      | DELAY  |     TYPE      |   LOC   |           NET            | FO# |
================================================================================================================================
| CLOCK'clk_25M                           |      N/A       |      0 |               |         | N/A                      |     |
| clk_25M                                 |      top       |      0 | clock_latency |         | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |      PIO       |      0 |      net      | PT79A   | clk_25M                  | 1   |
|    clk_25M_pad/I                        |     xsIOBI     |        |               |         |                          |     |
|    clk_25M_pad/O                        |     xsIOBI     |        |               |         |                          |     |
| clk_25M/PADDI                           |      PIO       |   1091 |   PADI_DEL    |         | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |     SLICEL     | 1735.4 |      net      | R2C102L | clk_25M_c                |     |
| --                                      |       --       |     -- |      --       | --      | --                       | --  |
|    led_wf1/cnt_reg[11]/C                |  xsDFFSA_K1C1  |        |               |         |                          |     |
|    led_wf1/cnt_reg[11]/Q                |  xsDFFSA_K1C1  |        |               |         |                          |     |
| led_wf1/cnt[16]/BMUX                    |     SLICEL     |   47.7 |    Tshcko     |         | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |     SLICEL     |  736.4 |      net      | R2C101L | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |    xsLUTSA6    |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |    xsLUTSA6    |        |               |         |                          |     |
| led_wf1/cnt[9]/C                        |     SLICEL     |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |     SLICEL     |  209.9 |      net      | R2C101L | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |    xsLUTSA6    |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |    xsLUTSA6    |        |               |         |                          |     |
| led_wf1/cnt[9]/D                        |     SLICEL     |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |     SLICEL     |  738.8 |      net      | R2C100L | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |    xsLUTSA6    |        |               |         |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |    xsLUTSA6    |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |     SLICEL     |   75.1 |     Tilo      |         | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |     SLICEL     |  736.2 |      net      | R2C100L | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |    xsLUTSA6    |        |               |         |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |    xsLUTSA6    |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |     SLICEL     |   75.1 |     Tilo      |         | _n_140                   | 21  |
| led_pin[3]_c/CE                         |     SLICEL     | 1139.6 |      net      | R2C98L  | _n_140                   |     |
|    led_wf1/led_sig_reg[2]/CE            | xsDFFSA_K1C1E1 |        |               |         |                          |     |
================================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3909       (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3560.9
    logic Level      = 4

[Data Capture Path]
=======================================================================================================
|              NODE              |      CELL      | DELAY  |     TYPE      |  LOC   |    NET    | FO# |
=======================================================================================================
| CLOCK'clk_25M                  |      N/A       |      0 |               |        | N/A       |     |
| clk_25M                        |      top       |      0 | clock_latency |        | clk_25M   | 1   |
| clk_25M/PAD#bidir_in           |      PIO       |      0 |      net      | PT79A  | clk_25M   | 1   |
|    /U_ARCH/SLICEL/SLICEL:13/CE |     SLICEL     |        |               |        |           |     |
|    led_wf1/led_sig_reg[2]/CE   | xsDFFSA_K1C1E1 |        |               |        |           |     |
|    clk_25M_pad/I               |     xsIOBI     |        |               |        |           |     |
|    clk_25M_pad/O               |     xsIOBI     |        |               |        |           |     |
| clk_25M/PADDI                  |      PIO       |   1091 |   PADI_DEL    |        | clk_25M_c | 12  |
| led_pin[3]_c/CLK               |     SLICEL     | 1672.4 |      net      | R2C98L | clk_25M_c |     |
|    led_wf1/led_sig_reg[2]/CE   | xsDFFSA_K1C1E1 |        |               |        |           |     |
|    led_wf1/led_sig_reg[2]/C    | xsDFFSA_K1C1E1 |        |               |        |           |     |
=======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3909       + 47.5       - 0          - -63        
            = 4019.5
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 8
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/n_3/A1       [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
==============================================================================================================================
|                  NODE                   |     CELL     | DELAY  |     TYPE      |   LOC   |           NET            | FO# |
==============================================================================================================================
| CLOCK'clk_25M                           |     N/A      |      0 |               |         | N/A                      |     |
| clk_25M                                 |     top      |      0 | clock_latency |         | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |     PIO      |      0 |      net      | PT79A   | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI    |        |               |         |                          |     |
|    clk_25M_pad/O                        |    xsIOBI    |        |               |         |                          |     |
| clk_25M/PADDI                           |     PIO      |   1091 |   PADI_DEL    |         | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL    | 1735.4 |      net      | R2C102L | clk_25M_c                |     |
| --                                      |      --      |     -- |      --       | --      | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1 |        |               |         |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1 |        |               |         |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL    |   47.7 |    Tshcko     |         | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL    |  736.4 |      net      | R2C101L | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL    |  209.9 |      net      | R2C101L | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL    |  738.8 |      net      | R2C100L | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6   |        |               |         |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL    |   75.1 |     Tilo      |         | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL    |  736.2 |      net      | R2C100L | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6   |        |               |         |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL    |   75.1 |     Tilo      |         | _n_140                   | 21  |
| led_wf1/n_3/A1                          |    SLICEL    |  936.4 |      net      | R2C103L | _n_140                   |     |
|    led_wf1/_i_0/I0                      |  xsLUTSA6_2  |        |               |         |                          |     |
|    led_wf1/_i_0/O5                      |  xsLUTSA6_2  |        |               |         |                          |     |
|    led_wf1/cnt_reg[20]/D                | xsDFFSA_K1C1 |        |               |         |                          |     |
==============================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3705.8     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3357.7
    logic Level      = 4

[Data Capture Path]
======================================================================================================
|              NODE              |     CELL     | DELAY  |     TYPE      |   LOC   |    NET    | FO# |
======================================================================================================
| CLOCK'clk_25M                  |     N/A      |      0 |               |         | N/A       |     |
| clk_25M                        |     top      |      0 | clock_latency |         | clk_25M   | 1   |
| clk_25M/PAD#bidir_in           |     PIO      |      0 |      net      | PT79A   | clk_25M   | 1   |
|    /U_ARCH/SLICEL/SLICEL:12/A1 |    SLICEL    |        |               |         |           |     |
|    led_wf1/_i_0/I0             |  xsLUTSA6_2  |        |               |         |           |     |
|    led_wf1/_i_0/O5             |  xsLUTSA6_2  |        |               |         |           |     |
|    led_wf1/cnt_reg[20]/D       | xsDFFSA_K1C1 |        |               |         |           |     |
|    clk_25M_pad/I               |    xsIOBI    |        |               |         |           |     |
|    clk_25M_pad/O               |    xsIOBI    |        |               |         |           |     |
| clk_25M/PADDI                  |     PIO      |   1091 |   PADI_DEL    |         | clk_25M_c | 12  |
| led_wf1/n_3/CLK                |    SLICEL    | 1672.4 |      net      | R2C103L | clk_25M_c |     |
|    led_wf1/_i_0/I0             |  xsLUTSA6_2  |        |               |         |           |     |
|    led_wf1/_i_0/O5             |  xsLUTSA6_2  |        |               |         |           |     |
|    led_wf1/cnt_reg[20]/D       | xsDFFSA_K1C1 |        |               |         |           |     |
|    led_wf1/cnt_reg[20]/C       | xsDFFSA_K1C1 |        |               |         |           |     |
======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3705.8     + 144        - 0          - -63        
            = 3912.8
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 9
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/n_3/B1       [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
==============================================================================================================================
|                  NODE                   |     CELL     | DELAY  |     TYPE      |   LOC   |           NET            | FO# |
==============================================================================================================================
| CLOCK'clk_25M                           |     N/A      |      0 |               |         | N/A                      |     |
| clk_25M                                 |     top      |      0 | clock_latency |         | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |     PIO      |      0 |      net      | PT79A   | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI    |        |               |         |                          |     |
|    clk_25M_pad/O                        |    xsIOBI    |        |               |         |                          |     |
| clk_25M/PADDI                           |     PIO      |   1091 |   PADI_DEL    |         | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL    | 1735.4 |      net      | R2C102L | clk_25M_c                |     |
| --                                      |      --      |     -- |      --       | --      | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1 |        |               |         |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1 |        |               |         |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL    |   47.7 |    Tshcko     |         | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL    |  736.4 |      net      | R2C101L | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL    |  209.9 |      net      | R2C101L | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL    |  738.8 |      net      | R2C100L | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6   |        |               |         |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL    |   75.1 |     Tilo      |         | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL    |  736.2 |      net      | R2C100L | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6   |        |               |         |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL    |   75.1 |     Tilo      |         | _n_140                   | 21  |
| led_wf1/n_3/B1                          |    SLICEL    |  936.4 |      net      | R2C103L | _n_140                   |     |
|    led_wf1/_i_31/I0                     |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_31/O                      |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/cnt_reg[23]/D                | xsDFFSA_K1C1 |        |               |         |                          |     |
==============================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3705.8     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3357.7
    logic Level      = 4

[Data Capture Path]
======================================================================================================
|              NODE              |     CELL     | DELAY  |     TYPE      |   LOC   |    NET    | FO# |
======================================================================================================
| CLOCK'clk_25M                  |     N/A      |      0 |               |         | N/A       |     |
| clk_25M                        |     top      |      0 | clock_latency |         | clk_25M   | 1   |
| clk_25M/PAD#bidir_in           |     PIO      |      0 |      net      | PT79A   | clk_25M   | 1   |
|    /U_ARCH/SLICEL/SLICEL:12/B1 |    SLICEL    |        |               |         |           |     |
|    led_wf1/_i_31/I0            |   xsLUTSA6   |        |               |         |           |     |
|    led_wf1/_i_31/O             |   xsLUTSA6   |        |               |         |           |     |
|    led_wf1/cnt_reg[23]/D       | xsDFFSA_K1C1 |        |               |         |           |     |
|    clk_25M_pad/I               |    xsIOBI    |        |               |         |           |     |
|    clk_25M_pad/O               |    xsIOBI    |        |               |         |           |     |
| clk_25M/PADDI                  |     PIO      |   1091 |   PADI_DEL    |         | clk_25M_c | 12  |
| led_wf1/n_3/CLK                |    SLICEL    | 1672.4 |      net      | R2C103L | clk_25M_c |     |
|    led_wf1/_i_31/I0            |   xsLUTSA6   |        |               |         |           |     |
|    led_wf1/_i_31/O             |   xsLUTSA6   |        |               |         |           |     |
|    led_wf1/cnt_reg[23]/D       | xsDFFSA_K1C1 |        |               |         |           |     |
|    led_wf1/cnt_reg[23]/C       | xsDFFSA_K1C1 |        |               |         |           |     |
======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3705.8     + 122.8      - 0          - -63        
            = 3891.6
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 10
********************
From  : led_wf1/cnt[16]/BMUX [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt[6]/D3    [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
==============================================================================================================================
|                  NODE                   |     CELL     | DELAY  |     TYPE      |   LOC   |           NET            | FO# |
==============================================================================================================================
| CLOCK'clk_25M                           |     N/A      |      0 |               |         | N/A                      |     |
| clk_25M                                 |     top      |      0 | clock_latency |         | clk_25M                  | 1   |
| clk_25M/PAD#bidir_in                    |     PIO      |      0 |      net      | PT79A   | clk_25M                  | 1   |
|    clk_25M_pad/I                        |    xsIOBI    |        |               |         |                          |     |
|    clk_25M_pad/O                        |    xsIOBI    |        |               |         |                          |     |
| clk_25M/PADDI                           |     PIO      |   1091 |   PADI_DEL    |         | clk_25M_c                | 12  |
| led_wf1/cnt[16]/CLK                     |    SLICEL    | 1735.4 |      net      | R2C102L | clk_25M_c                |     |
| --                                      |      --      |     -- |      --       | --      | --                       | --  |
|    led_wf1/cnt_reg[11]/C                | xsDFFSA_K1C1 |        |               |         |                          |     |
|    led_wf1/cnt_reg[11]/Q                | xsDFFSA_K1C1 |        |               |         |                          |     |
| led_wf1/cnt[16]/BMUX                    |    SLICEL    |   47.7 |    Tshcko     |         | led_wf1/cnt[11]          | 2   |
| led_wf1/cnt[9]/C2                       |    SLICEL    |  736.4 |      net      | R2C101L | led_wf1/cnt[11]          |     |
|    led_wf1/_i_2/_i_0_rkd_14/I1          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_14/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/C                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_14 | 1   |
| led_wf1/cnt[9]/D4                       |    SLICEL    |  209.9 |      net      | R2C101L | led_wf1/_i_2/_i_0_rkd_14 |     |
|    led_wf1/_i_2/_i_0_rkd_19/I3          |   xsLUTSA6   |        |               |         |                          |     |
|    led_wf1/_i_2/_i_0_rkd_19/O           |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/cnt[9]/D                        |    SLICEL    |   75.1 |     Tilo      |         | led_wf1/_i_2/_i_0_rkd_19 | 1   |
| led_wf1/_i_2/_i_0_rkd_12/B1             |    SLICEL    |  738.8 |      net      | R2C100L | led_wf1/_i_2/_i_0_rkd_19 |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/I0 |   xsLUTSA6   |        |               |         |                          |     |
|    dec_of_inverted_led_wf1/_i_2/_i_0/O  |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/B              |    SLICEL    |   75.1 |     Tilo      |         | _n_141                   | 1   |
| led_wf1/_i_2/_i_0_rkd_12/D1             |    SLICEL    |  736.2 |      net      | R2C100L | _n_141                   |     |
|    inverted_led_wf1/_i_2/_i_0/I0        |   xsLUTSA6   |        |               |         |                          |     |
|    inverted_led_wf1/_i_2/_i_0/O         |   xsLUTSA6   |        |               |         |                          |     |
| led_wf1/_i_2/_i_0_rkd_12/D              |    SLICEL    |   75.1 |     Tilo      |         | _n_140                   | 21  |
| led_wf1/cnt[6]/D3                       |    SLICEL    |  914.7 |      net      | R2C99L  | _n_140                   |     |
|    led_wf1/_i_11/I2                     |  xsLUTSA6_2  |        |               |         |                          |     |
|    led_wf1/_i_11/O5                     |  xsLUTSA6_2  |        |               |         |                          |     |
|    led_wf1/cnt_reg[0]/D                 | xsDFFSA_K1C1 |        |               |         |                          |     |
==============================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3684.1     (Tdatp)
    clock-to-q Delay = 47.7
    total cell delay = 300.4
    total wire delay = 3336
    logic Level      = 4

[Data Capture Path]
====================================================================================================
|             NODE              |     CELL     | DELAY  |     TYPE      |  LOC   |    NET    | FO# |
====================================================================================================
| CLOCK'clk_25M                 |     N/A      |      0 |               |        | N/A       |     |
| clk_25M                       |     top      |      0 | clock_latency |        | clk_25M   | 1   |
| clk_25M/PAD#bidir_in          |     PIO      |      0 |      net      | PT79A  | clk_25M   | 1   |
|    /U_ARCH/SLICEL/SLICEL:8/D3 |    SLICEL    |        |               |        |           |     |
|    led_wf1/_i_11/I2           |  xsLUTSA6_2  |        |               |        |           |     |
|    led_wf1/_i_11/O5           |  xsLUTSA6_2  |        |               |        |           |     |
|    led_wf1/cnt_reg[0]/D       | xsDFFSA_K1C1 |        |               |        |           |     |
|    clk_25M_pad/I              |    xsIOBI    |        |               |        |           |     |
|    clk_25M_pad/O              |    xsIOBI    |        |               |        |           |     |
| clk_25M/PADDI                 |     PIO      |   1091 |   PADI_DEL    |        | clk_25M_c | 12  |
| led_wf1/cnt[6]/CLK            |    SLICEL    | 1672.4 |      net      | R2C99L | clk_25M_c |     |
|    led_wf1/_i_11/I2           |  xsLUTSA6_2  |        |               |        |           |     |
|    led_wf1/_i_11/O5           |  xsLUTSA6_2  |        |               |        |           |     |
|    led_wf1/cnt_reg[0]/D       | xsDFFSA_K1C1 |        |               |        |           |     |
|    led_wf1/cnt_reg[0]/C       | xsDFFSA_K1C1 |        |               |        |           |     |
====================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3684.1     + 144        - 0          - -63        
            = 3891.1
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


############################################################################
# FMAX Summary
############################################################################
Slowest clock     : clk_25M
Minimum period    : 6030.8 ps
Maximum frequency : 165.8 MHz
############################################################################
clk_25M : 165.8 Mhz


