#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 09 16:47:48 2016
# Process ID: 12688
# Current directory: C:/Projects/Casioproject/Casio/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18032 C:\Projects\Casioproject\Casio\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio/Casio.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
open_run impl_1
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
delete_bd_objs [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
