{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1638874815154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1638874815155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 05:00:15 2021 " "Processing started: Tue Dec 07 05:00:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1638874815155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1638874815155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1638874815155 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1638874815497 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "PLL.qsys " "Elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1638874815563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:16 Progress: Loading src/PLL.qsys " "2021.12.07.05:00:16 Progress: Loading src/PLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874816602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:16 Progress: Reading input file " "2021.12.07.05:00:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874816837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:16 Progress: Adding altpll_0 \[altpll 12.1\] " "2021.12.07.05:00:16 Progress: Adding altpll_0 \[altpll 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874816978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:17 Progress: Parameterizing module altpll_0 " "2021.12.07.05:00:17 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:17 Progress: Building connections " "2021.12.07.05:00:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:17 Progress: Parameterizing connections " "2021.12.07.05:00:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:17 Progress: Validating " "2021.12.07.05:00:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.05:00:17 Progress: Done reading input file " "2021.12.07.05:00:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817367 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638874817441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638874817441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638874817441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638874817441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH " "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874817963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\" " "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874820165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Done PLL\" with 2 modules, 2 files, 12181 bytes " "PLL: Done PLL\" with 2 modules, 2 files, 12181 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638874820166 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "PLL.qsys " "Finished elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1638874820800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_TEST-MAIN " "Found design unit 1: VGA_TEST-MAIN" {  } { { "src/VGA_TEST2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA_TEST2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821162 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST " "Found entity 1: VGA_TEST" {  } { { "src/VGA_TEST2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA_TEST2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821164 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC2-MAIN " "Found design unit 1: SYNC2-MAIN" {  } { { "src/SYNC2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/SYNC2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821166 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC2 " "Found entity 1: SYNC2" {  } { { "src/SYNC2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/SYNC2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "src/SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/SYNC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821168 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "src/SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/SYNC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl " "Found design unit 1: ctrl" {  } { { "src/PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-body " "Found design unit 2: ctrl-body" {  } { { "src/PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638874821170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "db/ip/PLL/PLL.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821189 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821189 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_bva2 " "Found entity 3: PLL_altpll_0_altpll_bva2" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821189 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1638874821235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGACLK1 VGA.vhd(28) " "Verilog HDL or VHDL warning at VGA.vhd(28): object \"VGACLK1\" assigned a value but never read" {  } { { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1638874821236 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(28) " "VHDL Signal Declaration warning at VGA.vhd(28): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1638874821236 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C " "Elaborating entity \"PLL\" for hierarchy \"PLL:C\"" {  } { { "src/VGA.vhd" "C" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\"" {  } { { "db/ip/PLL/PLL.v" "altpll_0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/PLL.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "stdsync2" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "dffpipe3" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_bva2 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_bva2\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "sd1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "src/VGA.vhd" "C1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638874821250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB SYNC.vhd(36) " "Verilog HDL or VHDL warning at SYNC.vhd(36): object \"RGB\" assigned a value but never read" {  } { { "src/SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/SYNC.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1638874821252 "|VGA|SYNC:C1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC:C1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC:C1\|Mult0\"" {  } { { "src/PCG.vhd" "Mult0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1638874821538 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC:C1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC:C1\|Mult1\"" {  } { { "src/PCG.vhd" "Mult1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1638874821538 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1638874821538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_mult:Mult0\"" {  } { { "src/PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1638874821610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_mult:Mult0 " "Instantiated megafunction \"SYNC:C1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638874821610 ""}  } { { "src/PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/PCG.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1638874821610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638874821671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638874821671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1638874822042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1638874822297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1638874822297 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 150 -1 0 } } { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 270 0 0 } } { "db/ip/PLL/PLL.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/PLL.v" 26 0 0 } } { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 55 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1 1638874822312 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 150 -1 0 } } { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/submodules/PLL_altpll_0.v" 270 0 0 } } { "db/ip/PLL/PLL.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/db/ip/PLL/PLL.v" 26 0 0 } } { "src/VGA.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaCasa/src/VGA.vhd" 55 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1638874822312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1638874822335 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1638874822335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1638874822335 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1638874822335 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1638874822335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1638874822335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1638874822359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 05:00:22 2021 " "Processing ended: Tue Dec 07 05:00:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1638874822359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1638874822359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1638874822359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1638874822359 ""}
