
---------- Begin Simulation Statistics ----------
final_tick                               873645147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    96078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10635.02                       # Real time elapsed on the host
host_tick_rate                               82147970                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512064                       # Number of instructions simulated
sim_ops                                    1021793704                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.873645                       # Number of seconds simulated
sim_ticks                                873645147000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.799841                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116605459                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134338333                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8520274                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187113995                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15519487                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15640146                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          120659                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237138224                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1665172                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819882                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5712352                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015034                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22553714                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466147                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53630704                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892406000                       # Number of instructions committed
system.cpu0.commit.committedOps             893228080                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1597686662                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284878                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1150921097     72.04%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266851374     16.70%     88.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67485474      4.22%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65926150      4.13%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14790006      0.93%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4499973      0.28%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1074411      0.07%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3584463      0.22%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22553714      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1597686662                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341046                       # Number of function calls committed.
system.cpu0.commit.int_insts                863516331                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412887                       # Number of loads committed
system.cpu0.commit.membars                    1641836                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641842      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491118308     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232761     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761390     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893228080                       # Class of committed instruction
system.cpu0.commit.refs                     390994179                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892406000                       # Number of Instructions Simulated
system.cpu0.committedOps                    893228080                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.925552                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.925552                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193928227                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2811806                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115619920                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             961486013                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               736768711                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                669322689                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5721601                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8377000                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2786267                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237138224                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171252075                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    876107493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2789118                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     981477389                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17059076                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138001                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         723890279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132124946                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571166                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1608527495                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               916359046     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516065484     32.08%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91838767      5.71%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67470959      4.19%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8915682      0.55%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3974899      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  565560      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309527      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27571      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1608527495                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      109847042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5751253                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226434413                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538161                       # Inst execution rate
system.cpu0.iew.exec_refs                   408389624                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112568667                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159687105                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301601875                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1994444                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1691063                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116786500                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          946851952                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295820957                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5244303                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924762428                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                684568                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3363413                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5721601                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4967681                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13390292                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14051                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9906                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3616955                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21188988                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6205208                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9906                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       738770                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5012483                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                373476986                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916766818                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.903431                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337410847                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533508                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916814682                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127820893                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585395196                       # number of integer regfile writes
system.cpu0.ipc                              0.519331                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519331                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643337      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506788607     54.49%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839506      0.84%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639138      0.18%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298864181     32.14%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113231913     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930006732                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1042704                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001121                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178438     17.11%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                751171     72.04%     89.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113093     10.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929406047                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3469649043                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916766768                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1000484454                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 940876450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930006732                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5975502                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53623868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65483                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3509355                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31229068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1608527495                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578173                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798358                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          926754834     57.62%     57.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487164225     30.29%     87.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151772700      9.44%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34395797      2.14%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7122708      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             648849      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             374713      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             222991      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              70678      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1608527495                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541213                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16996962                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2692701                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301601875                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116786500                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1718374537                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28915796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169006928                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160949                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3929790                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               743576305                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9084413                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6357                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1164583098                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             955003243                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612099737                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                664236715                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11765433                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5721601                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25862728                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42938783                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1164583054                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123218                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4622                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10392440                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4572                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2521972648                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1904563736                       # The number of ROB writes
system.cpu0.timesIdled                       24908094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.476231                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8382688                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9582818                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1516302                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12363917                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            231560                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         270687                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           39127                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14579655                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24683                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1344802                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300344                       # Number of branches committed
system.cpu1.commit.bw_lim_events               634653                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9864837                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847566                       # Number of instructions committed
system.cpu1.commit.committedOps              42667436                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    235753304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180983                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.772216                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    216270642     91.74%     91.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9477623      4.02%     95.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3823827      1.62%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3766642      1.60%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       701921      0.30%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       207610      0.09%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       773427      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96959      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       634653      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    235753304                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317337                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181945                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552339                       # Number of loads committed
system.cpu1.commit.membars                    1639396                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639396      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990192     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371998     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665709      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42667436                       # Class of committed instruction
system.cpu1.commit.refs                      16037719                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847566                       # Number of Instructions Simulated
system.cpu1.committedOps                     42667436                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.698859                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.698859                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            196331334                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               175778                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8015780                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57183630                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11165985                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26758995                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1345982                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               346723                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2156478                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14579655                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8715724                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    226304329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               233378                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59083489                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3034964                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061135                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9936950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8614248                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.247747                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237758774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.251955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.681452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               199458933     83.89%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24061650     10.12%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9420622      3.96%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3249590      1.37%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  773586      0.33%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  692637      0.29%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   43526      0.02%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31634      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26596      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237758774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         724615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1384676                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11440178                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204578                       # Inst execution rate
system.cpu1.iew.exec_refs                    18172576                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5267505                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              170173311                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13798044                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820536                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1024944                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5839252                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52524198                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12905071                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1632249                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48788396                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                793971                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2503110                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1345982                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4213378                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          192326                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12616                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2425                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2407                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2245705                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1353872                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2425                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542434                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        842242                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24442041                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47870694                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799649                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19545054                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200730                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47896547                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62089623                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30561052                       # number of integer regfile writes
system.cpu1.ipc                              0.175474                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175474                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639612      3.25%      3.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30013142     59.53%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14174851     28.11%     90.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4592885      9.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50420645                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     927964                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018404                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 150087     16.17%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                681642     73.46%     89.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96233     10.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49708983                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339592849                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47870682                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         62382164                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50064148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50420645                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2460050                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9856761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64847                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           358                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5176163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237758774                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643185                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          205485332     86.43%     86.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21053027      8.85%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7013000      2.95%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2433306      1.02%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1249944      0.53%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             229511      0.10%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             196827      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69209      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28618      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237758774                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211422                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6634615                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1222934                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13798044                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5839252                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu1.numCycles                       238483389                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1508800552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              180299085                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216664                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5365499                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12739443                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                773524                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8027                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71211762                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55340326                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           34958857                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26899024                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10171694                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1345982                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16450379                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7742193                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        71211750                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24861                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10613561                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   287649845                       # The number of ROB reads
system.cpu1.rob.rob_writes                  107074989                       # The number of ROB writes
system.cpu1.timesIdled                          24566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.067510                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8435837                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9688846                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1642740                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12316406                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            261698                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         340257                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           78559                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14585883                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25495                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1403612                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230267                       # Number of branches committed
system.cpu2.commit.bw_lim_events               595725                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10331321                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41652713                       # Number of instructions committed
system.cpu2.commit.committedOps              42472577                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    236060549                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.179922                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.765305                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    216499191     91.71%     91.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9562685      4.05%     95.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3894628      1.65%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3735252      1.58%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       685696      0.29%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       216131      0.09%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773046      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        98195      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       595725      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    236060549                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318227                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995539                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489717                       # Number of loads committed
system.cpu2.commit.membars                    1639386                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639386      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871410     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309377     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652263      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42472577                       # Class of committed instruction
system.cpu2.commit.refs                      15961652                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41652713                       # Number of Instructions Simulated
system.cpu2.committedOps                     42472577                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.737624                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.737624                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            196057736                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               243660                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8067134                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              57650654                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11597061                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 26934760                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1404650                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               427590                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2150088                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14585883                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8854922                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    226312074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               251325                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      59697150                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3287556                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.061032                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10188442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8697535                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.249792                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         238144295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.254123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.685325                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               199656621     83.84%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                24029200     10.09%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9394665      3.94%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3504078      1.47%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  797742      0.33%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  659724      0.28%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   44489      0.02%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31495      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26281      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           238144295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         843313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1444544                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11402189                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.204437                       # Inst execution rate
system.cpu2.iew.exec_refs                    18137215                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239143                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              170193645                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13817671                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            820530                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1017538                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5791208                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52795221                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12898072                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1736815                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48857942                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                825715                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2585689                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1404650                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4323643                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          190302                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12366                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2072                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1684                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2327954                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1319273                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2072                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       534903                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        909641                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24423026                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47922455                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803762                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19630294                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.200523                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47947557                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62156399                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30680901                       # number of integer regfile writes
system.cpu2.ipc                              0.174288                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174288                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.24%      3.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30225444     59.74%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14162724     27.99%     90.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4566835      9.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50594757                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915588                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018096                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 140590     15.36%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678755     74.13%     89.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96241     10.51%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49870725                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340316204                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47922443                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         63118869                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50335156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50594757                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2460065                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10322643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            66833                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           387                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5346237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    238144295                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.212454                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.642442                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          205700925     86.38%     86.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21172346      8.89%     95.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7091737      2.98%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2404395      1.01%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1257900      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             233069      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             187228      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              68121      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28574      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      238144295                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.211705                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6573604                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1181388                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13817671                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5791208                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       238987608                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1508296332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              180224840                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105884                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5361658                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13269973                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                622495                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6819                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             71553727                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              55618304                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           35346076                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26914840                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10080025                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1404650                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16305756                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8240192                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        71553715                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24236                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               818                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10826590                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           814                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   288267643                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107698221                       # The number of ROB writes
system.cpu2.timesIdled                          25524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.837682                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10614052                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11075030                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2683962                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16792439                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            232947                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         333564                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          100617                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19372007                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22217                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1996874                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574512                       # Number of branches committed
system.cpu3.commit.bw_lim_events               634089                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24559771                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42605785                       # Number of instructions committed
system.cpu3.commit.committedOps              43425611                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    237537645                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.182816                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.765285                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    217285357     91.47%     91.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9979905      4.20%     95.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4029733      1.70%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3921006      1.65%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       725666      0.31%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       226283      0.10%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       632811      0.27%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       102795      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       634089      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    237537645                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292135                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40888626                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836788                       # Number of loads committed
system.cpu3.commit.membars                    1639335                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639335      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25391166     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656420     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3738549      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43425611                       # Class of committed instruction
system.cpu3.commit.refs                      16394981                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42605785                       # Number of Instructions Simulated
system.cpu3.committedOps                     43425611                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.689925                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.689925                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183899386                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               691949                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9648460                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              76702015                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16302607                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 37490508                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1997965                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               801982                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2143796                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19372007                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12802683                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224469717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               484072                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      85306570                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5370106                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079910                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14679457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10846999                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.351890                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         241834262                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.362299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844513                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189152495     78.22%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31166587     12.89%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14295455      5.91%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4041195      1.67%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  773966      0.32%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1872170      0.77%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  474747      0.20%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31140      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26507      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           241834262                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         589461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2038111                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13181361                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.216882                       # Inst execution rate
system.cpu3.iew.exec_refs                    18738454                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5386651                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160923288                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18643203                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1643084                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1323705                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7533569                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67969597                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13351803                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1858131                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52577253                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                757190                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2580455                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1997965                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4116383                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          198810                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14931                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2239                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1749                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6806415                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2975376                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2239                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       744798                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1293313                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25810692                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51564319                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.792134                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20445528                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212703                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51593736                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67455826                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32383625                       # number of integer regfile writes
system.cpu3.ipc                              0.175749                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.175749                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639561      3.01%      3.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33403231     61.36%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14676735     26.96%     91.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4715712      8.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54435384                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     924846                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016990                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141048     15.25%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686835     74.26%     89.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96961     10.48%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53720655                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         351700258                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51564307                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         92514661                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63044623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54435384                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4924974                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24543985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            70408                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2465353                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16605406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    241834262                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.225094                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652661                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          206367618     85.33%     85.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23668529      9.79%     95.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7393715      3.06%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2580212      1.07%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1293382      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             246967      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             185736      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              68814      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29289      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      241834262                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.224546                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11049457                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2052112                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18643203                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7533569                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       242423723                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1504860505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169730811                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27615949                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4243750                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18755616                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                763113                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6408                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92179020                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72689252                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46359626                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36544037                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9534061                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1997965                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14779405                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18743677                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92179008                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26428                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               857                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8982127                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           853                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   304887560                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140272717                       # The number of ROB writes
system.cpu3.timesIdled                          17429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4192679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8311973                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       627435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52978965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4558066                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106352967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4648777                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1287639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3018482                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1100707                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            518                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2901247                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2901204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1287639                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12500815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12500815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    461268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4192783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4192783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4192783                       # Request fanout histogram
system.membus.respLayer1.occupancy        22606321847                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21582739232                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      5502248500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32270571256.427437                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267385719000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119837102500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 753808044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8805043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8805043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8805043                       # number of overall hits
system.cpu2.icache.overall_hits::total        8805043                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49879                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49879                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49879                       # number of overall misses
system.cpu2.icache.overall_misses::total        49879                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1293850500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1293850500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1293850500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1293850500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8854922                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8854922                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8854922                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8854922                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005633                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005633                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005633                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005633                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25939.784278                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25939.784278                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25939.784278                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25939.784278                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          483                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    60.375000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        39602                       # number of writebacks
system.cpu2.icache.writebacks::total            39602                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10245                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10245                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10245                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10245                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        39634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        39634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        39634                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        39634                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    995253500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    995253500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    995253500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    995253500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004476                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004476                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004476                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004476                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 25111.104103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25111.104103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 25111.104103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25111.104103                       # average overall mshr miss latency
system.cpu2.icache.replacements                 39602                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8805043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8805043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49879                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49879                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1293850500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1293850500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8854922                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8854922                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005633                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005633                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25939.784278                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25939.784278                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10245                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10245                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        39634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        39634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    995253500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    995253500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 25111.104103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25111.104103                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987108                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8720400                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            39602                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           220.201000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343381000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987108                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17749478                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17749478                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13575032                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13575032                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13575032                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13575032                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2585984                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2585984                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2585984                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2585984                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 357503034921                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 357503034921                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 357503034921                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 357503034921                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16161016                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16161016                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16161016                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16161016                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160014                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160014                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160014                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160014                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 138246.421834                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138246.421834                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 138246.421834                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138246.421834                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2455765                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       353360                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38845                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4446                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.219591                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.478183                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011549                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011549                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1981585                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1981585                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1981585                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1981585                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604399                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604399                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604399                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604399                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  72309890798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  72309890798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  72309890798                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  72309890798                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037399                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037399                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037399                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037399                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119639.328983                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119639.328983                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119639.328983                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119639.328983                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011549                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10998639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10998639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1510514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1510514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 163022526500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 163022526500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12509153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12509153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107925.200627                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107925.200627                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1214888                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1214888                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  32320719000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32320719000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109329.757870                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109329.757870                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2576393                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2576393                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1075470                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1075470                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 194480508421                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 194480508421                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180833.038970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180833.038970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       766697                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       766697                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308773                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308773                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39989171798                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39989171798                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084552                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084552                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129509.937067                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129509.937067                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5071000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5071000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.348148                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.348148                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26973.404255                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26973.404255                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.103704                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.103704                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5821.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5821.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       935500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       935500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.454787                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.454787                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5470.760234                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5470.760234                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       806500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       806500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438830                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438830                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4887.878788                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4887.878788                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       465500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       465500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400503                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400503                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419157                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419157                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44898578500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44898578500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511379                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511379                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107116.375248                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107116.375248                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419157                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419157                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44479421500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44479421500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511379                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511379                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106116.375248                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106116.375248                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.716159                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14999624                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023360                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.657231                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343392500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.716159                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34986571                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34986571                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6267359220.833333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34435211785.551765                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267385790000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   121562040500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 752083106500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12766934                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12766934                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12766934                       # number of overall hits
system.cpu3.icache.overall_hits::total       12766934                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35749                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35749                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35749                       # number of overall misses
system.cpu3.icache.overall_misses::total        35749                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    913767499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    913767499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    913767499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    913767499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12802683                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12802683                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12802683                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12802683                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002792                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002792                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002792                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002792                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25560.645025                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25560.645025                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25560.645025                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25560.645025                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          299                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   149.500000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        28556                       # number of writebacks
system.cpu3.icache.writebacks::total            28556                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7161                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7161                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7161                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7161                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        28588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        28588                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28588                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    713569999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    713569999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    713569999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    713569999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002233                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002233                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002233                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002233                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24960.472891                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24960.472891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24960.472891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24960.472891                       # average overall mshr miss latency
system.cpu3.icache.replacements                 28556                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12766934                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12766934                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35749                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35749                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    913767499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    913767499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12802683                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12802683                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002792                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002792                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25560.645025                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25560.645025                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7161                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7161                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        28588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    713569999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    713569999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24960.472891                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24960.472891                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987117                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12623129                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28556                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           442.048221                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350253000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987117                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25633954                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25633954                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14008620                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14008620                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14008620                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14008620                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2647122                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2647122                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2647122                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2647122                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 350722971965                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 350722971965                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 350722971965                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 350722971965                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16655742                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16655742                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16655742                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16655742                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158931                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158931                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158931                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158931                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132492.182818                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132492.182818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132492.182818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132492.182818                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2632546                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       516246                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43312                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6386                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.780984                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.840276                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022907                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022907                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2035239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2035239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2035239                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2035239                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       611883                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       611883                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       611883                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       611883                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71906863731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71906863731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71906863731                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71906863731                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036737                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036737                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036737                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036737                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117517.341928                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117517.341928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117517.341928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117517.341928                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022907                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11357270                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11357270                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1560339                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1560339                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 164378918000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 164378918000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12917609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12917609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120792                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120792                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105348.208306                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105348.208306                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1261471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1261471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298868                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298868                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  32129577500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  32129577500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107504.241003                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107504.241003                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2651350                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2651350                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1086783                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1086783                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 186344053965                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 186344053965                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3738133                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3738133                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290729                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290729                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 171463.902145                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 171463.902145                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       773768                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       773768                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313015                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313015                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39777286231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39777286231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127077.891574                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127077.891574                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          199                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5436000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5436000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.356631                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.356631                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27316.582915                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27316.582915                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6620.967742                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6620.967742                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1236500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1236500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.453634                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453634                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6831.491713                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6831.491713                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1088500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1088500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.433584                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.433584                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6291.907514                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6291.907514                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       290500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       290500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396729                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396729                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422903                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422903                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45181287500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45181287500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515967                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106836.053421                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106836.053421                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422903                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422903                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44758384500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44758384500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515967                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515967                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105836.053421                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105836.053421                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.497689                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15440756                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034567                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.924849                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350264500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.497689                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.859303                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859303                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35987257                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35987257                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1445790300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3643653474.410801                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11757518000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   859187244000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14457903000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142618451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142618451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142618451                       # number of overall hits
system.cpu0.icache.overall_hits::total      142618451                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28633624                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28633624                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28633624                       # number of overall misses
system.cpu0.icache.overall_misses::total     28633624                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 373161066499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 373161066499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 373161066499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 373161066499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171252075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171252075                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171252075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171252075                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167202                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167202                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167202                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167202                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13032.268165                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13032.268165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13032.268165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13032.268165                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2424                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.615385                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27011746                       # number of writebacks
system.cpu0.icache.writebacks::total         27011746                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1621843                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1621843                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1621843                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1621843                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27011781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27011781                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27011781                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27011781                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 330666152500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 330666152500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 330666152500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 330666152500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157731                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157731                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157731                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157731                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12241.553139                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12241.553139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12241.553139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12241.553139                       # average overall mshr miss latency
system.cpu0.icache.replacements              27011746                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142618451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142618451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28633624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28633624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 373161066499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 373161066499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171252075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171252075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167202                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167202                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13032.268165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13032.268165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1621843                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1621843                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27011781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27011781                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 330666152500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 330666152500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12241.553139                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12241.553139                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169629970                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27011747                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.279859                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        369515929                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       369515929                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359000513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359000513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359000513                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359000513                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29303325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29303325                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29303325                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29303325                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 779391668603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 779391668603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 779391668603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 779391668603                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388303838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388303838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388303838                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388303838                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075465                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075465                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075465                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26597.379942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26597.379942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26597.379942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26597.379942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4055293                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       168636                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68529                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2237                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.176305                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.384890                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22965871                       # number of writebacks
system.cpu0.dcache.writebacks::total         22965871                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6745121                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6745121                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6745121                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6745121                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22558204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22558204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22558204                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22558204                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 373811342252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 373811342252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 373811342252                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 373811342252                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058094                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16570.970909                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16570.970909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16570.970909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16570.970909                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22965871                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254620801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254620801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23924573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23924573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 499097502500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 499097502500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278545374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278545374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085891                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085891                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20861.291965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20861.291965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4559788                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4559788                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19364785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19364785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 287347647500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 287347647500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14838.669652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14838.669652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104379712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104379712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5378752                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5378752                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 280294166103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 280294166103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52111.375669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52111.375669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2185333                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2185333                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3193419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3193419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86463694752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86463694752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27075.587247                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27075.587247                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10562500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10562500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8069.136746                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8069.136746                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1274                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1274                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        39600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1226500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1226500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.062479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.062479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6665.760870                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6665.760870                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.061460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.061460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5776.243094                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5776.243094                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402494                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402494                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417388                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417388                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45280117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45280117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509083                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509083                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108484.472481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108484.472481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417387                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417387                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44862725500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44862725500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107484.721613                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107484.721613                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960152                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382382920                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22975300                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.643218                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960152                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801234794                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801234794                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26960788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21628104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               31521                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               82793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               34047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               84934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               24577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               84729                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48931493                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26960788                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21628104                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              31521                       # number of overall hits
system.l2.overall_hits::.cpu1.data              82793                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              34047                       # number of overall hits
system.l2.overall_hits::.cpu2.data              84934                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              24577                       # number of overall hits
system.l2.overall_hits::.cpu3.data              84729                       # number of overall hits
system.l2.overall_hits::total                48931493                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1336926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937328                       # number of demand (read+write) misses
system.l2.demand_misses::total                4193557                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50991                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1336926                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4572                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927891                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5587                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926251                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4011                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937328                       # number of overall misses
system.l2.overall_misses::total               4193557                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4430384973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 147026443675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    447556978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 114168312244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    544260977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 113773198628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    391502974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113649520356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494431180805                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4430384973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 147026443675                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    447556978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 114168312244                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    544260977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 113773198628                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    391502974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113649520356                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494431180805                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27011779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22965030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1010684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           39634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           28588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1022057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53125050                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27011779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22965030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1010684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          39634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          28588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1022057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53125050                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.058216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.126673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.918082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.140965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.916005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.140304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.917100                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.058216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.126673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.918082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.140965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.916005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.140304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.917100                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86885.626346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109973.509136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97890.852581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123040.650512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97415.603544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122831.930684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97607.323361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121248.400086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117902.577884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86885.626346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109973.509136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97890.852581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123040.650512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97415.603544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122831.930684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97607.323361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121248.400086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117902.577884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3018482                       # number of writebacks
system.l2.writebacks::total                   3018482                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4713                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4713                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1336585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4188844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1336585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4188844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3901485476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133636416221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    360987984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 104837673274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    444671485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 104459839669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    320454482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 104229944896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 452191473487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3901485476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133636416221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    360987984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 104837673274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    444671485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 104459839669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    320454482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 104229944896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 452191473487                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.109246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.917321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.124287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.915235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.122464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.916389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.109246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.917321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.124287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.915235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.122464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.916389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76963.002308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99983.477460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91551.606391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113078.616702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90270.297402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112871.961193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91532.271351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111285.204277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107951.375961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76963.002308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99983.477460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91551.606391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113078.616702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90270.297402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112871.961193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91532.271351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111285.204277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107951.375961                       # average overall mshr miss latency
system.l2.replacements                        8764091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6140010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6140010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6140010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6140010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46727339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46727339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46727339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46727339                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1324500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1324500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.938272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.171429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.157895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.505155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17427.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13515.306122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1530000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       210000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       120500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1984000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.938272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.171429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.157895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.505155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20244.897959                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.565217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.305556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.368421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.373984                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       269000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       932000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.565217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.305556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.368421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.373984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20692.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19821.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20260.869565                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2758202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2859689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         847619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2901204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95944574752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82954090160                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82661201664                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82718077565                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  344277944141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3605821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       723852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5760893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.952206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113193.043988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121574.914975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121204.108012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120010.674648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118667.265088                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       847619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2901204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87468373774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  76130793673                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75841194179                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75825509082                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 315265870708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.235070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.952206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103193.031036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111574.905468                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111204.097037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110010.662340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108667.253564                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26960788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         31521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         34047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         24577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27050933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4430384973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    447556978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    544260977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    391502974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5813705902                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27011779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        39634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        28588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27116094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.126673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.140965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.140304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86885.626346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97890.852581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97415.603544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97607.323361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89220.636608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          629                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          661                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          510                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2098                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4926                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3901485476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    360987984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    444671485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    320454482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5027599427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.109246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.124287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.122464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76963.002308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91551.606391                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90270.297402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91532.271351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79723.442066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18869902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        50058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        50778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        50133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19020871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       489307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       244251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       248072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1227192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51081868923                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31214222084                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  31111996964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30931442791                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144339530762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19359209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20248063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.827888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.831884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104396.358366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127113.405511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 127377.152863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124687.360085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117617.724661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          779                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       488966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       243472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1224577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46168042447                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28706879601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28618645490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  28404435814                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131898003352                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.828066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.825248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.829450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94419.739710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117270.018346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117543.887962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114836.851269                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107709.032059                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          647                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          538                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          556                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          615                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2356                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          652                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          538                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          556                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2361                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.992331                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997882                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          647                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          538                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          556                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          615                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2356                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17136253                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     14270275                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     14031749                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     16047743                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     61486020                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.992331                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 26485.707883                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 26524.674721                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 25236.958633                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 26093.891057                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 26097.631579                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                   105987773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8764096                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.093406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.516883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.093024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.431942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.203778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.204923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.449754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.095203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.350499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856724776                       # Number of tag accesses
system.l2.tags.data_accesses                856724776                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85541440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59335808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        315264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59230208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        224064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59942528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          268085952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3244288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       315264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       224064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4035968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193182848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193182848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1336585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4188843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3018482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3018482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3713508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         97913255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67917516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           360860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67796643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           256470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68611985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306859087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3713508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       360860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       256470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4619688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221122785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221122785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221122785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3713508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        97913255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67917516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          360860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67796643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          256470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68611985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527981872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2984968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1296095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003487356750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184826                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184826                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8678184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2811679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4188843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3018482                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4188843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3018482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33514                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            243873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            349857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            281765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            256571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            307376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           229176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            207169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           211920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 199775480355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20664460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            277267205355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48337.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67087.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1399642                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4188843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3018482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1216578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  852926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   65897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   58781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4119606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.578652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.072261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.806243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3108280     75.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       738392     17.92%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       104107      2.53%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45367      1.10%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24888      0.60%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15757      0.38%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12357      0.30%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10035      0.24%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60423      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4119606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.360945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.233819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184825    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172323     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              767      0.41%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9084      4.91%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2006      1.09%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              496      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184826                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              264505088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3580864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191036864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               268085952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193182848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  873645043000                       # Total gap between requests
system.mem_ctrls.avgGap                     121216.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3244288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82950080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59055040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       315264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58926848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       224064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59537152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191036864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3713507.722375066485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94947107.855908468366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288849.541334429232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67596140.381238788366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 360860.471877605480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67449408.037517547607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 256470.262290600251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68147979.994445040822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218666428.418905884027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1336585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3018482                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1795505481                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78233194252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    194151246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  65972484758                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    236154242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  65670054043                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    172386746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64993274587                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21052997837980                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35419.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58532.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49239.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71158.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47940.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70958.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49239.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69392.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6974697.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15247834140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8104385685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14734189680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8233589520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68964451920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166901533560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     194931076800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       477117061305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.122259                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 504580778501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29172780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 339891588499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14166259800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7529519085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14774659200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7347854700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68964451920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     314716552140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70455271680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497954568525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.973484                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 179663062751                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29172780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 664809304249                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5669679954.887218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32741193182.979923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267385756500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119577713000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 754067434000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8672969                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8672969                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8672969                       # number of overall hits
system.cpu1.icache.overall_hits::total        8672969                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42755                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42755                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42755                       # number of overall misses
system.cpu1.icache.overall_misses::total        42755                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1047334999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1047334999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1047334999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1047334999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8715724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8715724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8715724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8715724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004906                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004906                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004906                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004906                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24496.199252                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24496.199252                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24496.199252                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24496.199252                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.700000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36061                       # number of writebacks
system.cpu1.icache.writebacks::total            36061                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6662                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6662                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6662                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6662                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36093                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36093                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36093                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36093                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    865490499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    865490499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    865490499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    865490499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23979.455822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23979.455822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23979.455822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23979.455822                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36061                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8672969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8672969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1047334999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1047334999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8715724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8715724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004906                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004906                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24496.199252                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24496.199252                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6662                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6662                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36093                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36093                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    865490499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    865490499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23979.455822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23979.455822                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978492                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8542651                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36061                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           236.894457                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336099000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978492                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999328                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999328                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17467541                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17467541                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13596687                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13596687                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13596687                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13596687                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2579617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2579617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2579617                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2579617                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 357352326869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 357352326869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 357352326869                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 357352326869                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16176304                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16176304                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16176304                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16176304                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159469                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159469                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 138529.218434                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138529.218434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 138529.218434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138529.218434                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2501610                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       247724                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3034                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.640475                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.649308                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1011011                       # number of writebacks
system.cpu1.dcache.writebacks::total          1011011                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1974628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1974628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1974628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1974628                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       604989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       604989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       604989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       604989                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  72542067688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  72542067688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  72542067688                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  72542067688                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037400                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037400                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037400                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037400                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119906.424229                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119906.424229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119906.424229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119906.424229                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1011011                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11009758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11009758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1501246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1501246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 161824189500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 161824189500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12511004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12511004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.119994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.119994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107793.252738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107793.252738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1204983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1204983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  32420580500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32420580500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109431.756581                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109431.756581                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2586929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2586929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1078371                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1078371                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 195528137369                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 195528137369                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294211                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294211                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 181318.059711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 181318.059711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       769645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       769645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  40121487188                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  40121487188                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129958.238658                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129958.238658                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5609500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5609500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.369369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.369369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27363.414634                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27363.414634                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       484500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       484500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.145946                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.145946                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5981.481481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5981.481481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1127000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1127000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6668.639053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6668.639053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       990000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       990000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443548                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443548                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         6000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       294500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       294500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       266500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       266500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417246                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417246                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45029366500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45029366500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509048                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509048                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107920.427038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107920.427038                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417246                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417246                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44612120500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44612120500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509048                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509048                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106920.427038                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106920.427038                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.657722                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15021996                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1022048                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.697936                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336110500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.657722                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926804                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926804                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35015856                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35015856                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 873645147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47366773                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9158492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46987273                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5745609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           595                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1714                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5802260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5802260                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27116095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20250680                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81035304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68907462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3044795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       118870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3047126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        85732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3080673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159428209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3457505536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2939577536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4617856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5071104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129454464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3657216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130877312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6800149248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8809562                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196003584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61978341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330913                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56862001     91.74%     91.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4820634      7.78%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98706      0.16%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 152123      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  44877      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61978341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106326810320                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1535854654                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          59841082                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1552495417                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          43177305                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34466946712                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40518490305                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1533893197                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54524588                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               987366169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 407093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747752                       # Number of bytes of host memory used
host_op_rate                                   408829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2825.50                       # Real time elapsed on the host
host_tick_rate                               40248062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150241875                       # Number of instructions simulated
sim_ops                                    1155146690                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113721                       # Number of seconds simulated
sim_ticks                                113721022000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.574132                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10323651                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11924637                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1302308                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18206695                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1232288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1370056                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          137768                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23317641                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6421                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3580                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1054515                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8983050                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1107783                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895301                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34288343                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37954527                       # Number of instructions committed
system.cpu0.commit.committedOps              38398350                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    216643518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177242                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.818269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199953825     92.30%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8634854      3.99%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2920911      1.35%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2352565      1.09%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       746332      0.34%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       631525      0.29%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       211299      0.10%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        84424      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1107783      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    216643518                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049796                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36640219                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8220609                       # Number of loads committed
system.cpu0.commit.membars                     666339                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666646      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28175914     73.38%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8223957     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232783      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38398350                       # Class of committed instruction
system.cpu0.commit.refs                       9457038                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37954527                       # Number of Instructions Simulated
system.cpu0.committedOps                     38398350                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.970954                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.970954                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167940652                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               248229                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7947830                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78484234                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15511492                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35679784                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1055565                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               113781                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1645172                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23317641                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13123724                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    202101211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               161076                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94119013                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2606716                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102891                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18428049                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11555939                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.415308                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         221832665                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.438150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165412518     74.57%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31707589     14.29%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17774779      8.01%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2811415      1.27%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1001822      0.45%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1713542      0.77%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  950858      0.43%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  456722      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           221832665                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      988                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     686                       # number of floating regfile writes
system.cpu0.idleCycles                        4792062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1082050                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13058817                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.256156                       # Inst execution rate
system.cpu0.iew.exec_refs                    13871051                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1501039                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49990751                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15169725                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            453779                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1029354                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2084211                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72642584                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12370012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           676655                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58051297                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                443449                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4145100                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1055565                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4942307                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       108424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28875                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1908                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6949116                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       847782                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           432                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       473733                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        608317                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44863922                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57038560                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720868                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32340961                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.251687                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57087279                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76446338                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43004701                       # number of integer regfile writes
system.cpu0.ipc                              0.167477                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.167477                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667355      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43873874     74.71%     75.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28195      0.05%     75.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70249      0.12%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 37      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                385      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                37      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12585096     21.43%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1502059      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            304      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58727951                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1163                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2286                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1078                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1335                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     127218                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002166                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75492     59.34%     59.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45029     35.40%     94.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6641      5.22%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58186651                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         339435985                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57037482                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106885881                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71147381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58727951                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1495203                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34244237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22485                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        599902                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21763564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    221832665                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.264740                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.723523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          186352068     84.01%     84.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20532870      9.26%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9810723      4.42%     97.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3066078      1.38%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1454912      0.66%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             296944      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             201767      0.09%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              77993      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39310      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      221832665                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.259142                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1213899                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          620508                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15169725                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2084211                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       226624727                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      817395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60460703                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28266965                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3153136                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16675121                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3395219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                98633                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101738642                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75288198                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55977362                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35602814                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                949828                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1055565                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7946381                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27710402                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1152                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101737490                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100092081                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            507389                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8328782                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        507018                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   288213952                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150575964                       # The number of ROB writes
system.cpu0.timesIdled                         178698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  709                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.229652                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9669497                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10959464                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1184458                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17570618                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1059501                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1073279                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13778                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21833975                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1476                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           962                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           978910                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8094080                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1004701                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         861688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31574249                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33205557                       # Number of instructions committed
system.cpu1.commit.committedOps              33635523                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    194668005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.811493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    180116034     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7499348      3.85%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2579367      1.33%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2023908      1.04%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       661374      0.34%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       546627      0.28%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167044      0.09%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69602      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1004701      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    194668005                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              861202                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31979029                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7172038                       # Number of loads committed
system.cpu1.commit.membars                     644902                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       644902      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25049539     74.47%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             64      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7173000     21.33%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767922      2.28%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33635523                       # Class of committed instruction
system.cpu1.commit.refs                       7940922                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33205557                       # Number of Instructions Simulated
system.cpu1.committedOps                     33635523                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.020936                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.020936                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            154854261                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               205801                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7119538                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70894204                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10771204                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31344711                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                979424                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15029                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1537288                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21833975                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11446579                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185931796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               133184                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85236283                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2369944                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.109209                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12370096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10728998                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.426334                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199486888                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.447245                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.995141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               149614249     75.00%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27209348     13.64%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15944611      7.99%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2344200      1.18%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  940744      0.47%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1652083      0.83%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1406963      0.71%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  374281      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     409      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199486888                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         441661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1002555                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11696780                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256587                       # Inst execution rate
system.cpu1.iew.exec_refs                    11777098                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842116                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49070469                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13636382                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            420774                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1022025                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1376084                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65167109                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10934982                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           598655                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51299066                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                437692                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3779983                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                979424                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4560116                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             226                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6464344                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       607200                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            33                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       473506                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        529049                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40841875                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50392384                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712003                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29079543                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252052                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50435284                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67777582                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38233524                       # number of integer regfile writes
system.cpu1.ipc                              0.166087                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166087                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           645394      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39281688     75.69%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 110      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11128061     21.44%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842372      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51897721                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      86079                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001659                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  61964     71.99%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24096     27.99%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51338406                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         303377351                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50392384                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96698728                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63726171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51897721                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1440938                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31531586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8942                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        579250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20637024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199486888                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.720725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168387352     84.41%     84.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17797444      8.92%     93.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8638365      4.33%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2754819      1.38%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1382850      0.69%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             261696      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             163855      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67976      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32531      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199486888                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259581                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1145637                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          595708                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13636382                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1376084                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    492                       # number of misc regfile reads
system.cpu1.numCycles                       199928549                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27401506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58954217                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24774658                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3065448                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11825812                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3145434                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                95862                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91808049                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67679251                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50496713                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31302454                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                850885                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                979424                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7469687                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25722055                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91808049                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88955294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            488608                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8053268                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        488614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   258870281                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135253888                       # The number of ROB writes
system.cpu1.timesIdled                           4865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.620440                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9362200                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10564380                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1205051                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16083284                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1094280                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1138651                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           44371                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20568122                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1359                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           996                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1008030                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7810976                       # Number of branches committed
system.cpu2.commit.bw_lim_events               986612                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         825590                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30719834                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32060213                       # Number of instructions committed
system.cpu2.commit.committedOps              32472122                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    183600649                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176863                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.819970                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    169482565     92.31%     92.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7298598      3.98%     96.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2535054      1.38%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1981158      1.08%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       597494      0.33%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       508955      0.28%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       139196      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        71017      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       986612      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    183600649                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              788582                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30843442                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6888189                       # Number of loads committed
system.cpu2.commit.membars                     617791                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617791      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24206576     74.55%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             60      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6889185     21.22%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        758414      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32472122                       # Class of committed instruction
system.cpu2.commit.refs                       7647599                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32060213                       # Number of Instructions Simulated
system.cpu2.committedOps                     32472122                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.887182                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.887182                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            144436183                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               197314                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7172981                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69361987                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10549680                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30830208                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1008556                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                16124                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1516943                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20568122                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12054648                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    174190437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               164604                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83430604                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2411154                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.108973                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12945556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10456480                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.442030                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         188341570                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.453749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.935678                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               137567626     73.04%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28590818     15.18%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16449013      8.73%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2516086      1.34%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  883647      0.47%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1498246      0.80%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  456453      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  379256      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           188341570                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         402738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1029855                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11368127                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263292                       # Inst execution rate
system.cpu2.iew.exec_refs                    11303821                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838064                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               48201686                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13142699                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            356760                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1495394                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1339052                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63152407                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10465757                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           630487                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49694820                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                432426                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3512307                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1008556                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4277916                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        79440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             184                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6254510                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       579642                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       516925                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        512930                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39046144                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48786928                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.715759                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27947636                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258482                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48829489                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65669698                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36941498                       # number of integer regfile writes
system.cpu2.ipc                              0.169861                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169861                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           618297      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38209984     75.93%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  87      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10658619     21.18%     98.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838224      1.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50325307                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      81502                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001620                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60490     74.22%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     74.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20992     25.76%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49788512                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         289081932                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48786928                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93832717                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61831317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50325307                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1321090                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30680285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8246                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        495500                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20013882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    188341570                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267202                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728281                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158089580     83.94%     83.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17421294      9.25%     93.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8346861      4.43%     97.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2626645      1.39%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1331618      0.71%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             274184      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             158219      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61702      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31467      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      188341570                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.266632                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1132037                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          612350                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13142699                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1339052                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    506                       # number of misc regfile reads
system.cpu2.numCycles                       188744308                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38586030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57763512                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23885639                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2891219                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11639521                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2828642                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                99803                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89622432                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66184926                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49199781                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30749187                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                854496                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1008556                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7014989                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25314142                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89622432                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      80165805                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            377969                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7377093                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        377972                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   245803263                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131144217                       # The number of ROB writes
system.cpu2.timesIdled                           4604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.230147                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8331785                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9233926                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1030296                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13416186                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            810821                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         827577                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           16756                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17509228                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1296                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           982                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           902099                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6920119                       # Number of branches committed
system.cpu3.commit.bw_lim_events               943868                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         676655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27445332                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28509514                       # Number of instructions committed
system.cpu3.commit.committedOps              28846991                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    151257201                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.190715                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.855356                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    138745483     91.73%     91.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6473353      4.28%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2248954      1.49%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1821013      1.20%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       505450      0.33%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       347756      0.23%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        98101      0.06%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        73223      0.05%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       943868      0.62%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    151257201                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              591676                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27331033                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6055629                       # Number of loads committed
system.cpu3.commit.membars                     506183                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       506183      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21562180     74.75%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6056611     21.00%     97.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        721869      2.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28846991                       # Class of committed instruction
system.cpu3.commit.refs                       6778480                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28509514                       # Number of Instructions Simulated
system.cpu3.committedOps                     28846991                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.467703                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.467703                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            116679450                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               128483                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6623869                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61315395                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8919736                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27609455                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                902574                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14351                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1366110                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17509228                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10658065                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    143098117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               154414                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72877125                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2061542                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112324                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11348437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9142606                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.467516                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         155477325                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.474627                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.897978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109866540     70.66%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25587565     16.46%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15830801     10.18%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2252097      1.45%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  573979      0.37%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1008423      0.65%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   55571      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  301919      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           155477325                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         404240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              926092                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10297102                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.286756                       # Inst execution rate
system.cpu3.iew.exec_refs                     9942270                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    814036                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41247972                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11559447                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            285874                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1109421                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1317747                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56256100                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9128234                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           646360                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44699999                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                382815                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3265065                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                902574                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3927533                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        49687                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             201                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5503818                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       594896                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            24                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       489225                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        436867                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34205382                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43877433                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.729070                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24938105                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.281479                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43919273                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59045927                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33036397                       # number of integer regfile writes
system.cpu3.ipc                              0.182892                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.182892                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           506640      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34726924     76.58%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  72      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9297824     20.50%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814803      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45346359                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      87006                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001919                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68920     79.21%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 18059     20.76%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   27      0.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44926725                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         246273256                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43877433                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83665231                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55188064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45346359                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1068036                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27409109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16207                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        391381                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17005224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    155477325                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.291659                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.766770                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          128537770     82.67%     82.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15402200      9.91%     92.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7464005      4.80%     97.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2316624      1.49%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1104964      0.71%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             379455      0.24%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             187337      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              54636      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30334      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      155477325                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.290903                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1088614                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          626122                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11559447                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1317747                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    457                       # number of misc regfile reads
system.cpu3.numCycles                       155881565                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    71448268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               50021380                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21163794                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2416846                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9870823                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2720225                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                93109                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79412296                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58781638                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43606531                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27571930                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                879725                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                902574                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6449629                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22442737                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79412296                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60660989                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            300179                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6176969                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        300167                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   206603771                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116829951                       # The number of ROB writes
system.cpu3.timesIdled                           4681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5074246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9612624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1429984                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       507785                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5631537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3985322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12293130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4493107                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4995749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650717                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3892738                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5617                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7348                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60440                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4995750                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14668742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14668742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    365237440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               365237440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5467                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5069169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5069169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5069169                       # Request fanout histogram
system.membus.respLayer1.occupancy        27128524059                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13552541095                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    65148202.020202                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   148005976.319437                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    571840500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94372006000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19349016000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12048777                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12048777                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12048777                       # number of overall hits
system.cpu2.icache.overall_hits::total       12048777                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5871                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5871                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5871                       # number of overall misses
system.cpu2.icache.overall_misses::total         5871                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    377577000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    377577000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    377577000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    377577000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12054648                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12054648                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12054648                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12054648                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000487                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000487                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64312.212570                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64312.212570                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64312.212570                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64312.212570                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          405                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5535                       # number of writebacks
system.cpu2.icache.writebacks::total             5535                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          336                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          336                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5535                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5535                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5535                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5535                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    351419500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    351419500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    351419500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    351419500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000459                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000459                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000459                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000459                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63490.424571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63490.424571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63490.424571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63490.424571                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5535                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12048777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12048777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5871                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5871                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    377577000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    377577000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12054648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12054648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64312.212570                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64312.212570                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          336                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5535                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5535                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    351419500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    351419500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000459                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63490.424571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63490.424571                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12178589                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5567                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2187.639483                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24114831                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24114831                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8415690                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8415690                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8415690                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8415690                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2178329                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2178329                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2178329                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2178329                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182515962986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182515962986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182515962986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182515962986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10594019                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10594019                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10594019                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10594019                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205619                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205619                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205619                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205619                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83787.142799                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83787.142799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83787.142799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83787.142799                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7161622                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          737                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           115283                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.122100                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   184.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1438524                       # number of writebacks
system.cpu2.dcache.writebacks::total          1438524                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       733460                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       733460                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       733460                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       733460                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1444869                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1444869                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1444869                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1444869                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 129797355495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 129797355495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 129797355495                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 129797355495                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136385                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136385                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136385                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136385                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89833.303569                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89833.303569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89833.303569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89833.303569                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1438524                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8060031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8060031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1981871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1981871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 162541311500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 162541311500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10041902                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10041902                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82014.072308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82014.072308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       551600                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       551600                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1430271                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1430271                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 127979776000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 127979776000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89479.389570                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89479.389570                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       355659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        355659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       196458                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       196458                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19974651486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19974651486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.355827                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.355827                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101673.902239                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101673.902239                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       181860                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       181860                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14598                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14598                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1817579495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1817579495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026440                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026440                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124508.802233                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124508.802233                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1007                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1007                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24413500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24413500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004871                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004871                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24243.793446                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24243.793446                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          854                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          854                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004131                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15467.798595                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15467.798595                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1949                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     30714000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30714000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206231                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206231                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15758.850693                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15758.850693                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1931                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1931                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     28869000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28869000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14950.284827                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14950.284827                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1046500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1046500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       960500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       960500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          298                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            298                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          698                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          698                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     11016000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     11016000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          996                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          996                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700803                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700803                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 15782.234957                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 15782.234957                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          697                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          697                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10318000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10318000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.699799                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.699799                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 14803.443329                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 14803.443329                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.489638                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10276038                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1444784                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.112508                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.489638                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23460675                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23460675                       # Number of data accesses
system.cpu3.numPwrStateTransitions                626                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          314                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    113950305.732484                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   285132868.662388                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1286765500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            314                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77940626000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35780396000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10652172                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10652172                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10652172                       # number of overall hits
system.cpu3.icache.overall_hits::total       10652172                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5893                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5893                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5893                       # number of overall misses
system.cpu3.icache.overall_misses::total         5893                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    366399000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    366399000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    366399000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    366399000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10658065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10658065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10658065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10658065                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000553                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000553                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000553                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000553                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62175.292720                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62175.292720                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62175.292720                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62175.292720                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          716                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.117647                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5638                       # number of writebacks
system.cpu3.icache.writebacks::total             5638                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          255                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          255                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5638                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5638                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5638                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5638                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    348345000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    348345000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    348345000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    348345000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000529                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000529                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000529                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000529                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61785.207520                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61785.207520                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61785.207520                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61785.207520                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5638                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10652172                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10652172                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5893                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5893                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    366399000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    366399000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10658065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10658065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62175.292720                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62175.292720                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          255                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5638                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5638                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    348345000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    348345000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61785.207520                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61785.207520                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10830203                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5670                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1910.088713                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21321768                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21321768                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7436601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7436601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7436601                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7436601                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1926503                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1926503                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1926503                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1926503                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 162753538491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 162753538491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 162753538491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 162753538491                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9363104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9363104                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9363104                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9363104                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205755                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205755                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205755                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205755                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84481.331454                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84481.331454                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84481.331454                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84481.331454                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4900857                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3886                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            74566                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.725089                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.958333                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1159540                       # number of writebacks
system.cpu3.dcache.writebacks::total          1159540                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       761147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       761147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       761147                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       761147                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1165356                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1165356                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1165356                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1165356                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 105346488996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 105346488996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 105346488996                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 105346488996                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124463                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124463                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124463                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124463                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90398.546878                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90398.546878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90398.546878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90398.546878                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1159540                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7082226                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7082226                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1728042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1728042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 142182626000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142182626000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8810268                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8810268                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.196140                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196140                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82279.612417                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82279.612417                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       576817                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       576817                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1151225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1151225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 103491214500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 103491214500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130669                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130669                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89896.601012                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89896.601012                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  20570912491                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  20570912491                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552836                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552836                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358987                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358987                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103652.165871                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103652.165871                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14131                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14131                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1855274496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1855274496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131291.097304                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131291.097304                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168460                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168460                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          914                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          914                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27045000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27045000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005396                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005396                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29589.715536                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29589.715536                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          746                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          746                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004404                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004404                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16544.235925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16544.235925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167457                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167457                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1529                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1529                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     23387000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     23387000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168986                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168986                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.009048                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.009048                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 15295.618051                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15295.618051                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1520                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1520                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     21950000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21950000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008995                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008995                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 14440.789474                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14440.789474                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1062500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1062500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       979500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       979500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          307                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          675                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          675                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      9351000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      9351000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          982                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          982                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.687373                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.687373                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13853.333333                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13853.333333                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          675                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          675                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      8676000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      8676000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.687373                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.687373                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12853.333333                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12853.333333                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.813968                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8942182                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1165607                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.671696                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.813968                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20570471                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20570471                       # Number of data accesses
system.cpu0.numPwrStateTransitions                114                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7170631.578947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6766506.616446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       525500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     20638500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113312296000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    408726000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12882008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12882008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12882008                       # number of overall hits
system.cpu0.icache.overall_hits::total       12882008                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       241716                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        241716                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       241716                       # number of overall misses
system.cpu0.icache.overall_misses::total       241716                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5780578000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5780578000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5780578000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5780578000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13123724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13123724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13123724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13123724                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018418                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018418                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018418                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018418                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23914.751196                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23914.751196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23914.751196                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23914.751196                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1259                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.413793                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221783                       # number of writebacks
system.cpu0.icache.writebacks::total           221783                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        19933                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        19933                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        19933                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        19933                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5121090000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5121090000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5121090000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5121090000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016899                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016899                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016899                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016899                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23090.543459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23090.543459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23090.543459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23090.543459                       # average overall mshr miss latency
system.cpu0.icache.replacements                221783                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12882008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12882008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       241716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       241716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5780578000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5780578000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13123724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13123724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018418                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018418                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23914.751196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23914.751196                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        19933                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        19933                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5121090000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5121090000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016899                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016899                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23090.543459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23090.543459                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13104051                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221815                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.076487                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26469231                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26469231                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10186311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10186311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10186311                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10186311                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2587578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2587578                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587578                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 207815009975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 207815009975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 207815009975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 207815009975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12773889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12773889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12773889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12773889                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202568                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202568                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202568                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202568                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80312.558684                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80312.558684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80312.558684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80312.558684                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8902409                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1323                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           145472                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.196718                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.125000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1716090                       # number of writebacks
system.cpu0.dcache.writebacks::total          1716090                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       865888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       865888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       865888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       865888                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1721690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1721690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1721690                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721690                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149583271086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149583271086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149583271086                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149583271086                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134782                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134782                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134782                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134782                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86881.651799                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86881.651799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86881.651799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86881.651799                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1716090                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9430865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9430865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2334541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2334541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 184677082000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 184677082000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11765406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11765406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79106.377656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79106.377656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       643492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       643492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1691049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1691049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146943707500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146943707500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86895.002747                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86895.002747                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       755446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        755446                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       253037                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       253037                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23137927975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23137927975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91440.887993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91440.887993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       222396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       222396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2639563586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2639563586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030383                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030383                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86144.825104                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86144.825104                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       237736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       237736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36595000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36595000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.007519                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.007519                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20319.267074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20319.267074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          794                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          794                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     18738000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     18738000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23599.496222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23599.496222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3632                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3632                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     81344000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     81344000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.016189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.016189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22396.475771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22396.475771                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3629                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3629                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     77724000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     77724000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.016175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.016175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21417.470378                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21417.470378                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       112000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       112000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       103000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          496                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          496                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10246500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10246500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3580                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3580                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138547                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138547                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20658.266129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20658.266129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          496                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          496                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9750500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9750500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.138547                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.138547                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19658.266129                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19658.266129                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974178                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12380980                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1719277                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.201271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974178                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28201963                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28201963                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              193128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              258984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202726                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              190119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              148023                       # number of demand (read+write) hits
system.l2.demand_hits::total                   999147                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             193128                       # number of overall hits
system.l2.overall_hits::.cpu0.data             258984                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1987                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202726                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2031                       # number of overall hits
system.l2.overall_hits::.cpu2.data             190119                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2149                       # number of overall hits
system.l2.overall_hits::.cpu3.data             148023                       # number of overall hits
system.l2.overall_hits::total                  999147                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1456006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1338420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1246955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1010060                       # number of demand (read+write) misses
system.l2.demand_misses::total                5090800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28656                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1456006                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3710                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1338420                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3504                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1246955                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3489                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1010060                       # number of overall misses
system.l2.overall_misses::total               5090800                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2387303970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 143337778754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    335987983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 132938521113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    318037985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 124936381377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    313774993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 101543139969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     506110926144                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2387303970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 143337778754                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    335987983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 132938521113                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    318037985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 124936381377                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    313774993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 101543139969                       # number of overall miss cycles
system.l2.overall_miss_latency::total    506110926144                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1714990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1541146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1437074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1158083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6089947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1714990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1541146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1437074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1158083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6089947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.129207                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.651220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.867704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.618836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.872183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.835935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.129207                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.651220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.867704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.618836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.872183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.835935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83309.044179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98445.870933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90562.798652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99324.966089                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90764.265126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100193.175678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89932.643451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100531.790160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99416.776566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83309.044179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98445.870933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90562.798652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99324.966089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90764.265126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100193.175678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89932.643451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100531.790160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99416.776566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650718                       # number of writebacks
system.l2.writebacks::total                    650718                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            601                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               34680                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8514                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           601                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              34680                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1447679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1329906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1238523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1002736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5056120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1447679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1329906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1238523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1002736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5056120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2099263471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128395634326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257509491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 119151534203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    236120991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 112064736945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    246831496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  91090669553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453542300476                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2099263471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128395634326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257509491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 119151534203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    236120991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 112064736945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    246831496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  91090669553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453542300476                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.129040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.844133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.537476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.862933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.489070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.861837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.512238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.865858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.830240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.129040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.844133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.537476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.862933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.489070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.861837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.512238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.865858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.830240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73352.090255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88690.679582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84098.462116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89593.951906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87226.077207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90482.564268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85467.969529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90842.125498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89701.648789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73352.090255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88690.679582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84098.462116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89593.951906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87226.077207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90482.564268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85467.969529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90842.125498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89701.648789                       # average overall mshr miss latency
system.l2.replacements                        9012627                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       705310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       705310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4510041                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4510041                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4510041                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4510041                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1470                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             483                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2697                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1697                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           538                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           712                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3249                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     45509998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     11049499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12401999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      6125000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     75086496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.535838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.526419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.595816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.537367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.546418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26817.912787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20538.102230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17418.537921                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 20281.456954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23110.648199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1696                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          712                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     34046997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     10828996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14372500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6072998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     65321491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.535523                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.526419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.595816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.537367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.546250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20074.880307                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20128.245353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20186.095506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20109.264901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20111.296490                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           755                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           544                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           314                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           262                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1875                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2058                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1041                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          700                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          521                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4320                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     45970499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     24651998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     15700998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11269498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     97592993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2813                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1014                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          783                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6195                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.731603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.656782                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.690335                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.665390                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.697337                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22337.463071                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23681.073967                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22429.997143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 21630.514395                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22590.970602                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2048                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1036                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          695                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          515                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4294                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     41646498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20839998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14034499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     87024495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.728048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.653628                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.685404                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.657727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.693140                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.204102                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.828185                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20193.523741                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20395.145631                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.533535                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2443690593                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1776275739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1765054496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1815712546                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7800733374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.782686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.983800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.976889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115214.077935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135769.757624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135180.707360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 139466.360396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129217.535059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2231590593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1645445739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1634484496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1685522546                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7197043374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.782686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.983800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105214.077935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125769.757624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125180.707360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 129466.360396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119217.535059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        193128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             199295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3489                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2387303970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    335987983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    318037985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    313774993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3355104931                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         238654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.129207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.651220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.618836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.164921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83309.044179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90562.798652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90764.265126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89932.643451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85243.652811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          648                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          797                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          601                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2083                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2099263471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257509491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    236120991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    246831496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2839725449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.129040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.537476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.489070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.512238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.156193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73352.090255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84098.462116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87226.077207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85467.969529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76181.066879                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       253095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       202545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       189904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       147715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            793259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1434796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1325337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1233898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       997041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4991072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140894088161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 131162245374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 123171326881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  99727427423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 494955087839                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1687891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1527882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1423802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1144756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5784331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.850053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.867434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.870964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98197.993416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98965.203095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99822.940698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100023.396654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99168.092113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8327                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8432                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7324                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1426469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1316823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1225466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       989717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4958475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126164043733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117506088464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 110430252449                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  89405147007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 443505531653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.845119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.860700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.864566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88444.995112                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89234.535290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90112.865187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90334.052064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89443.938238                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       279986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       279986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19999                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11281019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9012691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.415471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.891479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.544877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.040304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.028263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.946323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.068288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.428367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.196014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.141255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99552683                       # Number of tag accesses
system.l2.tags.data_accesses                 99552683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1831616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92651392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        195968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85113920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        173248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79265472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        184832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64175104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          323591552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1831616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       195968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       173248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       184832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2385664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41645888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41645888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1447678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1329905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1238523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1002736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5056118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650717                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650717                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16106222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        814725284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1723235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        748444909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1523447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        697016880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1625311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        564320500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2845485789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16106222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1723235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1523447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1625311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20978215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      366210990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            366210990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      366210990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16106222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       814725284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1723235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       748444909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1523447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       697016880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1625311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       564320500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3211696778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1430051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1320814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1229903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    992851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434421250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9052686                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             607904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5056119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650717                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5056119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4524                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            817505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            553429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            422025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37233                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 150003638840                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25054480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243957938840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29935.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48685.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2719509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557164                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5056119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  957770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1199607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1021779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  726584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  473620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  293294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   89603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2380406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.096542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.041243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.617595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1422141     59.74%     59.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       608393     25.56%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147063      6.18%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62241      2.61%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34593      1.45%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21900      0.92%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15126      0.64%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10323      0.43%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58626      2.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2380406                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.712860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.732350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19422     48.34%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        12625     31.42%     79.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1747      4.35%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1510      3.76%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1758      4.38%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          787      1.96%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          321      0.80%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          270      0.67%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          240      0.60%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          237      0.59%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          212      0.53%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          203      0.51%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          176      0.44%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          129      0.32%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          111      0.28%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           74      0.18%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           66      0.16%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           45      0.11%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           29      0.07%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           34      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           42      0.10%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           21      0.05%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           34      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           26      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           19      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           18      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.421851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38450     95.70%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              521      1.30%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              901      2.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              242      0.60%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              320697344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2894272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41355648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               323591616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41645888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2820.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       363.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2845.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113721102500                       # Total gap between requests
system.mem_ctrls.avgGap                      19927.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1831680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91523264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       195968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84532096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       173248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78713792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       184832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63542464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41355648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16106784.548594716936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 804805148.515109181404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1723234.601250769570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 743328669.698378205299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1523447.441406216007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 692165710.575481772423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1625310.753890340449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 558757412.503732085228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 363658778.937108039856                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1447678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1329905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1238523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1002736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650717                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    914422245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68460977176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    128893746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63999519778                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    122241490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  60692955247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    125699491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49513229667                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2819370897981                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31950.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47290.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42094.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48123.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45157.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49004.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43524.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49378.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4332714.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9308889240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4947799560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16440499740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1885495320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8976817200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51470382690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        325392480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93355276230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        820.914855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425117753                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3797300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109498604247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7687195320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4085841210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19337290560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1487574720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8976817200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51375363120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        405408960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93355491090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        820.916744                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    638320502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3797300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109285401498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                554                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    49485201.438849                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   108032414.887584                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    404341500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            278                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99964136000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13756886000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11440479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11440479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11440479                       # number of overall hits
system.cpu1.icache.overall_hits::total       11440479                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6100                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6100                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6100                       # number of overall misses
system.cpu1.icache.overall_misses::total         6100                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    395250998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    395250998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    395250998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    395250998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11446579                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11446579                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11446579                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11446579                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000533                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000533                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000533                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64795.245574                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64795.245574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64795.245574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64795.245574                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1205                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    75.312500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5697                       # number of writebacks
system.cpu1.icache.writebacks::total             5697                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          403                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5697                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5697                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    369112498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    369112498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    369112498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    369112498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64790.678954                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64790.678954                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64790.678954                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64790.678954                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5697                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11440479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11440479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6100                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6100                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    395250998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    395250998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11446579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11446579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64795.245574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64795.245574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5697                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5697                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    369112498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    369112498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64790.678954                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64790.678954                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11612587                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5729                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2026.983243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22898855                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22898855                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8721907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8721907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8721907                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8721907                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2295425                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2295425                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2295425                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2295425                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 191131639991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 191131639991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 191131639991                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 191131639991                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11017332                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11017332                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11017332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11017332                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208347                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208347                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208347                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208347                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83266.340652                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83266.340652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83266.340652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83266.340652                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8075907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           131985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.188067                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1542227                       # number of writebacks
system.cpu1.dcache.writebacks::total          1542227                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       746987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       746987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       746987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       746987                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1548438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1548438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1548438                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1548438                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 138136568997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138136568997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 138136568997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 138136568997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140546                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89210.268023                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89210.268023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89210.268023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89210.268023                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1542227                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8368864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8368864                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2095878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2095878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 171014639500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 171014639500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10464742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10464742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81595.703328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81595.703328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       561866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       561866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1534012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1534012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136313478500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136313478500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88860.764127                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88860.764127                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       353043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        353043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199547                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199547                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20117000491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20117000491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100813.344681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100813.344681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1823090497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1823090497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126375.329059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126375.329059                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          946                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          946                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27599500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27599500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004386                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004386                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29174.947146                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29174.947146                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          728                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          728                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003375                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17088.598901                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17088.598901                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212879                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212879                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44647000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44647000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18657.333891                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18657.333891                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2382                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2382                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42324000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42324000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011065                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011065                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17768.261965                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17768.261965                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          366                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            366                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          596                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          596                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     10442500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     10442500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.619543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.619543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17520.973154                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17520.973154                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          596                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          596                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9846500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9846500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.619543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.619543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16520.973154                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16520.973154                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.640026                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10703426                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1548376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.912679                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.640026                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988751                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24446888                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24446888                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113721022000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6048135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1356028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5389719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8361909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8312                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9225                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17537                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        238654                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5809482                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       665350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5163713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4638131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4326167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3487279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18331250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219589056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       729216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197335808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       708480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    184038144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       721664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    148327808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              779838400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9044645                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43349760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15191855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.471836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.769663                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9759666     64.24%     64.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4413645     29.05%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 454516      2.99%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 410970      2.71%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 152819      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    239      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15191855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12270505561                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2175429232                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8708992                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1755376503                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8763699                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2589459963                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         332892538                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2330972634                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8883114                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
