#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 13 16:48:35 2024
# Process ID: 6016
# Current directory: C:/Users/Usuario/Documents/Nebrija/3ro/DiseoSistemasFiables/practica1/practica1/practica1.runs/synth_1
# Command line: vivado.exe -log debouncer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source debouncer.tcl
# Log file: C:/Users/Usuario/Documents/Nebrija/3ro/DiseoSistemasFiables/practica1/practica1/practica1.runs/synth_1/debouncer.vds
# Journal file: C:/Users/Usuario/Documents/Nebrija/3ro/DiseoSistemasFiables/practica1/practica1/practica1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source debouncer.tcl -notrace
Command: synth_design -top debouncer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6180 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 470.145 ; gain = 169.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:43]
	Parameter g_timeout bound to: 5 - type: integer 
	Parameter g_clock_freq_KHZ bound to: 100000 - type: integer 
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:66]
WARNING: [Synth 8-614] signal 'en_count' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:66]
WARNING: [Synth 8-614] signal 'CS' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 535.305 ; gain = 234.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 535.305 ; gain = 234.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 535.305 ; gain = 234.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'time_elapsed_reg' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'debounced_reg' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'en_count_reg' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'en_count_reg' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 535.305 ; gain = 234.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin debounced_OBUF with 1st driver pin 'i_6/O' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:101]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin debounced_OBUF with 2nd driver pin 'debounced_reg/Q' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:102]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin en_count with 1st driver pin 'en_count_reg__0/Q' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin en_count with 2nd driver pin 'en_count_reg/Q' [C:/Users/Usuario/Documents/Nebrija/3ro/DiseñoSistemasFiables/practica1/debouncer.vhd:98]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT5   |     1|
|6     |LUT6   |    10|
|7     |FDCE   |    34|
|8     |LD     |     6|
|9     |IBUF   |     4|
|10    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   104|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 687.973 ; gain = 387.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 808.051 ; gain = 507.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Nebrija/3ro/DiseoSistemasFiables/practica1/practica1/practica1.runs/synth_1/debouncer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file debouncer_utilization_synth.rpt -pb debouncer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 16:49:01 2024...
