Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 25 13:15:43 2022
| Host         : dgraz running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   108         
LUTAR-1    Warning           LUT drives async reset alert  22          
TIMING-20  Warning           Non-clocked latch             41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (656)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (357)
5. checking no_input_delay (11)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (656)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[7] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: i_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_start (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/enable_down_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/enable_up_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[10]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[10]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[11]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[11]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[12]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[12]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[13]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[13]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[14]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[14]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[15]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[15]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[16]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[16]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[17]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[17]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[18]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[18]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[19]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[19]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[20]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[20]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[21]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[21]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[22]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[22]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[23]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[23]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[24]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[24]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[25]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[25]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[26]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[27]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[28]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[28]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[29]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[29]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[30]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[30]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[8]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[8]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[9]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (357)
--------------------------------------------------
 There are 357 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  384          inf        0.000                      0                  384           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cont/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 3.485ns (39.802%)  route 5.270ns (60.198%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE                         0.000     0.000 r  cont/current_state_reg[1]/C
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont/current_state_reg[1]/Q
                         net (fo=46, routed)          1.925     2.381    cont/current_state[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  cont/output_i_5/O
                         net (fo=1, routed)           0.805     3.310    cont/output_i_5_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.124     3.434 r  cont/output_i_1/O
                         net (fo=5, routed)           0.854     4.288    cont/u
    SLICE_X1Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.412 r  cont/o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     6.098    o_data_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         2.657     8.755 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.755    o_data[1]
    V20                                                               r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 3.485ns (39.901%)  route 5.249ns (60.099%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE                         0.000     0.000 r  cont/current_state_reg[1]/C
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont/current_state_reg[1]/Q
                         net (fo=46, routed)          1.925     2.381    cont/current_state[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  cont/output_i_5/O
                         net (fo=1, routed)           0.805     3.310    cont/output_i_5_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.124     3.434 r  cont/output_i_1/O
                         net (fo=5, routed)           0.850     4.284    cont/u
    SLICE_X1Y127         LUT6 (Prop_lut6_I0_O)        0.124     4.408 r  cont/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     6.077    o_data_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.657     8.734 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.734    o_data[0]
    W19                                                               r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 3.965ns (47.739%)  route 4.341ns (52.261%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.528     3.466    str_mng/i_rst_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.150     3.616 r  str_mng/o_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813     5.430    o_data_OBUF[5]
    Y21                  OBUF (Prop_obuf_I_O)         2.877     8.306 r  o_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.306    o_data[5]
    Y21                                                               r  o_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 3.973ns (48.386%)  route 4.238ns (51.614%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.517     3.455    str_mng/i_rst_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.150     3.605 r  str_mng/o_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.721     5.326    o_data_OBUF[7]
    AA20                 OBUF (Prop_obuf_I_O)         2.884     8.210 r  o_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.210    o_data[7]
    AA20                                                              r  o_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 1.159ns (14.116%)  route 7.050ns (85.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.053     8.209    cont/component_reset_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 1.159ns (14.116%)  route 7.050ns (85.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.053     8.209    cont/component_reset_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 1.159ns (14.116%)  route 7.050ns (85.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.053     8.209    cont/component_reset_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 1.159ns (14.116%)  route 7.050ns (85.884%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.053     8.209    cont/component_reset_BUFG
    SLICE_X0Y116         FDPE                                         f  cont/base_write_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 1.159ns (14.118%)  route 7.049ns (85.882%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.052     8.208    cont/component_reset_BUFG
    SLICE_X0Y117         FDCE                                         f  cont/base_write_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            cont/base_write_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 1.159ns (14.118%)  route 7.049ns (85.882%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=26, routed)          2.155     3.094    str_mng/i_rst_IBUF
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.218 f  str_mng/component_reset_BUFG_inst_i_1/O
                         net (fo=3, routed)           2.842     6.060    component_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.156 f  component_reset_BUFG_inst/O
                         net (fo=35, routed)          2.052     8.208    cont/component_reset_BUFG
    SLICE_X0Y117         FDPE                                         f  cont/base_write_reg[5]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 str_mng/half_z_inout_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            str_mng/half_z_inout_shifter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE                         0.000     0.000 r  str_mng/half_z_inout_shifter_reg[4]/C
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  str_mng/half_z_inout_shifter_reg[4]/Q
                         net (fo=2, routed)           0.125     0.266    str_mng/half_z_inout_shifter[4]
    SLICE_X0Y130         FDRE                                         r  str_mng/half_z_inout_shifter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cont/number_of_words_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.191ns (65.808%)  route 0.099ns (34.192%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDPE                         0.000     0.000 r  cont/number_of_words_reg[0]_P/C
    SLICE_X3Y113         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  cont/number_of_words_reg[0]_P/Q
                         net (fo=4, routed)           0.099     0.245    cont/number_of_words_reg[0]_P_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.045     0.290 r  cont/number_of_words[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.290    cont/number_of_words[0]_C_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  cont/number_of_words_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/base_write_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/mem_address_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.430%)  route 0.120ns (38.570%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  cont/base_write_reg[14]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  cont/base_write_reg[14]/Q
                         net (fo=2, routed)           0.120     0.266    cont/base_write_reg[14]
    SLICE_X1Y120         LUT4 (Prop_lut4_I2_O)        0.045     0.311 r  cont/mem_address_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.311    cont/mem_address_reg[14]_i_1_n_0
    SLICE_X1Y120         LDCE                                         r  cont/mem_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/number_of_words_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.848%)  route 0.105ns (33.152%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE                         0.000     0.000 r  cont/number_of_words_reg[0]_C/C
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  cont/number_of_words_reg[0]_C/Q
                         net (fo=4, routed)           0.105     0.272    cont/number_of_words_reg[0]_C_n_0
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  cont/number_of_words[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.317    cont/number_of_words02_in[0]
    SLICE_X3Y113         FDPE                                         r  cont/number_of_words_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/base_write_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/mem_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.191ns (59.644%)  route 0.129ns (40.356%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  cont/base_write_reg[0]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  cont/base_write_reg[0]/Q
                         net (fo=2, routed)           0.129     0.275    cont/base_write_reg[0]
    SLICE_X0Y115         LUT4 (Prop_lut4_I2_O)        0.045     0.320 r  cont/mem_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cont/mem_address_reg[0]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  cont/mem_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/base_write_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cont/mem_address_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.176%)  route 0.137ns (41.824%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDPE                         0.000     0.000 r  cont/base_write_reg[7]/C
    SLICE_X0Y117         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  cont/base_write_reg[7]/Q
                         net (fo=2, routed)           0.137     0.283    cont/base_write_reg[7]
    SLICE_X2Y116         LUT4 (Prop_lut4_I2_O)        0.045     0.328 r  cont/mem_address_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.328    cont/mem_address_reg[7]_i_1_n_0
    SLICE_X2Y116         LDCE                                         r  cont/mem_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/FF1/output_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoder/FF2/output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE                         0.000     0.000 r  encoder/FF1/output_reg/C
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoder/FF1/output_reg/Q
                         net (fo=3, routed)           0.190     0.331    encoder/FF2/output
    SLICE_X1Y127         FDCE                                         r  encoder/FF2/output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[20]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cont/number_of_words_reg[20]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.254ns (72.564%)  route 0.096ns (27.436%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDPE                         0.000     0.000 r  cont/number_of_words_reg[20]_P/C
    SLICE_X4Y118         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  cont/number_of_words_reg[20]_P/Q
                         net (fo=3, routed)           0.096     0.242    cont/number_of_words_reg[20]_P_n_0
    SLICE_X5Y118         LUT3 (Prop_lut3_I2_O)        0.045     0.287 r  cont/number_of_words[20]_C_i_6/O
                         net (fo=1, routed)           0.000     0.287    cont/number_of_words[20]_C_i_6_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.350 r  cont/number_of_words_reg[20]_C_i_1/O[3]
                         net (fo=2, routed)           0.000     0.350    cont/number_of_words02_in[20]
    SLICE_X5Y118         FDCE                                         r  cont/number_of_words_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[28]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cont/number_of_words_reg[28]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.254ns (72.564%)  route 0.096ns (27.436%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDPE                         0.000     0.000 r  cont/number_of_words_reg[28]_P/C
    SLICE_X4Y120         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  cont/number_of_words_reg[28]_P/Q
                         net (fo=3, routed)           0.096     0.242    cont/number_of_words_reg[28]_P_n_0
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.045     0.287 r  cont/number_of_words[28]_C_i_6/O
                         net (fo=1, routed)           0.000     0.287    cont/number_of_words[28]_C_i_6_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.350 r  cont/number_of_words_reg[28]_C_i_1/O[3]
                         net (fo=2, routed)           0.000     0.350    cont/number_of_words02_in[28]
    SLICE_X5Y120         FDCE                                         r  cont/number_of_words_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[16]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cont/number_of_words_reg[16]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.254ns (72.351%)  route 0.097ns (27.649%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDPE                         0.000     0.000 r  cont/number_of_words_reg[16]_P/C
    SLICE_X4Y117         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  cont/number_of_words_reg[16]_P/Q
                         net (fo=3, routed)           0.097     0.243    cont/number_of_words_reg[16]_P_n_0
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.045     0.288 r  cont/number_of_words[16]_C_i_6/O
                         net (fo=1, routed)           0.000     0.288    cont/number_of_words[16]_C_i_6_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.351 r  cont/number_of_words_reg[16]_C_i_1/O[3]
                         net (fo=2, routed)           0.000     0.351    cont/number_of_words02_in[16]
    SLICE_X5Y117         FDCE                                         r  cont/number_of_words_reg[16]_C/D
  -------------------------------------------------------------------    -------------------





