\glossaryentry{FPGA?\glossentry{FPGA}|glsseeformat[Glossary:]{gls-FPGA}}{Z}
\glossaryentry{CPLD?\glossentry{CPLD}|glsseeformat[Glossary:]{gls-CPLD}}{Z}
\glossaryentry{VHDL?\glossentry{VHDL}|glsseeformat[Glossary:]{gls-VHDL}}{Z}
\glossaryentry{API?\glossentry{API}|glsseeformat[Glossary:]{gls-API}}{Z}
\glossaryentry{UART?\glossentry{UART}|glsseeformat[Glossary:]{gls-UART}}{Z}
\glossaryentry{SPI?\glossentry{SPI}|glsseeformat[Glossary:]{gls-SPI}}{Z}
\glossaryentry{PLL?\glossentry{PLL}|glsseeformat[Glossary:]{gls-PLL}}{Z}
\glossaryentry{$\text {I}^2$C?\glossentry{I2C}|glsseeformat[Glossary:]{gls-I2C}}{Z}
\glossaryentry{GPIO?\glossentry{GPIO}|glsseeformat[Glossary:]{gls-GPIO}}{Z}
\glossaryentry{CPLD?\glossentry{CPLD}|setentrycounter[]{page}\glsnumberformat}{2}
\glossaryentry{FPGA?\glossentry{FPGA}|setentrycounter[]{page}\glsnumberformat}{2}
\glossaryentry{CPLD?\glossentry{CPLD}|setentrycounter[]{page}\glsnumberformat}{2}
\glossaryentry{UART?\glossentry{UART}|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{API?\glossentry{API}|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{CPLD?\glossentry{CPLD}|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{FPGA?\glossentry{FPGA}|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{PLL?\glossentry{PLL}|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{RAM?\glossentry{RAM}|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{UART?\glossentry{UART}|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{$\text {I}^2$C?\glossentry{I2C}|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{SPI?\glossentry{SPI}|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{UART?\glossentry{UART}|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{$\text {I}^2$C?\glossentry{I2C}|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{$\text {I}^2$C?\glossentry{I2C}|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{SPI?\glossentry{SPI}|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{SPI?\glossentry{SPI}|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{GPIO?\glossentry{GPIO}|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{MIDI?\glossentry{MIDI}|setentrycounter[]{page}\glsnumberformat}{19}
\glossaryentry{UART?\glossentry{UART}|setentrycounter[]{page}\glsnumberformat}{19}
\glossaryentry{$\text {I}^2$C?\glossentry{I2C}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{API?\glossentry{API}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{CPLD?\glossentry{CPLD}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{FPGA?\glossentry{FPGA}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{GPIO?\glossentry{GPIO}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{PLL?\glossentry{PLL}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{SPI?\glossentry{SPI}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{UART?\glossentry{UART}|setentrycounter[]{page}\glsnumberformat}{27}
\glossaryentry{VHDL?\glossentry{VHDL}|setentrycounter[]{page}\glsnumberformat}{27}
