m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
Edivide_part
Z1 w1544171256
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/fit_timer_v2_0/hdl/fit_timer_v2_0_vh_rfs.vhd
Z5 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/fit_timer_v2_0/hdl/fit_timer_v2_0_vh_rfs.vhd
l0
L90
VmcMf3nPgCDb<A]L`NY:k00
!s100 VX>PUQCGlfBFQO02RIC^a3
Z6 OL;C;10.6b;65
31
Z7 !s110 1556884981
!i10b 1
Z8 !s108 1556884981.000000
Z9 !s90 -64|-93|-work|fit_timer_v2_0_9|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/fit_timer_v2_0_9/.cxl.vhdl.fit_timer_v2_0_9.fit_timer_v2_0_9.lin64.cmf|
Z10 !s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/fit_timer_v2_0/hdl/fit_timer_v2_0_vh_rfs.vhd|
!i113 0
Z11 o-93 -work fit_timer_v2_0_9
Z12 tExplicit 1 CvgOpt 0
Avhdl_rtl
DEx4 work 11 divide_part 0 22 mcMf3nPgCDb<A]L`NY:k00
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
Z14 DPx6 unisim 11 vcomponents 0 22 4NzhH_H[BVKN`b71^hVL<3
l133
L113
Vl6W7FHN`WGEI;:eFIN6J20
!s100 n:9iia?0V[2oinQ_0eSL:0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 0
R11
R12
Efit_timer
R1
R13
R2
R3
R0
R4
R5
l0
L399
VC9FIS?0YfZA6E1[K:H33]1
!s100 CFfK]]H>Q@z:zQ4ejm4;W2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 0
R11
R12
Avhdl_rtl
DEx4 work 9 fit_timer 0 22 C9FIS?0YfZA6E1[K:H33]1
DEx16 fit_timer_v2_0_9 11 divide_part 0 22 mcMf3nPgCDb<A]L`NY:k00
R13
R2
R3
R14
l685
L422
Vj9DBmTl<e9;bzQ=889=O83
!s100 U9Wz>gHZ7G6g@34=XcAmz1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 0
R11
R12
