# NewSevSeg
New Seven Segment Display code using a driver to facilitate BCD.

RTL Contains Verilog module code. 

Compile the driver using the arm gcc compiler. Command on Ubuntu based systems is:

make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi


Krenel path is 

KERNEL_SRC_DIR=/home/keith/altera/socfpga_kern
