#-----------------------------------------------------------
<<<<<<< HEAD
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 18 20:55:37 2019
# Process ID: 9896
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Execution_Unit\Execution_Unit.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.xpr}
=======
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 15 04:08:07 2019
# Process ID: 7360
# Current directory: C:/Users/Rosswell/Documents/_440/MIPS_CPU/Execution_Unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 C:\Users\Rosswell\Documents\_440\MIPS_CPU\Execution_Unit\Execution_Unit.xpr
# Log file: C:/Users/Rosswell/Documents/_440/MIPS_CPU/Execution_Unit/vivado.log
# Journal file: C:/Users/Rosswell/Documents/_440/MIPS_CPU/Execution_Unit\vivado.jou
#-----------------------------------------------------------sstart_guieopen_project C:/Users/Rosswell/Documents/_440/MIPS_CPU/Execution_Unit/Execution_Unit.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit' since last save.
>>>>>>> 355a49650355e34a91892f649d8b7a6e56a553fb
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Execution_Unit.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 745.504 ; gain = 82.023
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/MCU_TB.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/MCU_TB.v}}
file delete -force {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/MCU_TB.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Data_Memory.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Data_Memory.v}}
file delete -force {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Data_Memory.v}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Integer_Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 907.738 ; gain = 108.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 963.031 ; gain = 163.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 963.031 ; gain = 163.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 963.031 ; gain = 163.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.168 ; gain = 505.113
18 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.168 ; gain = 505.113
close_design
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 18 21:53:22 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxxxxx
R[ 2] = xxxxxxxx
R[ 3] = xxxxxxxx
R[ 4] = xxxxxxxx
R[ 5] = xxxxxxxx
R[ 6] = xxxxxxxx
R[ 7] = xxxxxxxx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
 
dMem[3c] = 0x00000200
ILLEGAL OPCODE FETCH   65.0 ps
ILLEGAL OPCODE FETCH   75.0 ps
ILLEGAL OPCODE FETCH   85.0 ps
ILLEGAL OPCODE FETCH   95.0 ps
ILLEGAL OPCODE FETCH  105.0 ps
ILLEGAL OPCODE FETCH  115.0 ps
ILLEGAL OPCODE FETCH  125.0 ps
ILLEGAL OPCODE FETCH  135.0 ps
ILLEGAL OPCODE FETCH  145.0 ps
ILLEGAL OPCODE FETCH  155.0 ps
ILLEGAL OPCODE FETCH  165.0 ps
ILLEGAL OPCODE FETCH  175.0 ps
ILLEGAL OPCODE FETCH  185.0 ps
ILLEGAL OPCODE FETCH  195.0 ps
ILLEGAL OPCODE FETCH  205.0 ps
ILLEGAL OPCODE FETCH  215.0 ps
ILLEGAL OPCODE FETCH  225.0 ps
ILLEGAL OPCODE FETCH  235.0 ps
ILLEGAL OPCODE FETCH  245.0 ps
ILLEGAL OPCODE FETCH  255.0 ps
ILLEGAL OPCODE FETCH  265.0 ps
ILLEGAL OPCODE FETCH  275.0 ps
ILLEGAL OPCODE FETCH  285.0 ps
ILLEGAL OPCODE FETCH  295.0 ps
ILLEGAL OPCODE FETCH  305.0 ps
ILLEGAL OPCODE FETCH  315.0 ps
ILLEGAL OPCODE FETCH  325.0 ps
ILLEGAL OPCODE FETCH  335.0 ps
ILLEGAL OPCODE FETCH  345.0 ps
ILLEGAL OPCODE FETCH  355.0 ps
ILLEGAL OPCODE FETCH  365.0 ps
ILLEGAL OPCODE FETCH  375.0 ps
ILLEGAL OPCODE FETCH  385.0 ps
ILLEGAL OPCODE FETCH  395.0 ps
ILLEGAL OPCODE FETCH  405.0 ps
ILLEGAL OPCODE FETCH  415.0 ps
ILLEGAL OPCODE FETCH  425.0 ps
ILLEGAL OPCODE FETCH  435.0 ps
ILLEGAL OPCODE FETCH  445.0 ps
ILLEGAL OPCODE FETCH  455.0 ps
ILLEGAL OPCODE FETCH  465.0 ps
ILLEGAL OPCODE FETCH  475.0 ps
ILLEGAL OPCODE FETCH  485.0 ps
ILLEGAL OPCODE FETCH  495.0 ps
ILLEGAL OPCODE FETCH  505.0 ps
ILLEGAL OPCODE FETCH  515.0 ps
ILLEGAL OPCODE FETCH  525.0 ps
ILLEGAL OPCODE FETCH  535.0 ps
ILLEGAL OPCODE FETCH  545.0 ps
ILLEGAL OPCODE FETCH  555.0 ps
ILLEGAL OPCODE FETCH  565.0 ps
ILLEGAL OPCODE FETCH  575.0 ps
ILLEGAL OPCODE FETCH  585.0 ps
ILLEGAL OPCODE FETCH  595.0 ps
ILLEGAL OPCODE FETCH  605.0 ps
ILLEGAL OPCODE FETCH  615.0 ps
ILLEGAL OPCODE FETCH  625.0 ps
ILLEGAL OPCODE FETCH  635.0 ps
ILLEGAL OPCODE FETCH  645.0 ps
ILLEGAL OPCODE FETCH  655.0 ps
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T = $t | State = RESET | Next State = FETCH                  50
T = $t | State = FETCH | Next State = DECODE                  60
T = $t | State = DECODE | Next State = I/J-Type                  80
ILLEGAL OPCODE FETCH   85.0 ps
ILLEGAL OPCODE FETCH   95.0 ps
ILLEGAL OPCODE FETCH  105.0 ps
ILLEGAL OPCODE FETCH  115.0 ps
ILLEGAL OPCODE FETCH  125.0 ps
ILLEGAL OPCODE FETCH  135.0 ps
ILLEGAL OPCODE FETCH  145.0 ps
ILLEGAL OPCODE FETCH  155.0 ps
ILLEGAL OPCODE FETCH  165.0 ps
ILLEGAL OPCODE FETCH  175.0 ps
ILLEGAL OPCODE FETCH  185.0 ps
ILLEGAL OPCODE FETCH  195.0 ps
ILLEGAL OPCODE FETCH  205.0 ps
ILLEGAL OPCODE FETCH  215.0 ps
ILLEGAL OPCODE FETCH  225.0 ps
ILLEGAL OPCODE FETCH  235.0 ps
ILLEGAL OPCODE FETCH  245.0 ps
ILLEGAL OPCODE FETCH  255.0 ps
ILLEGAL OPCODE FETCH  265.0 ps
ILLEGAL OPCODE FETCH  275.0 ps
ILLEGAL OPCODE FETCH  285.0 ps
ILLEGAL OPCODE FETCH  295.0 ps
ILLEGAL OPCODE FETCH  305.0 ps
ILLEGAL OPCODE FETCH  315.0 ps
ILLEGAL OPCODE FETCH  325.0 ps
ILLEGAL OPCODE FETCH  335.0 ps
ILLEGAL OPCODE FETCH  345.0 ps
ILLEGAL OPCODE FETCH  355.0 ps
ILLEGAL OPCODE FETCH  365.0 ps
ILLEGAL OPCODE FETCH  375.0 ps
ILLEGAL OPCODE FETCH  385.0 ps
ILLEGAL OPCODE FETCH  395.0 ps
ILLEGAL OPCODE FETCH  405.0 ps
ILLEGAL OPCODE FETCH  415.0 ps
ILLEGAL OPCODE FETCH  425.0 ps
ILLEGAL OPCODE FETCH  435.0 ps
ILLEGAL OPCODE FETCH  445.0 ps
ILLEGAL OPCODE FETCH  455.0 ps
ILLEGAL OPCODE FETCH  465.0 ps
ILLEGAL OPCODE FETCH  475.0 ps
ILLEGAL OPCODE FETCH  485.0 ps
ILLEGAL OPCODE FETCH  495.0 ps
ILLEGAL OPCODE FETCH  505.0 ps
ILLEGAL OPCODE FETCH  515.0 ps
ILLEGAL OPCODE FETCH  525.0 ps
ILLEGAL OPCODE FETCH  535.0 ps
ILLEGAL OPCODE FETCH  545.0 ps
ILLEGAL OPCODE FETCH  555.0 ps
ILLEGAL OPCODE FETCH  565.0 ps
ILLEGAL OPCODE FETCH  575.0 ps
ILLEGAL OPCODE FETCH  585.0 ps
ILLEGAL OPCODE FETCH  595.0 ps
ILLEGAL OPCODE FETCH  605.0 ps
ILLEGAL OPCODE FETCH  615.0 ps
ILLEGAL OPCODE FETCH  625.0 ps
ILLEGAL OPCODE FETCH  635.0 ps
ILLEGAL OPCODE FETCH  645.0 ps
ILLEGAL OPCODE FETCH  655.0 ps
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   50.0 ps | State = RESET | Next State = FETCH
T =   60.0 ps | State = FETCH | Next State = DECODE
T =   80.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH   85.0 ps
ILLEGAL OPCODE FETCH   95.0 ps
ILLEGAL OPCODE FETCH  105.0 ps
ILLEGAL OPCODE FETCH  115.0 ps
ILLEGAL OPCODE FETCH  125.0 ps
ILLEGAL OPCODE FETCH  135.0 ps
ILLEGAL OPCODE FETCH  145.0 ps
ILLEGAL OPCODE FETCH  155.0 ps
ILLEGAL OPCODE FETCH  165.0 ps
ILLEGAL OPCODE FETCH  175.0 ps
ILLEGAL OPCODE FETCH  185.0 ps
ILLEGAL OPCODE FETCH  195.0 ps
ILLEGAL OPCODE FETCH  205.0 ps
ILLEGAL OPCODE FETCH  215.0 ps
ILLEGAL OPCODE FETCH  225.0 ps
ILLEGAL OPCODE FETCH  235.0 ps
ILLEGAL OPCODE FETCH  245.0 ps
ILLEGAL OPCODE FETCH  255.0 ps
ILLEGAL OPCODE FETCH  265.0 ps
ILLEGAL OPCODE FETCH  275.0 ps
ILLEGAL OPCODE FETCH  285.0 ps
ILLEGAL OPCODE FETCH  295.0 ps
ILLEGAL OPCODE FETCH  305.0 ps
ILLEGAL OPCODE FETCH  315.0 ps
ILLEGAL OPCODE FETCH  325.0 ps
ILLEGAL OPCODE FETCH  335.0 ps
ILLEGAL OPCODE FETCH  345.0 ps
ILLEGAL OPCODE FETCH  355.0 ps
ILLEGAL OPCODE FETCH  365.0 ps
ILLEGAL OPCODE FETCH  375.0 ps
ILLEGAL OPCODE FETCH  385.0 ps
ILLEGAL OPCODE FETCH  395.0 ps
ILLEGAL OPCODE FETCH  405.0 ps
ILLEGAL OPCODE FETCH  415.0 ps
ILLEGAL OPCODE FETCH  425.0 ps
ILLEGAL OPCODE FETCH  435.0 ps
ILLEGAL OPCODE FETCH  445.0 ps
ILLEGAL OPCODE FETCH  455.0 ps
ILLEGAL OPCODE FETCH  465.0 ps
ILLEGAL OPCODE FETCH  475.0 ps
ILLEGAL OPCODE FETCH  485.0 ps
ILLEGAL OPCODE FETCH  495.0 ps
ILLEGAL OPCODE FETCH  505.0 ps
ILLEGAL OPCODE FETCH  515.0 ps
ILLEGAL OPCODE FETCH  525.0 ps
ILLEGAL OPCODE FETCH  535.0 ps
ILLEGAL OPCODE FETCH  545.0 ps
ILLEGAL OPCODE FETCH  555.0 ps
ILLEGAL OPCODE FETCH  565.0 ps
ILLEGAL OPCODE FETCH  575.0 ps
ILLEGAL OPCODE FETCH  585.0 ps
ILLEGAL OPCODE FETCH  595.0 ps
ILLEGAL OPCODE FETCH  605.0 ps
ILLEGAL OPCODE FETCH  615.0 ps
ILLEGAL OPCODE FETCH  625.0 ps
ILLEGAL OPCODE FETCH  635.0 ps
ILLEGAL OPCODE FETCH  645.0 ps
ILLEGAL OPCODE FETCH  655.0 ps
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   10.0 ps | IR_out: xxxxxxxx
T =   20.0 ps | IR_out: xxxxxxxx
T =   30.0 ps | IR_out: xxxxxxxx
T =   40.0 ps | IR_out: xxxxxxxx
T =   50.0 ps | IR_out: xxxxxxxx
T =   60.0 ps | IR_out: xxxxxxxx
T =   70.0 ps | IR_out: xxxxxxxx
T =   80.0 ps | IR_out: xxxxxxxx
T =   90.0 ps | IR_out: xxxxxxxx
T =  100.0 ps | IR_out: xxxxxxxx
T =  110.0 ps | IR_out: xxxxxxxx
T =  120.0 ps | IR_out: xxxxxxxx
T =  130.0 ps | IR_out: xxxxxxxx
T =  140.0 ps | IR_out: xxxxxxxx
T =  150.0 ps | IR_out: xxxxxxxx
T =  160.0 ps | IR_out: xxxxxxxx
T =  170.0 ps | IR_out: xxxxxxxx
T =  180.0 ps | IR_out: xxxxxxxx
T =  190.0 ps | IR_out: xxxxxxxx
T =  200.0 ps | IR_out: xxxxxxxx
T =  210.0 ps | IR_out: xxxxxxxx
T =  220.0 ps | IR_out: xxxxxxxx
T =  230.0 ps | IR_out: xxxxxxxx
T =  240.0 ps | IR_out: xxxxxxxx
T =  250.0 ps | IR_out: xxxxxxxx
T =  260.0 ps | IR_out: xxxxxxxx
T =  270.0 ps | IR_out: xxxxxxxx
T =  280.0 ps | IR_out: xxxxxxxx
T =  290.0 ps | IR_out: xxxxxxxx
T =  300.0 ps | IR_out: xxxxxxxx
T =  310.0 ps | IR_out: xxxxxxxx
T =  320.0 ps | IR_out: xxxxxxxx
T =  330.0 ps | IR_out: xxxxxxxx
T =  340.0 ps | IR_out: xxxxxxxx
T =  350.0 ps | IR_out: xxxxxxxx
T =  360.0 ps | IR_out: xxxxxxxx
T =  370.0 ps | IR_out: xxxxxxxx
T =  380.0 ps | IR_out: xxxxxxxx
T =  390.0 ps | IR_out: xxxxxxxx
T =  400.0 ps | IR_out: xxxxxxxx
T =  410.0 ps | IR_out: xxxxxxxx
T =  420.0 ps | IR_out: xxxxxxxx
T =  430.0 ps | IR_out: xxxxxxxx
T =  440.0 ps | IR_out: xxxxxxxx
T =  450.0 ps | IR_out: xxxxxxxx
T =  460.0 ps | IR_out: xxxxxxxx
T =  470.0 ps | IR_out: xxxxxxxx
T =  480.0 ps | IR_out: xxxxxxxx
T =  490.0 ps | IR_out: xxxxxxxx
T =  500.0 ps | IR_out: xxxxxxxx
T =  510.0 ps | IR_out: xxxxxxxx
T =  520.0 ps | IR_out: xxxxxxxx
T =  530.0 ps | IR_out: xxxxxxxx
T =  540.0 ps | IR_out: xxxxxxxx
T =  550.0 ps | IR_out: xxxxxxxx
T =  560.0 ps | IR_out: xxxxxxxx
T =  570.0 ps | IR_out: xxxxxxxx
T =  580.0 ps | IR_out: xxxxxxxx
T =  590.0 ps | IR_out: xxxxxxxx
T =  600.0 ps | IR_out: xxxxxxxx
T =  610.0 ps | IR_out: xxxxxxxx
T =  620.0 ps | IR_out: xxxxxxxx
T =  630.0 ps | IR_out: xxxxxxxx
T =  640.0 ps | IR_out: xxxxxxxx
T =  650.0 ps | IR_out: xxxxxxxx
T =  660.0 ps | IR_out: xxxxxxxx
T =  670.0 ps | IR_out: xxxxxxxx
T =  680.0 ps | IR_out: xxxxxxxx
T =  690.0 ps | IR_out: xxxxxxxx
T =  700.0 ps | IR_out: xxxxxxxx
T =  710.0 ps | IR_out: xxxxxxxx
T =  720.0 ps | IR_out: xxxxxxxx
T =  730.0 ps | IR_out: xxxxxxxx
T =  740.0 ps | IR_out: xxxxxxxx
T =  750.0 ps | IR_out: xxxxxxxx
T =  760.0 ps | IR_out: xxxxxxxx
T =  770.0 ps | IR_out: xxxxxxxx
T =  780.0 ps | IR_out: xxxxxxxx
T =  790.0 ps | IR_out: xxxxxxxx
T =  800.0 ps | IR_out: xxxxxxxx
T =  810.0 ps | IR_out: xxxxxxxx
T =  820.0 ps | IR_out: xxxxxxxx
T =  830.0 ps | IR_out: xxxxxxxx
T =  840.0 ps | IR_out: xxxxxxxx
T =  850.0 ps | IR_out: xxxxxxxx
T =  860.0 ps | IR_out: xxxxxxxx
T =  870.0 ps | IR_out: xxxxxxxx
T =  880.0 ps | IR_out: xxxxxxxx
T =  890.0 ps | IR_out: xxxxxxxx
T =  900.0 ps | IR_out: xxxxxxxx
T =  910.0 ps | IR_out: xxxxxxxx
T =  920.0 ps | IR_out: xxxxxxxx
T =  930.0 ps | IR_out: xxxxxxxx
T =  940.0 ps | IR_out: xxxxxxxx
T =  950.0 ps | IR_out: xxxxxxxx
T =  960.0 ps | IR_out: xxxxxxxx
T =  970.0 ps | IR_out: xxxxxxxx
T =  980.0 ps | IR_out: xxxxxxxx
T =  990.0 ps | IR_out: xxxxxxxx
T = 1000.0 ps | IR_out: xxxxxxxx
$finish called at time : 1 us : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   10.0 ps | IR_out: xxxxxxxx
T =   20.0 ps | IR_out: xxxxxxxx
T =   30.0 ps | IR_out: xxxxxxxx
T =   40.0 ps | IR_out: xxxxxxxx
T =   50.0 ps | IR_out: xxxxxxxx
T =   60.0 ps | IR_out: xxxxxxxx
T =   70.0 ps | IR_out: xxxxxxxx
T =   80.0 ps | IR_out: xxxxxxxx
T =   90.0 ps | IR_out: xxxxxxxx
T =  100.0 ps | IR_out: xxxxxxxx
T =  110.0 ps | IR_out: xxxxxxxx
T =  120.0 ps | IR_out: xxxxxxxx
T =  130.0 ps | IR_out: xxxxxxxx
T =  140.0 ps | IR_out: xxxxxxxx
T =  150.0 ps | IR_out: xxxxxxxx
T =  160.0 ps | IR_out: xxxxxxxx
T =  170.0 ps | IR_out: xxxxxxxx
T =  180.0 ps | IR_out: xxxxxxxx
T =  190.0 ps | IR_out: xxxxxxxx
T =  200.0 ps | IR_out: xxxxxxxx
T =  210.0 ps | IR_out: xxxxxxxx
T =  220.0 ps | IR_out: xxxxxxxx
T =  230.0 ps | IR_out: xxxxxxxx
T =  240.0 ps | IR_out: xxxxxxxx
T =  250.0 ps | IR_out: xxxxxxxx
T =  260.0 ps | IR_out: xxxxxxxx
T =  270.0 ps | IR_out: xxxxxxxx
T =  280.0 ps | IR_out: xxxxxxxx
T =  290.0 ps | IR_out: xxxxxxxx
T =  300.0 ps | IR_out: xxxxxxxx
T =  310.0 ps | IR_out: xxxxxxxx
T =  320.0 ps | IR_out: xxxxxxxx
T =  330.0 ps | IR_out: xxxxxxxx
T =  340.0 ps | IR_out: xxxxxxxx
T =  350.0 ps | IR_out: xxxxxxxx
T =  360.0 ps | IR_out: xxxxxxxx
T =  370.0 ps | IR_out: xxxxxxxx
T =  380.0 ps | IR_out: xxxxxxxx
T =  390.0 ps | IR_out: xxxxxxxx
T =  400.0 ps | IR_out: xxxxxxxx
T =  410.0 ps | IR_out: xxxxxxxx
T =  420.0 ps | IR_out: xxxxxxxx
T =  430.0 ps | IR_out: xxxxxxxx
T =  440.0 ps | IR_out: xxxxxxxx
T =  450.0 ps | IR_out: xxxxxxxx
T =  460.0 ps | IR_out: xxxxxxxx
T =  470.0 ps | IR_out: xxxxxxxx
T =  480.0 ps | IR_out: xxxxxxxx
T =  490.0 ps | IR_out: xxxxxxxx
T =  500.0 ps | IR_out: xxxxxxxx
T =  510.0 ps | IR_out: xxxxxxxx
T =  520.0 ps | IR_out: xxxxxxxx
T =  530.0 ps | IR_out: xxxxxxxx
T =  540.0 ps | IR_out: xxxxxxxx
T =  550.0 ps | IR_out: xxxxxxxx
T =  560.0 ps | IR_out: xxxxxxxx
T =  570.0 ps | IR_out: xxxxxxxx
T =  580.0 ps | IR_out: xxxxxxxx
T =  590.0 ps | IR_out: xxxxxxxx
T =  600.0 ps | IR_out: xxxxxxxx
T =  610.0 ps | IR_out: xxxxxxxx
T =  620.0 ps | IR_out: xxxxxxxx
T =  630.0 ps | IR_out: xxxxxxxx
T =  640.0 ps | IR_out: xxxxxxxx
T =  650.0 ps | IR_out: xxxxxxxx
T =  660.0 ps | IR_out: xxxxxxxx
T =  670.0 ps | IR_out: xxxxxxxx
T =  680.0 ps | IR_out: xxxxxxxx
T =  690.0 ps | IR_out: xxxxxxxx
T =  700.0 ps | IR_out: xxxxxxxx
T =  710.0 ps | IR_out: xxxxxxxx
T =  720.0 ps | IR_out: xxxxxxxx
T =  730.0 ps | IR_out: xxxxxxxx
T =  740.0 ps | IR_out: xxxxxxxx
T =  750.0 ps | IR_out: xxxxxxxx
T =  760.0 ps | IR_out: xxxxxxxx
T =  770.0 ps | IR_out: xxxxxxxx
T =  780.0 ps | IR_out: xxxxxxxx
T =  790.0 ps | IR_out: xxxxxxxx
T =  800.0 ps | IR_out: xxxxxxxx
T =  810.0 ps | IR_out: xxxxxxxx
T =  820.0 ps | IR_out: xxxxxxxx
T =  830.0 ps | IR_out: xxxxxxxx
T =  840.0 ps | IR_out: xxxxxxxx
T =  850.0 ps | IR_out: xxxxxxxx
T =  860.0 ps | IR_out: xxxxxxxx
T =  870.0 ps | IR_out: xxxxxxxx
T =  880.0 ps | IR_out: xxxxxxxx
T =  890.0 ps | IR_out: xxxxxxxx
T =  900.0 ps | IR_out: xxxxxxxx
T =  910.0 ps | IR_out: xxxxxxxx
T =  920.0 ps | IR_out: xxxxxxxx
T =  930.0 ps | IR_out: xxxxxxxx
T =  940.0 ps | IR_out: xxxxxxxx
T =  950.0 ps | IR_out: xxxxxxxx
T =  960.0 ps | IR_out: xxxxxxxx
T =  970.0 ps | IR_out: xxxxxxxx
T =  980.0 ps | IR_out: xxxxxxxx
T =  990.0 ps | IR_out: xxxxxxxx
T = 1000.0 ps | IR_out: xxxxxxxx
$finish called at time : 1 us : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   10.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   20.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   30.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   40.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   50.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   60.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   70.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   80.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =   90.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  100.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  110.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  120.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  130.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  140.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  150.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  160.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  170.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  180.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  190.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  200.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  210.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  220.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  230.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  240.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  250.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  260.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  270.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  280.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  290.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  300.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  310.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  320.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  330.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  340.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  350.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  360.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  370.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  380.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  390.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  400.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  410.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  420.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  430.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  440.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  450.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  460.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  470.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  480.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  490.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  500.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  510.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  520.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  530.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  540.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  550.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  560.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  570.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  580.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  590.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  600.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  610.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  620.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  630.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  640.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  650.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  670.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  680.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  690.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  700.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  710.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  720.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  730.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  740.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  750.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  760.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  770.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  780.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  790.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  800.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  810.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  820.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  830.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  840.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  850.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  860.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  870.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  880.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  890.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  900.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  910.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  920.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  930.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  940.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  950.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  960.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  970.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  980.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T =  990.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
T = 1000.0 ps | iMem_out = xxxxxxxx | IR_out: xxxxxxxx
$finish called at time : 1 us : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   50.0 ps | iMem_out = 34215678 | IR_out: 3c011234
T =   60.0 ps | iMem_out = 3c028765 | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  100.0 ps | iMem_out = 34424321 | IR_out: 3c028765
T =  110.0 ps | iMem_out = 3c03abcd | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  150.0 ps | iMem_out = 3463ef01 | IR_out: 3c03abcd
T =  160.0 ps | iMem_out = 3c0401fe | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  200.0 ps | iMem_out = 3484dcba | IR_out: 3c0401fe
T =  210.0 ps | iMem_out = 3c055a5a | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  250.0 ps | iMem_out = 34a55a5a | IR_out: 3c055a5a
T =  260.0 ps | iMem_out = 3c06ffff | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  300.0 ps | iMem_out = 34c6ffff | IR_out: 3c06ffff
T =  310.0 ps | iMem_out = 3c07ffff | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  350.0 ps | iMem_out = 34e7ff00 | IR_out: 3c07ffff
T =  360.0 ps | iMem_out = 00c74020 | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  400.0 ps | iMem_out = 00c84820 | IR_out: 00c74020
T =  410.0 ps | iMem_out = 00c95020 | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  450.0 ps | iMem_out = 00ca5820 | IR_out: 00c95020
T =  460.0 ps | iMem_out = 00cb6020 | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  500.0 ps | iMem_out = 00cc6820 | IR_out: 00cb6020
T =  510.0 ps | iMem_out = 00cd7020 | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  550.0 ps | iMem_out = 00ce7820 | IR_out: 00cd7020
T =  560.0 ps | iMem_out = 3c071001 | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  600.0 ps | iMem_out = 34e703f0 | IR_out: 3c071001
T =  610.0 ps | iMem_out = acef0000 | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  650.0 ps | iMem_out = 0000000d | IR_out: acef0000
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   50.0 ps | iMem_out = 34215678 | IR_out: 3c011234
T =   60.0 ps | iMem_out = 3c028765 | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  100.0 ps | iMem_out = 34424321 | IR_out: 3c028765
T =  110.0 ps | iMem_out = 3c03abcd | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  150.0 ps | iMem_out = 3463ef01 | IR_out: 3c03abcd
T =  160.0 ps | iMem_out = 3c0401fe | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  200.0 ps | iMem_out = 3484dcba | IR_out: 3c0401fe
T =  210.0 ps | iMem_out = 3c055a5a | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  250.0 ps | iMem_out = 34a55a5a | IR_out: 3c055a5a
T =  260.0 ps | iMem_out = 3c06ffff | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  300.0 ps | iMem_out = 34c6ffff | IR_out: 3c06ffff
T =  310.0 ps | iMem_out = 3c07ffff | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  350.0 ps | iMem_out = 34e7ff00 | IR_out: 3c07ffff
T =  360.0 ps | iMem_out = 00c74020 | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  400.0 ps | iMem_out = 00c84820 | IR_out: 00c74020
T =  410.0 ps | iMem_out = 00c95020 | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  450.0 ps | iMem_out = 00ca5820 | IR_out: 00c95020
T =  460.0 ps | iMem_out = 00cb6020 | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  500.0 ps | iMem_out = 00cc6820 | IR_out: 00cb6020
T =  510.0 ps | iMem_out = 00cd7020 | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  550.0 ps | iMem_out = 00ce7820 | IR_out: 00cd7020
T =  560.0 ps | iMem_out = 3c071001 | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  600.0 ps | iMem_out = 34e703f0 | IR_out: 3c071001
T =  610.0 ps | iMem_out = acef0000 | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  650.0 ps | iMem_out = 0000000d | IR_out: acef0000
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   50.0 ps | iMem_out = 34215678 | IR_out: 3c011234
T =   60.0 ps | iMem_out = 3c028765 | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  100.0 ps | iMem_out = 34424321 | IR_out: 3c028765
T =  110.0 ps | iMem_out = 3c03abcd | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  150.0 ps | iMem_out = 3463ef01 | IR_out: 3c03abcd
T =  160.0 ps | iMem_out = 3c0401fe | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  200.0 ps | iMem_out = 3484dcba | IR_out: 3c0401fe
T =  210.0 ps | iMem_out = 3c055a5a | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  250.0 ps | iMem_out = 34a55a5a | IR_out: 3c055a5a
T =  260.0 ps | iMem_out = 3c06ffff | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  300.0 ps | iMem_out = 34c6ffff | IR_out: 3c06ffff
T =  310.0 ps | iMem_out = 3c07ffff | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  350.0 ps | iMem_out = 34e7ff00 | IR_out: 3c07ffff
T =  360.0 ps | iMem_out = 00c74020 | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  400.0 ps | iMem_out = 00c84820 | IR_out: 00c74020
T =  410.0 ps | iMem_out = 00c95020 | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  450.0 ps | iMem_out = 00ca5820 | IR_out: 00c95020
T =  460.0 ps | iMem_out = 00cb6020 | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  500.0 ps | iMem_out = 00cc6820 | IR_out: 00cb6020
T =  510.0 ps | iMem_out = 00cd7020 | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  550.0 ps | iMem_out = 00ce7820 | IR_out: 00cd7020
T =  560.0 ps | iMem_out = 3c071001 | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  600.0 ps | iMem_out = 34e703f0 | IR_out: 3c071001
T =  610.0 ps | iMem_out = acef0000 | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  650.0 ps | iMem_out = 0000000d | IR_out: acef0000
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   50.0 ps | iMem_out = 34215678 | IR_out: 3c011234
T =   60.0 ps | iMem_out = 3c028765 | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  100.0 ps | iMem_out = 34424321 | IR_out: 3c028765
T =  110.0 ps | iMem_out = 3c03abcd | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  150.0 ps | iMem_out = 3463ef01 | IR_out: 3c03abcd
T =  160.0 ps | iMem_out = 3c0401fe | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  200.0 ps | iMem_out = 3484dcba | IR_out: 3c0401fe
T =  210.0 ps | iMem_out = 3c055a5a | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  250.0 ps | iMem_out = 34a55a5a | IR_out: 3c055a5a
T =  260.0 ps | iMem_out = 3c06ffff | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  300.0 ps | iMem_out = 34c6ffff | IR_out: 3c06ffff
T =  310.0 ps | iMem_out = 3c07ffff | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  350.0 ps | iMem_out = 34e7ff00 | IR_out: 3c07ffff
T =  360.0 ps | iMem_out = 00c74020 | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  400.0 ps | iMem_out = 00c84820 | IR_out: 00c74020
T =  410.0 ps | iMem_out = 00c95020 | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  450.0 ps | iMem_out = 00ca5820 | IR_out: 00c95020
T =  460.0 ps | iMem_out = 00cb6020 | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  500.0 ps | iMem_out = 00cc6820 | IR_out: 00cb6020
T =  510.0 ps | iMem_out = 00cd7020 | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  550.0 ps | iMem_out = 00ce7820 | IR_out: 00cd7020
T =  560.0 ps | iMem_out = 3c071001 | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  600.0 ps | iMem_out = 34e703f0 | IR_out: 3c071001
T =  610.0 ps | iMem_out = acef0000 | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  650.0 ps | iMem_out = 0000000d | IR_out: acef0000
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
run all
ILLEGAL OPCODE FETCH 1005.0 ps
T = 1010.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1015.0 ps
T = 1020.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxxxxx
R[ 2] = xxxxxxxx
R[ 3] = xxxxxxxx
R[ 4] = xxxxxxxx
R[ 5] = xxxxxxxx
R[ 6] = xxxxxxxx
R[ 7] = xxxxxxxx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
$finish called at time : 1020 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | iMem_out = zzzzzzzz | IR_out: 00000000
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   50.0 ps | iMem_out = 34215678 | IR_out: 3c011234
T =   60.0 ps | iMem_out = 3c028765 | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | iMem_out = zzzzzzzz | IR_out: 34215678
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  100.0 ps | iMem_out = 34424321 | IR_out: 3c028765
T =  110.0 ps | iMem_out = 3c03abcd | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | iMem_out = zzzzzzzz | IR_out: 34424321
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  150.0 ps | iMem_out = 3463ef01 | IR_out: 3c03abcd
T =  160.0 ps | iMem_out = 3c0401fe | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | iMem_out = zzzzzzzz | IR_out: 3463ef01
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  200.0 ps | iMem_out = 3484dcba | IR_out: 3c0401fe
T =  210.0 ps | iMem_out = 3c055a5a | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | iMem_out = zzzzzzzz | IR_out: 3484dcba
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  250.0 ps | iMem_out = 34a55a5a | IR_out: 3c055a5a
T =  260.0 ps | iMem_out = 3c06ffff | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | iMem_out = zzzzzzzz | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  300.0 ps | iMem_out = 34c6ffff | IR_out: 3c06ffff
T =  310.0 ps | iMem_out = 3c07ffff | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | iMem_out = zzzzzzzz | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  350.0 ps | iMem_out = 34e7ff00 | IR_out: 3c07ffff
T =  360.0 ps | iMem_out = 00c74020 | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | iMem_out = zzzzzzzz | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  400.0 ps | iMem_out = 00c84820 | IR_out: 00c74020
T =  410.0 ps | iMem_out = 00c95020 | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | iMem_out = zzzzzzzz | IR_out: 00c84820
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  450.0 ps | iMem_out = 00ca5820 | IR_out: 00c95020
T =  460.0 ps | iMem_out = 00cb6020 | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | iMem_out = zzzzzzzz | IR_out: 00ca5820
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  500.0 ps | iMem_out = 00cc6820 | IR_out: 00cb6020
T =  510.0 ps | iMem_out = 00cd7020 | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | iMem_out = zzzzzzzz | IR_out: 00cc6820
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  550.0 ps | iMem_out = 00ce7820 | IR_out: 00cd7020
T =  560.0 ps | iMem_out = 3c071001 | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | iMem_out = zzzzzzzz | IR_out: 00ce7820
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  600.0 ps | iMem_out = 34e703f0 | IR_out: 3c071001
T =  610.0 ps | iMem_out = acef0000 | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | iMem_out = zzzzzzzz | IR_out: 34e703f0
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  650.0 ps | iMem_out = 0000000d | IR_out: acef0000
T =  660.0 ps | iMem_out = xxxxxxxx | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
run all
ILLEGAL OPCODE FETCH 1005.0 ps
T = 1010.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1015.0 ps
T = 1020.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1025.0 ps
T = 1030.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1035.0 ps
T = 1040.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1045.0 ps
T = 1050.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1055.0 ps
T = 1060.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1065.0 ps
T = 1070.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1075.0 ps
T = 1080.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1085.0 ps
T = 1090.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1095.0 ps
T = 1100.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1105.0 ps
T = 1110.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1115.0 ps
T = 1120.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1125.0 ps
T = 1130.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1135.0 ps
T = 1140.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1145.0 ps
T = 1150.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1155.0 ps
T = 1160.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1165.0 ps
T = 1170.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1175.0 ps
T = 1180.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1185.0 ps
T = 1190.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1195.0 ps
T = 1200.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1205.0 ps
T = 1210.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1215.0 ps
T = 1220.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1225.0 ps
T = 1230.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1235.0 ps
T = 1240.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1245.0 ps
T = 1250.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1255.0 ps
T = 1260.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1265.0 ps
T = 1270.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1275.0 ps
T = 1280.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1285.0 ps
T = 1290.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1295.0 ps
T = 1300.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1305.0 ps
T = 1310.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1315.0 ps
T = 1320.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1325.0 ps
T = 1330.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1335.0 ps
T = 1340.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1345.0 ps
T = 1350.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1355.0 ps
T = 1360.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1365.0 ps
T = 1370.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1375.0 ps
T = 1380.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1385.0 ps
T = 1390.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1395.0 ps
T = 1400.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1405.0 ps
T = 1410.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1415.0 ps
T = 1420.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1425.0 ps
T = 1430.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1435.0 ps
T = 1440.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1445.0 ps
T = 1450.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1455.0 ps
T = 1460.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1465.0 ps
T = 1470.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1475.0 ps
T = 1480.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1485.0 ps
T = 1490.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1495.0 ps
T = 1500.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1505.0 ps
T = 1510.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1515.0 ps
T = 1520.0 ps | iMem_out = zzzzzzzz | IR_out: 0000000d
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxxxxx
R[ 2] = xxxxxxxx
R[ 3] = xxxxxxxx
R[ 4] = xxxxxxxx
R[ 5] = xxxxxxxx
R[ 6] = xxxxxxxx
R[ 7] = xxxxxxxx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
$finish called at time : 1520 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET | Next State = FETCH
T =   40.0 ps | State = FETCH | Next State = DECODE
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | State = ORI | Next State = WB_imm
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | State = FETCH | Next State = DECODE
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | State = ORI | Next State = WB_imm
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | State = FETCH | Next State = DECODE
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | State = ORI | Next State = WB_imm
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | State = FETCH | Next State = DECODE
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | State = ORI | Next State = WB_imm
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | State = FETCH | Next State = DECODE
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | State = ORI | Next State = WB_imm
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | State = FETCH | Next State = DECODE
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | State = ORI | Next State = WB_imm
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | State = FETCH | Next State = DECODE
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | State = ORI | Next State = WB_imm
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | State = FETCH | Next State = DECODE
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | State = ADD | Next State = WB_alu
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | State = FETCH | Next State = DECODE
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | State = ADD | Next State = WB_alu
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | State = FETCH | Next State = DECODE
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | State = ADD | Next State = WB_alu
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | State = FETCH | Next State = DECODE
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | State = ADD | Next State = WB_alu
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | State = FETCH | Next State = DECODE
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | State = ORI | Next State = WB_imm
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | State = FETCH | Next State = DECODE
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.109 ; gain = 0.000
run all
ILLEGAL OPCODE FETCH 1005.0 ps
ILLEGAL OPCODE FETCH 1015.0 ps
ILLEGAL OPCODE FETCH 1025.0 ps
ILLEGAL OPCODE FETCH 1035.0 ps
ILLEGAL OPCODE FETCH 1045.0 ps
ILLEGAL OPCODE FETCH 1055.0 ps
ILLEGAL OPCODE FETCH 1065.0 ps
ILLEGAL OPCODE FETCH 1075.0 ps
ILLEGAL OPCODE FETCH 1085.0 ps
ILLEGAL OPCODE FETCH 1095.0 ps
ILLEGAL OPCODE FETCH 1105.0 ps
ILLEGAL OPCODE FETCH 1115.0 ps
ILLEGAL OPCODE FETCH 1125.0 ps
ILLEGAL OPCODE FETCH 1135.0 ps
ILLEGAL OPCODE FETCH 1145.0 ps
ILLEGAL OPCODE FETCH 1155.0 ps
ILLEGAL OPCODE FETCH 1165.0 ps
ILLEGAL OPCODE FETCH 1175.0 ps
ILLEGAL OPCODE FETCH 1185.0 ps
ILLEGAL OPCODE FETCH 1195.0 ps
ILLEGAL OPCODE FETCH 1205.0 ps
ILLEGAL OPCODE FETCH 1215.0 ps
ILLEGAL OPCODE FETCH 1225.0 ps
ILLEGAL OPCODE FETCH 1235.0 ps
ILLEGAL OPCODE FETCH 1245.0 ps
ILLEGAL OPCODE FETCH 1255.0 ps
ILLEGAL OPCODE FETCH 1265.0 ps
ILLEGAL OPCODE FETCH 1275.0 ps
ILLEGAL OPCODE FETCH 1285.0 ps
ILLEGAL OPCODE FETCH 1295.0 ps
ILLEGAL OPCODE FETCH 1305.0 ps
ILLEGAL OPCODE FETCH 1315.0 ps
ILLEGAL OPCODE FETCH 1325.0 ps
ILLEGAL OPCODE FETCH 1335.0 ps
ILLEGAL OPCODE FETCH 1345.0 ps
ILLEGAL OPCODE FETCH 1355.0 ps
ILLEGAL OPCODE FETCH 1365.0 ps
ILLEGAL OPCODE FETCH 1375.0 ps
ILLEGAL OPCODE FETCH 1385.0 ps
ILLEGAL OPCODE FETCH 1395.0 ps
ILLEGAL OPCODE FETCH 1405.0 ps
ILLEGAL OPCODE FETCH 1415.0 ps
ILLEGAL OPCODE FETCH 1425.0 ps
ILLEGAL OPCODE FETCH 1435.0 ps
ILLEGAL OPCODE FETCH 1445.0 ps
ILLEGAL OPCODE FETCH 1455.0 ps
ILLEGAL OPCODE FETCH 1465.0 ps
ILLEGAL OPCODE FETCH 1475.0 ps
ILLEGAL OPCODE FETCH 1485.0 ps
ILLEGAL OPCODE FETCH 1495.0 ps
ILLEGAL OPCODE FETCH 1505.0 ps
ILLEGAL OPCODE FETCH 1515.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxXXXX
R[ 2] = xxxxXXXX
R[ 3] = xxxxXfxX
R[ 4] = xxxxXXXX
R[ 5] = xxxxXXXX
R[ 6] = xxxxffff
R[ 7] = xxxxfffx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
$finish called at time : 1520 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH
T =   40.0 ps | State = FETCH  | Next State = DECODE
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | State = ORI    | Next State = WB_imm
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | State = FETCH  | Next State = DECODE
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | State = ORI    | Next State = WB_imm
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | State = FETCH  | Next State = DECODE
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | State = ORI    | Next State = WB_imm
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | State = FETCH  | Next State = DECODE
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | State = ORI    | Next State = WB_imm
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | State = FETCH  | Next State = DECODE
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | State = ORI    | Next State = WB_imm
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | State = FETCH  | Next State = DECODE
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | State = ORI    | Next State = WB_imm
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | State = FETCH  | Next State = DECODE
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | State = ORI    | Next State = WB_imm
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | State = FETCH  | Next State = DECODE
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | State = ADD    | Next State = WB_alu
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | State = FETCH  | Next State = DECODE
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | State = ADD    | Next State = WB_alu
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | State = FETCH  | Next State = DECODE
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | State = ADD    | Next State = WB_alu
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | State = FETCH  | Next State = DECODE
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | State = ADD    | Next State = WB_alu
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | State = FETCH  | Next State = DECODE
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | State = ORI    | Next State = WB_imm
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | State = FETCH  | Next State = DECODE
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
ILLEGAL OPCODE FETCH  675.0 ps
ILLEGAL OPCODE FETCH  685.0 ps
ILLEGAL OPCODE FETCH  695.0 ps
ILLEGAL OPCODE FETCH  705.0 ps
ILLEGAL OPCODE FETCH  715.0 ps
ILLEGAL OPCODE FETCH  725.0 ps
ILLEGAL OPCODE FETCH  735.0 ps
ILLEGAL OPCODE FETCH  745.0 ps
ILLEGAL OPCODE FETCH  755.0 ps
ILLEGAL OPCODE FETCH  765.0 ps
ILLEGAL OPCODE FETCH  775.0 ps
ILLEGAL OPCODE FETCH  785.0 ps
ILLEGAL OPCODE FETCH  795.0 ps
ILLEGAL OPCODE FETCH  805.0 ps
ILLEGAL OPCODE FETCH  815.0 ps
ILLEGAL OPCODE FETCH  825.0 ps
ILLEGAL OPCODE FETCH  835.0 ps
ILLEGAL OPCODE FETCH  845.0 ps
ILLEGAL OPCODE FETCH  855.0 ps
ILLEGAL OPCODE FETCH  865.0 ps
ILLEGAL OPCODE FETCH  875.0 ps
ILLEGAL OPCODE FETCH  885.0 ps
ILLEGAL OPCODE FETCH  895.0 ps
ILLEGAL OPCODE FETCH  905.0 ps
ILLEGAL OPCODE FETCH  915.0 ps
ILLEGAL OPCODE FETCH  925.0 ps
ILLEGAL OPCODE FETCH  935.0 ps
ILLEGAL OPCODE FETCH  945.0 ps
ILLEGAL OPCODE FETCH  955.0 ps
ILLEGAL OPCODE FETCH  965.0 ps
ILLEGAL OPCODE FETCH  975.0 ps
ILLEGAL OPCODE FETCH  985.0 ps
ILLEGAL OPCODE FETCH  995.0 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.109 ; gain = 0.000
run all
ILLEGAL OPCODE FETCH 1005.0 ps
ILLEGAL OPCODE FETCH 1015.0 ps
ILLEGAL OPCODE FETCH 1025.0 ps
ILLEGAL OPCODE FETCH 1035.0 ps
ILLEGAL OPCODE FETCH 1045.0 ps
ILLEGAL OPCODE FETCH 1055.0 ps
ILLEGAL OPCODE FETCH 1065.0 ps
ILLEGAL OPCODE FETCH 1075.0 ps
ILLEGAL OPCODE FETCH 1085.0 ps
ILLEGAL OPCODE FETCH 1095.0 ps
ILLEGAL OPCODE FETCH 1105.0 ps
ILLEGAL OPCODE FETCH 1115.0 ps
ILLEGAL OPCODE FETCH 1125.0 ps
ILLEGAL OPCODE FETCH 1135.0 ps
ILLEGAL OPCODE FETCH 1145.0 ps
ILLEGAL OPCODE FETCH 1155.0 ps
ILLEGAL OPCODE FETCH 1165.0 ps
ILLEGAL OPCODE FETCH 1175.0 ps
ILLEGAL OPCODE FETCH 1185.0 ps
ILLEGAL OPCODE FETCH 1195.0 ps
ILLEGAL OPCODE FETCH 1205.0 ps
ILLEGAL OPCODE FETCH 1215.0 ps
ILLEGAL OPCODE FETCH 1225.0 ps
ILLEGAL OPCODE FETCH 1235.0 ps
ILLEGAL OPCODE FETCH 1245.0 ps
ILLEGAL OPCODE FETCH 1255.0 ps
ILLEGAL OPCODE FETCH 1265.0 ps
ILLEGAL OPCODE FETCH 1275.0 ps
ILLEGAL OPCODE FETCH 1285.0 ps
ILLEGAL OPCODE FETCH 1295.0 ps
ILLEGAL OPCODE FETCH 1305.0 ps
ILLEGAL OPCODE FETCH 1315.0 ps
ILLEGAL OPCODE FETCH 1325.0 ps
ILLEGAL OPCODE FETCH 1335.0 ps
ILLEGAL OPCODE FETCH 1345.0 ps
ILLEGAL OPCODE FETCH 1355.0 ps
ILLEGAL OPCODE FETCH 1365.0 ps
ILLEGAL OPCODE FETCH 1375.0 ps
ILLEGAL OPCODE FETCH 1385.0 ps
ILLEGAL OPCODE FETCH 1395.0 ps
ILLEGAL OPCODE FETCH 1405.0 ps
ILLEGAL OPCODE FETCH 1415.0 ps
ILLEGAL OPCODE FETCH 1425.0 ps
ILLEGAL OPCODE FETCH 1435.0 ps
ILLEGAL OPCODE FETCH 1445.0 ps
ILLEGAL OPCODE FETCH 1455.0 ps
ILLEGAL OPCODE FETCH 1465.0 ps
ILLEGAL OPCODE FETCH 1475.0 ps
ILLEGAL OPCODE FETCH 1485.0 ps
ILLEGAL OPCODE FETCH 1495.0 ps
ILLEGAL OPCODE FETCH 1505.0 ps
ILLEGAL OPCODE FETCH 1515.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxXXXX
R[ 2] = xxxxXXXX
R[ 3] = xxxxXfxX
R[ 4] = xxxxXXXX
R[ 5] = xxxxXXXX
R[ 6] = xxxxffff
R[ 7] = xxxxfffx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
$finish called at time : 1520 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:305]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e6bf23ead884d9ba0ce5410fdd0d16f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | IR_out: 00000000
T =   30.0 ps | State = RESET  | Next State = FETCH
T =   40.0 ps | IR_out: 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE
T =   50.0 ps | IR_out: 3c011234
T =   60.0 ps | IR_out: 34215678
T =   60.0 ps | State = DECODE | Next State = I/J-Type
T =   70.0 ps | IR_out: 34215678
T =   70.0 ps | State = ORI    | Next State = WB_imm
T =   80.0 ps | IR_out: 34215678
T =   80.0 ps | State = WB_imm | Next State = FETCH
T =   90.0 ps | IR_out: 34215678
T =   90.0 ps | State = FETCH  | Next State = DECODE
T =  100.0 ps | IR_out: 3c028765
T =  110.0 ps | IR_out: 34424321
T =  110.0 ps | State = DECODE | Next State = I/J-Type
T =  120.0 ps | IR_out: 34424321
T =  120.0 ps | State = ORI    | Next State = WB_imm
T =  130.0 ps | IR_out: 34424321
T =  130.0 ps | State = WB_imm | Next State = FETCH
T =  140.0 ps | IR_out: 34424321
T =  140.0 ps | State = FETCH  | Next State = DECODE
T =  150.0 ps | IR_out: 3c03abcd
T =  160.0 ps | IR_out: 3463ef01
T =  160.0 ps | State = DECODE | Next State = I/J-Type
T =  170.0 ps | IR_out: 3463ef01
T =  170.0 ps | State = ORI    | Next State = WB_imm
T =  180.0 ps | IR_out: 3463ef01
T =  180.0 ps | State = WB_imm | Next State = FETCH
T =  190.0 ps | IR_out: 3463ef01
T =  190.0 ps | State = FETCH  | Next State = DECODE
T =  200.0 ps | IR_out: 3c0401fe
T =  210.0 ps | IR_out: 3484dcba
T =  210.0 ps | State = DECODE | Next State = I/J-Type
T =  220.0 ps | IR_out: 3484dcba
T =  220.0 ps | State = ORI    | Next State = WB_imm
T =  230.0 ps | IR_out: 3484dcba
T =  230.0 ps | State = WB_imm | Next State = FETCH
T =  240.0 ps | IR_out: 3484dcba
T =  240.0 ps | State = FETCH  | Next State = DECODE
T =  250.0 ps | IR_out: 3c055a5a
T =  260.0 ps | IR_out: 34a55a5a
T =  260.0 ps | State = DECODE | Next State = I/J-Type
T =  270.0 ps | IR_out: 34a55a5a
T =  270.0 ps | State = ORI    | Next State = WB_imm
T =  280.0 ps | IR_out: 34a55a5a
T =  280.0 ps | State = WB_imm | Next State = FETCH
T =  290.0 ps | IR_out: 34a55a5a
T =  290.0 ps | State = FETCH  | Next State = DECODE
T =  300.0 ps | IR_out: 3c06ffff
T =  310.0 ps | IR_out: 34c6ffff
T =  310.0 ps | State = DECODE | Next State = I/J-Type
T =  320.0 ps | IR_out: 34c6ffff
T =  320.0 ps | State = ORI    | Next State = WB_imm
T =  330.0 ps | IR_out: 34c6ffff
T =  330.0 ps | State = WB_imm | Next State = FETCH
T =  340.0 ps | IR_out: 34c6ffff
T =  340.0 ps | State = FETCH  | Next State = DECODE
T =  350.0 ps | IR_out: 3c07ffff
T =  360.0 ps | IR_out: 34e7ff00
T =  360.0 ps | State = DECODE | Next State = I/J-Type
T =  370.0 ps | IR_out: 34e7ff00
T =  370.0 ps | State = ORI    | Next State = WB_imm
T =  380.0 ps | IR_out: 34e7ff00
T =  380.0 ps | State = WB_imm | Next State = FETCH
T =  390.0 ps | IR_out: 34e7ff00
T =  390.0 ps | State = FETCH  | Next State = DECODE
T =  400.0 ps | IR_out: 00c74020
T =  410.0 ps | IR_out: 00c84820
T =  410.0 ps | State = DECODE | Next State = R-Type
T =  420.0 ps | IR_out: 00c84820
T =  420.0 ps | State = ADD    | Next State = WB_alu
T =  430.0 ps | IR_out: 00c84820
T =  430.0 ps | State = WB_alu | Next State = FETCH
T =  440.0 ps | IR_out: 00c84820
T =  440.0 ps | State = FETCH  | Next State = DECODE
T =  450.0 ps | IR_out: 00c95020
T =  460.0 ps | IR_out: 00ca5820
T =  460.0 ps | State = DECODE | Next State = R-Type
T =  470.0 ps | IR_out: 00ca5820
T =  470.0 ps | State = ADD    | Next State = WB_alu
T =  480.0 ps | IR_out: 00ca5820
T =  480.0 ps | State = WB_alu | Next State = FETCH
T =  490.0 ps | IR_out: 00ca5820
T =  490.0 ps | State = FETCH  | Next State = DECODE
T =  500.0 ps | IR_out: 00cb6020
T =  510.0 ps | IR_out: 00cc6820
T =  510.0 ps | State = DECODE | Next State = R-Type
T =  520.0 ps | IR_out: 00cc6820
T =  520.0 ps | State = ADD    | Next State = WB_alu
T =  530.0 ps | IR_out: 00cc6820
T =  530.0 ps | State = WB_alu | Next State = FETCH
T =  540.0 ps | IR_out: 00cc6820
T =  540.0 ps | State = FETCH  | Next State = DECODE
T =  550.0 ps | IR_out: 00cd7020
T =  560.0 ps | IR_out: 00ce7820
T =  560.0 ps | State = DECODE | Next State = R-Type
T =  570.0 ps | IR_out: 00ce7820
T =  570.0 ps | State = ADD    | Next State = WB_alu
T =  580.0 ps | IR_out: 00ce7820
T =  580.0 ps | State = WB_alu | Next State = FETCH
T =  590.0 ps | IR_out: 00ce7820
T =  590.0 ps | State = FETCH  | Next State = DECODE
T =  600.0 ps | IR_out: 3c071001
T =  610.0 ps | IR_out: 34e703f0
T =  610.0 ps | State = DECODE | Next State = I/J-Type
T =  620.0 ps | IR_out: 34e703f0
T =  620.0 ps | State = ORI    | Next State = WB_imm
T =  630.0 ps | IR_out: 34e703f0
T =  630.0 ps | State = WB_imm | Next State = FETCH
T =  640.0 ps | IR_out: 34e703f0
T =  640.0 ps | State = FETCH  | Next State = DECODE
T =  650.0 ps | IR_out: acef0000
T =  660.0 ps | IR_out: 0000000d
T =  660.0 ps | State = DECODE | Next State = I/J-Type
ILLEGAL OPCODE FETCH  665.0 ps
T =  670.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  675.0 ps
T =  680.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  685.0 ps
T =  690.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  695.0 ps
T =  700.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  705.0 ps
T =  710.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  715.0 ps
T =  720.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  725.0 ps
T =  730.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  735.0 ps
T =  740.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  745.0 ps
T =  750.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  755.0 ps
T =  760.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  765.0 ps
T =  770.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  775.0 ps
T =  780.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  785.0 ps
T =  790.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  795.0 ps
T =  800.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  805.0 ps
T =  810.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  815.0 ps
T =  820.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  825.0 ps
T =  830.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  835.0 ps
T =  840.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  845.0 ps
T =  850.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  855.0 ps
T =  860.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  865.0 ps
T =  870.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  875.0 ps
T =  880.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  885.0 ps
T =  890.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  895.0 ps
T =  900.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  905.0 ps
T =  910.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  915.0 ps
T =  920.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  925.0 ps
T =  930.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  935.0 ps
T =  940.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  945.0 ps
T =  950.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  955.0 ps
T =  960.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  965.0 ps
T =  970.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  975.0 ps
T =  980.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  985.0 ps
T =  990.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH  995.0 ps
T = 1000.0 ps | IR_out: 0000000d
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.758 ; gain = 15.648
run all
ILLEGAL OPCODE FETCH 1005.0 ps
T = 1010.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1015.0 ps
T = 1020.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1025.0 ps
T = 1030.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1035.0 ps
T = 1040.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1045.0 ps
T = 1050.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1055.0 ps
T = 1060.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1065.0 ps
T = 1070.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1075.0 ps
T = 1080.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1085.0 ps
T = 1090.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1095.0 ps
T = 1100.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1105.0 ps
T = 1110.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1115.0 ps
T = 1120.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1125.0 ps
T = 1130.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1135.0 ps
T = 1140.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1145.0 ps
T = 1150.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1155.0 ps
T = 1160.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1165.0 ps
T = 1170.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1175.0 ps
T = 1180.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1185.0 ps
T = 1190.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1195.0 ps
T = 1200.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1205.0 ps
T = 1210.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1215.0 ps
T = 1220.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1225.0 ps
T = 1230.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1235.0 ps
T = 1240.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1245.0 ps
T = 1250.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1255.0 ps
T = 1260.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1265.0 ps
T = 1270.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1275.0 ps
T = 1280.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1285.0 ps
T = 1290.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1295.0 ps
T = 1300.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1305.0 ps
T = 1310.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1315.0 ps
T = 1320.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1325.0 ps
T = 1330.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1335.0 ps
T = 1340.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1345.0 ps
T = 1350.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1355.0 ps
T = 1360.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1365.0 ps
T = 1370.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1375.0 ps
T = 1380.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1385.0 ps
T = 1390.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1395.0 ps
T = 1400.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1405.0 ps
T = 1410.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1415.0 ps
T = 1420.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1425.0 ps
T = 1430.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1435.0 ps
T = 1440.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1445.0 ps
T = 1450.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1455.0 ps
T = 1460.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1465.0 ps
T = 1470.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1475.0 ps
T = 1480.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1485.0 ps
T = 1490.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1495.0 ps
T = 1500.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1505.0 ps
T = 1510.0 ps | IR_out: 0000000d
ILLEGAL OPCODE FETCH 1515.0 ps
T = 1520.0 ps | IR_out: 0000000d
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxXXXX
R[ 2] = xxxxXXXX
R[ 3] = xxxxXfxX
R[ 4] = xxxxXXXX
R[ 5] = xxxxXXXX
R[ 6] = xxxxffff
R[ 7] = xxxxfffx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
$finish called at time : 1520 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 22:46:56 2019...
=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 653.477 ; gain = 77.129
update_compile_order -fileset sources_1
>>>>>>> 355a49650355e34a91892f649d8b7a6e56a553fb
