 
set ::env(PROJECT_NAME) aes128_trojan
set ::env(DESIGN_TOP) aes_128_DE0
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/aes128_trojan/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/aes128_trojan/rtl/aes_128_DE0.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design