{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639082647333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639082647350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:44:07 2021 " "Processing started: Thu Dec 09 15:44:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639082647350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082647350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pid -c pid " "Command: quartus_map --read_settings_files=on --write_settings_files=off pid -c pid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082647350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639082648161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639082648161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.v 1 1 " "Found 1 design units, including 1 entities, in source file pid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_val.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_val " "Found entity 1: decimal_val" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seven_segment.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_act_val.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_act_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_act_val " "Found entity 1: seg7_act_val" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file output_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_pwm_gen " "Found entity 1: output_pwm_gen" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocity_decimal_val.v 1 1 " "Found 1 design units, including 1 entities, in source file velocity_decimal_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 velocity_decimal_val " "Found entity 1: velocity_decimal_val" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_rpm_count.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_rpm_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_rpm_count " "Found entity 1: motor_rpm_count" {  } { { "motor_rpm_count.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082664865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pid " "Elaborating entity \"pid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid.v(158) " "Verilog HDL assignment warning at pid.v(158): truncated value with size 32 to match size of target (16)" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid.v(182) " "Verilog HDL assignment warning at pid.v(182): truncated value with size 32 to match size of target (16)" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pid.v(196) " "Verilog HDL Case Statement information at pid.v(196): all case item expressions in this case statement are onehot" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_val decimal_val:kp_ascii " "Elaborating entity \"decimal_val\" for hierarchy \"decimal_val:kp_ascii\"" {  } { { "pid.v" "kp_ascii" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(44) " "Verilog HDL assignment warning at decimal_val.v(44): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid|decimal_val:kp_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(45) " "Verilog HDL assignment warning at decimal_val.v(45): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid|decimal_val:kp_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(46) " "Verilog HDL assignment warning at decimal_val.v(46): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665334 "|pid|decimal_val:kp_ascii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocity_decimal_val velocity_decimal_val:comm_ascii " "Elaborating entity \"velocity_decimal_val\" for hierarchy \"velocity_decimal_val:comm_ascii\"" {  } { { "pid.v" "comm_ascii" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(46) " "Verilog HDL assignment warning at velocity_decimal_val.v(46): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665349 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(47) " "Verilog HDL assignment warning at velocity_decimal_val.v(47): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665349 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(48) " "Verilog HDL assignment warning at velocity_decimal_val.v(48): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665349 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(49) " "Verilog HDL assignment warning at velocity_decimal_val.v(49): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665349 "|pid|velocity_decimal_val:comm_ascii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_rpm_count motor_rpm_count:count_pulse " "Elaborating entity \"motor_rpm_count\" for hierarchy \"motor_rpm_count:count_pulse\"" {  } { { "pid.v" "count_pulse" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 motor_rpm_count.v(63) " "Verilog HDL assignment warning at motor_rpm_count.v(63): truncated value with size 32 to match size of target (16)" {  } { { "motor_rpm_count.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665364 "|pid|motor_rpm_count:count_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_pwm_gen output_pwm_gen:out_pulse " "Elaborating entity \"output_pwm_gen\" for hierarchy \"output_pwm_gen:out_pulse\"" {  } { { "pid.v" "out_pulse" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_pwm_gen.v(42) " "Verilog HDL assignment warning at output_pwm_gen.v(42): truncated value with size 32 to match size of target (1)" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665396 "|pid|output_pwm_gen:out_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_act_val seg7_act_val:kval_disp " "Elaborating entity \"seg7_act_val\" for hierarchy \"seg7_act_val:kval_disp\"" {  } { { "pid.v" "kval_disp" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(55) " "Verilog HDL assignment warning at seg7_act_val.v(55): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(56) " "Verilog HDL assignment warning at seg7_act_val.v(56): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(57) " "Verilog HDL assignment warning at seg7_act_val.v(57): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(58) " "Verilog HDL assignment warning at seg7_act_val.v(58): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(69) " "Verilog HDL assignment warning at seg7_act_val.v(69): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(70) " "Verilog HDL assignment warning at seg7_act_val.v(70): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(71) " "Verilog HDL assignment warning at seg7_act_val.v(71): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(80) " "Verilog HDL assignment warning at seg7_act_val.v(80): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(81) " "Verilog HDL assignment warning at seg7_act_val.v(81): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(82) " "Verilog HDL assignment warning at seg7_act_val.v(82): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(91) " "Verilog HDL assignment warning at seg7_act_val.v(91): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(92) " "Verilog HDL assignment warning at seg7_act_val.v(92): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(93) " "Verilog HDL assignment warning at seg7_act_val.v(93): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg7_act_val.v(50) " "Verilog HDL Case Statement information at seg7_act_val.v(50): all case item expressions in this case statement are onehot" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639082665411 "|pid|seg7_act_val:kval_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seg7_act_val:kval_disp\|seven_segment:thousands " "Elaborating entity \"seven_segment\" for hierarchy \"seg7_act_val:kval_disp\|seven_segment:thousands\"" {  } { { "seg7_act_val.v" "thousands" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "pid.v" "lcd" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082665443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(79) " "Verilog HDL assignment warning at lcd.v(79): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639082665443 "|pid|lcd:lcd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "35 " "Inferred 35 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div0\"" {  } { { "seg7_act_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div5\"" {  } { { "seg7_act_val.v" "Div5" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div7\"" {  } { { "seg7_act_val.v" "Div7" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div1\"" {  } { { "seg7_act_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod0\"" {  } { { "seg7_act_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div3\"" {  } { { "seg7_act_val.v" "Div3" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div6\"" {  } { { "seg7_act_val.v" "Div6" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod5\"" {  } { { "seg7_act_val.v" "Mod5" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div8\"" {  } { { "seg7_act_val.v" "Div8" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod7\"" {  } { { "seg7_act_val.v" "Mod7" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div2\"" {  } { { "seg7_act_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod1\"" {  } { { "seg7_act_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div4\"" {  } { { "seg7_act_val.v" "Div4" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod3\"" {  } { { "seg7_act_val.v" "Mod3" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod6\"" {  } { { "seg7_act_val.v" "Mod6" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod8\"" {  } { { "seg7_act_val.v" "Mod8" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod2\"" {  } { { "seg7_act_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod4\"" {  } { { "seg7_act_val.v" "Mod4" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod2\"" {  } { { "velocity_decimal_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div0\"" {  } { { "velocity_decimal_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div2\"" {  } { { "velocity_decimal_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod1\"" {  } { { "velocity_decimal_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div1\"" {  } { { "velocity_decimal_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod0\"" {  } { { "velocity_decimal_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div2\"" {  } { { "velocity_decimal_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod1\"" {  } { { "velocity_decimal_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div1\"" {  } { { "velocity_decimal_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod0\"" {  } { { "velocity_decimal_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div0\"" {  } { { "velocity_decimal_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod2\"" {  } { { "velocity_decimal_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "output_pwm_gen:out_pulse\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"output_pwm_gen:out_pulse\|Mult0\"" {  } { { "output_pwm_gen.v" "Mult0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pid.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "pid.v" "Mult2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "pid.v" "Mult0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "pid.v" "Mult1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082667217 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639082667217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div0\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082667296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div0 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667296 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082667296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div5\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082667685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div5 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667685 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082667685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082667842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082667842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div1\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082667873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div1 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082667873 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082667873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Mod0\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082668155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Mod0 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668155 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082668155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div6\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082668389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div6 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668389 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082668389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Mod5\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082668670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Mod5 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668670 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082668670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082668859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082668859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div2\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082668907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div2 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082668907 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082668907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Mod2\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082669189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Mod2 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669201 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082669201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uoo " "Found entity 1: lpm_divide_uoo" {  } { { "db/lpm_divide_uoo.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uoo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div0\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082669452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div0 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669452 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082669452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_82p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_3dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div2\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082669686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div2 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669686 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082669686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_r0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div1\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082669826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div1 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082669826 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082669826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u0p " "Found entity 1: lpm_divide_u0p" {  } { { "db/lpm_divide_u0p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_u0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_pbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082669967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082669967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Instantiated megafunction \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670264 ""}  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082670264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|altshift:external_latency_ffs output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670626 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082670626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2p " "Found entity 1: lpm_divide_a2p" {  } { { "db/lpm_divide_a2p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_a2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j0a " "Found entity 1: lpm_abs_j0a" {  } { { "db/lpm_abs_j0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_j0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082670939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082670939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082670952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082670952 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082670952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082671045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082671045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082671061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639082671061 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639082671061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639082671141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082671141 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "205 " "Ignored 205 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "205 " "Ignored 205 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1639082674991 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639082674991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp_rw GND " "Pin \"disp_rw\" is stuck at GND" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|disp_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_on VCC " "Pin \"display_on\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|display_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[1\] VCC " "Pin \"seg7_eq\[1\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|seg7_eq[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[2\] VCC " "Pin \"seg7_eq\[2\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|seg7_eq[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[4\] VCC " "Pin \"seg7_eq\[4\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|seg7_eq[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[5\] VCC " "Pin \"seg7_eq\[5\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|seg7_eq[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[6\] VCC " "Pin \"seg7_eq\[6\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639082687326 "|pid|seg7_eq[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639082687326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639082687716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639082692076 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639082692138 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639082692138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639082693496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639082693496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6675 " "Implemented 6675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639082695089 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639082695089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6605 " "Implemented 6605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639082695089 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639082695089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639082695089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639082695332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:44:55 2021 " "Processing ended: Thu Dec 09 15:44:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639082695332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639082695332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639082695332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639082695332 ""}
