Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 29 12:36:30 2021
| Host         : DESKTOP-KCUM67N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             101 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                     |                                                  |                1 |              1 |         1.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1]_3[0] |                                                  |                1 |              4 |         4.00 |
|  s_clk_BUFG    | my_otter/CU_FSM/memRDEN1                            |                                                  |                2 |              4 |         2.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/E[0]                          |                                                  |                2 |              5 |         2.50 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1]_2[0] |                                                  |                3 |              8 |         2.67 |
|  s_clk_BUFG    | my_otter/my_dbounce/sel                             | my_otter/my_dbounce/s_reset                      |                3 |             10 |         3.33 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/E[0]                          | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_0       |                4 |             11 |         2.75 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1]_1[0] |                                                  |               13 |             16 |         1.23 |
|  s_clk_BUFG    |                                                     |                                                  |               13 |             17 |         1.31 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2][0]   |                                                  |               23 |             32 |         1.39 |
|  s_clk_BUFG    | reg_file_reg_r1_0_31_0_5_i_141_n_0                  |                                                  |               12 |             32 |         2.67 |
|  s_clk_BUFG    | my_otter/CU_FSM/E[0]                                | my_otter/CU_FSM/SR[0]                            |               19 |             32 |         1.68 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/memory_reg_mux_sel_reg_7_3    | my_otter/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2 |               19 |             32 |         1.68 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/p_0_in__0                     |                                                  |               12 |             96 |         8.00 |
+----------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


