# //  Questa Sim-64
# //  Version 2023.3_1 linux_x86_64 Aug 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult_1/fir.v2/scverify/rtl_v_msim/vsim.wlf -l ./Catapult_1/fir.v2/scverify/rtl_v_msim/sim.log -L ./Catapult_1/fir.v2/scverify/rtl_v_msim/mgc_hls -L ./Catapult_1/fir.v2/scverify/rtl_v_msim/work scverify_top_opt -do "do {./Catapult_1/fir.v2/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 17:43:43 on Mar 26,2024
# Loading /RAID2/COURSE/asoc/asoc020/Catapult_1/fir.v2/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-10.3.0/systemc.so
# Loading /RAID2/COURSE/asoc/asoc020/Catapult_1/fir.v2/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.ccs_wrapper(fast)
# ** Note: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_input'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_input'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_output'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_output'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_coeffs'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_coeffs'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/output_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Loading work.fir(fast)
# Loading work.fir_run(fast)
# Loading ./Catapult_1/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# Loading work.fir_run_input_rsci(fast)
# Loading ./Catapult_1/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# Loading work.fir_run_input_rsci_input_wait_ctrl(fast)
# Loading work.fir_run_input_rsci_input_wait_dp(fast)
# Loading work.fir_run_output_rsci(fast)
# Loading ./Catapult_1/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# Loading work.fir_run_output_rsci_output_wait_ctrl(fast)
# Loading work.fir_run_output_rsci_output_wait_dp(fast)
# Loading work.fir_run_coeffs_triosy_obj(fast)
# Loading ./Catapult_1/fir.v2/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# Loading work.fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl(fast)
# Loading work.fir_run_staller(fast)
# Loading work.fir_run_run_fsm(fast)
# Disabling STALL_FLAG toggling
# do {./Catapult_1/fir.v2/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult_1/fir.v2/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run -all
# SCVerify intercepting C++ function 'fir::run' for RTL block 'fir'
#                       DUT instance '0x2aaab4b4fc50'
# Info: HW reset: TLS_rst active @ 0 s
# pass @   0:    1 ==    1 
# pass @   1:   -4 ==   -4 
# pass @   2:    2 ==    2 
# pass @   3:    1 ==    1 
# pass @   4:    0 ==    0 
# pass @   5:   -6 ==   -6 
# pass @   6:    7 ==    7 
# pass @   7:   -3 ==   -3 
# pass @   8:   -2 ==   -2 
# pass @   9:    5 ==    5 
# pass @  10:    7 ==    7 
# pass @  11:    6 ==    6 
# pass @  12:    5 ==    5 
# pass @  13:   -1 ==   -1 
# pass @  14:    4 ==    4 
# pass @  15:   -5 ==   -5 
# pass @  16:   13 ==   13 
# pass @  17:  -15 ==  -15 
# pass @  18:   12 ==   12 
# pass @  19:   -4 ==   -4 
# pass @  20:    4 ==    4 
# pass @  21:    3 ==    3 
# pass @  22:    1 ==    1 
# pass @  23:   -2 ==   -2 
# pass @  24:    0 ==    0 
# pass @  25:  -10 ==  -10 
# pass @  26:   -1 ==   -1 
# pass @  27:   -5 ==   -5 
# pass @  28:    6 ==    6 
# pass @  29:    1 ==    1 
# pass @  30:   -2 ==   -2 
# pass @  31:   -6 ==   -6 
# pass @  32:    3 ==    3 
# pass @  33:  -14 ==  -14 
# pass @  34:    3 ==    3 
# pass @  35:   -3 ==   -3 
# pass @  36:   -5 ==   -5 
# pass @  37:   -3 ==   -3 
# pass @  38:    6 ==    6 
# pass @  39:  -13 ==  -13 
# pass @  40:   -3 ==   -3 
# pass @  41:   -9 ==   -9 
# pass @  42:    2 ==    2 
# pass @  43:   -8 ==   -8 
# pass @  44:   11 ==   11 
# pass @  45:   -4 ==   -4 
# pass @  46:    6 ==    6 
# pass @  47:    3 ==    3 
# pass @  48:    2 ==    2 
# pass @  49:    0 ==    0 
# pass @  50:    9 ==    9 
# pass @  51:    0 ==    0 
# pass @  52:   -2 ==   -2 
# pass @  53:   -9 ==   -9 
# pass @  54:   -5 ==   -5 
# pass @  55:   -1 ==   -1 
# pass @  56:   -2 ==   -2 
# pass @  57:   -6 ==   -6 
# pass @  58:   -3 ==   -3 
# pass @  59:   -2 ==   -2 
# pass @  60:   -4 ==   -4 
# pass @  61:   -3 ==   -3 
# pass @  62:   11 ==   11 
# pass @  63:   -5 ==   -5 
# pass @  64:    8 ==    8 
# pass @  65:  -12 ==  -12 
# pass @  66:    3 ==    3 
# pass @  67:    3 ==    3 
# pass @  68:    2 ==    2 
# pass @  69:    8 ==    8 
# pass @  70:   -6 ==   -6 
# pass @  71:   -4 ==   -4 
# pass @  72:   -8 ==   -8 
# pass @  73:    5 ==    5 
# pass @  74:    2 ==    2 
# pass @  75:    1 ==    1 
# pass @  76:    3 ==    3 
# pass @  77:    5 ==    5 
# pass @  78:   -2 ==   -2 
# pass @  79:   -3 ==   -3 
# pass @  80:   -6 ==   -6 
# pass @  81:    1 ==    1 
# pass @  82:   -1 ==   -1 
# pass @  83:   -5 ==   -5 
# pass @  84:   11 ==   11 
# pass @  85:   -7 ==   -7 
# pass @  86:    7 ==    7 
# pass @  87:   -5 ==   -5 
# pass @  88:   -1 ==   -1 
# pass @  89:    3 ==    3 
# pass @  90:  -18 ==  -18 
# pass @  91:   21 ==   21 
# pass @  92:  -12 ==  -12 
# pass @  93:    2 ==    2 
# pass @  94:   -6 ==   -6 
# pass @  95:    5 ==    5 
# pass @  96:  -21 ==  -21 
# pass @  97:   18 ==   18 
# pass @  98:   -5 ==   -5 
# pass @  99:    9 ==    9 
# 
# total pass count 100
# total fail count 0
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
#    captured 100 values of input
#    captured 100 values of coeffs
#    captured 100 values of output
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'output'
#    capture count        = 100
#    comparison count     = 100
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 1036 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# 1
# 
