# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name p_int_0_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_x_read \
    op interface \
    ports { p_int_0_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name p_int_1_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_x_read \
    op interface \
    ports { p_int_1_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name p_int_2_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_x_read \
    op interface \
    ports { p_int_2_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name p_int_3_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_x_read \
    op interface \
    ports { p_int_3_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name p_int_4_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_x_read \
    op interface \
    ports { p_int_4_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name p_int_5_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_x_read \
    op interface \
    ports { p_int_5_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name p_int_6_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_x_read \
    op interface \
    ports { p_int_6_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name p_int_7_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_x_read \
    op interface \
    ports { p_int_7_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name p_int_8_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_x_read \
    op interface \
    ports { p_int_8_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name p_int_0_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_y_read \
    op interface \
    ports { p_int_0_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name p_int_1_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_y_read \
    op interface \
    ports { p_int_1_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name p_int_2_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_y_read \
    op interface \
    ports { p_int_2_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name p_int_3_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_y_read \
    op interface \
    ports { p_int_3_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name p_int_4_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_y_read \
    op interface \
    ports { p_int_4_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name p_int_5_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_y_read \
    op interface \
    ports { p_int_5_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name p_int_6_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_y_read \
    op interface \
    ports { p_int_6_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name p_int_7_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_y_read \
    op interface \
    ports { p_int_7_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name p_int_8_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_y_read \
    op interface \
    ports { p_int_8_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name p_int_0_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_z_read \
    op interface \
    ports { p_int_0_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name p_int_1_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_z_read \
    op interface \
    ports { p_int_1_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name p_int_2_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_z_read \
    op interface \
    ports { p_int_2_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name p_int_3_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_z_read \
    op interface \
    ports { p_int_3_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name p_int_4_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_z_read \
    op interface \
    ports { p_int_4_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name p_int_5_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_z_read \
    op interface \
    ports { p_int_5_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name p_int_6_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_z_read \
    op interface \
    ports { p_int_6_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name p_int_7_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_z_read \
    op interface \
    ports { p_int_7_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name p_int_8_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_z_read \
    op interface \
    ports { p_int_8_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name p_int_0_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vx_read \
    op interface \
    ports { p_int_0_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name p_int_1_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vx_read \
    op interface \
    ports { p_int_1_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name p_int_2_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vx_read \
    op interface \
    ports { p_int_2_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name p_int_3_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vx_read \
    op interface \
    ports { p_int_3_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name p_int_4_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vx_read \
    op interface \
    ports { p_int_4_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name p_int_5_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vx_read \
    op interface \
    ports { p_int_5_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name p_int_6_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vx_read \
    op interface \
    ports { p_int_6_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name p_int_7_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vx_read \
    op interface \
    ports { p_int_7_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name p_int_8_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vx_read \
    op interface \
    ports { p_int_8_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name p_int_0_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vy_read \
    op interface \
    ports { p_int_0_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name p_int_1_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vy_read \
    op interface \
    ports { p_int_1_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name p_int_2_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vy_read \
    op interface \
    ports { p_int_2_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name p_int_3_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vy_read \
    op interface \
    ports { p_int_3_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name p_int_4_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vy_read \
    op interface \
    ports { p_int_4_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name p_int_5_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vy_read \
    op interface \
    ports { p_int_5_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name p_int_6_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vy_read \
    op interface \
    ports { p_int_6_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name p_int_7_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vy_read \
    op interface \
    ports { p_int_7_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name p_int_8_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vy_read \
    op interface \
    ports { p_int_8_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name p_int_0_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vz_read \
    op interface \
    ports { p_int_0_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name p_int_1_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vz_read \
    op interface \
    ports { p_int_1_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name p_int_2_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vz_read \
    op interface \
    ports { p_int_2_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name p_int_3_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vz_read \
    op interface \
    ports { p_int_3_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name p_int_4_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vz_read \
    op interface \
    ports { p_int_4_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name p_int_5_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vz_read \
    op interface \
    ports { p_int_5_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name p_int_6_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vz_read \
    op interface \
    ports { p_int_6_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name p_int_7_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vz_read \
    op interface \
    ports { p_int_7_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name p_int_8_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vz_read \
    op interface \
    ports { p_int_8_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name p_x_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_0 \
    op interface \
    ports { p_x_0_i { I 64 vector } p_x_0_o { O 64 vector } p_x_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name p_y_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_0 \
    op interface \
    ports { p_y_0_i { I 64 vector } p_y_0_o { O 64 vector } p_y_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name p_z_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_0 \
    op interface \
    ports { p_z_0_i { I 64 vector } p_z_0_o { O 64 vector } p_z_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name p_vx_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_0 \
    op interface \
    ports { p_vx_0 { O 64 vector } p_vx_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name p_vy_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_0 \
    op interface \
    ports { p_vy_0 { O 64 vector } p_vy_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name p_vz_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_0 \
    op interface \
    ports { p_vz_0 { O 64 vector } p_vz_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name p_x_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_1 \
    op interface \
    ports { p_x_1_i { I 64 vector } p_x_1_o { O 64 vector } p_x_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name p_y_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_1 \
    op interface \
    ports { p_y_1_i { I 64 vector } p_y_1_o { O 64 vector } p_y_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name p_z_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_1 \
    op interface \
    ports { p_z_1_i { I 64 vector } p_z_1_o { O 64 vector } p_z_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name p_vx_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_1 \
    op interface \
    ports { p_vx_1 { O 64 vector } p_vx_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name p_vy_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_1 \
    op interface \
    ports { p_vy_1 { O 64 vector } p_vy_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name p_vz_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_1 \
    op interface \
    ports { p_vz_1 { O 64 vector } p_vz_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name p_x_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_2 \
    op interface \
    ports { p_x_2_i { I 64 vector } p_x_2_o { O 64 vector } p_x_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name p_y_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_2 \
    op interface \
    ports { p_y_2_i { I 64 vector } p_y_2_o { O 64 vector } p_y_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name p_z_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_2 \
    op interface \
    ports { p_z_2_i { I 64 vector } p_z_2_o { O 64 vector } p_z_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name p_vx_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_2 \
    op interface \
    ports { p_vx_2 { O 64 vector } p_vx_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name p_vy_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_2 \
    op interface \
    ports { p_vy_2 { O 64 vector } p_vy_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name p_vz_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_2 \
    op interface \
    ports { p_vz_2 { O 64 vector } p_vz_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name p_x_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_3 \
    op interface \
    ports { p_x_3_i { I 64 vector } p_x_3_o { O 64 vector } p_x_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name p_y_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_3 \
    op interface \
    ports { p_y_3_i { I 64 vector } p_y_3_o { O 64 vector } p_y_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name p_z_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_3 \
    op interface \
    ports { p_z_3_i { I 64 vector } p_z_3_o { O 64 vector } p_z_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name p_vx_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_3 \
    op interface \
    ports { p_vx_3 { O 64 vector } p_vx_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name p_vy_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_3 \
    op interface \
    ports { p_vy_3 { O 64 vector } p_vy_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name p_vz_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_3 \
    op interface \
    ports { p_vz_3 { O 64 vector } p_vz_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name p_x_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_4 \
    op interface \
    ports { p_x_4_i { I 64 vector } p_x_4_o { O 64 vector } p_x_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name p_y_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_4 \
    op interface \
    ports { p_y_4_i { I 64 vector } p_y_4_o { O 64 vector } p_y_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name p_z_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_4 \
    op interface \
    ports { p_z_4_i { I 64 vector } p_z_4_o { O 64 vector } p_z_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name p_vx_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_4 \
    op interface \
    ports { p_vx_4 { O 64 vector } p_vx_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name p_vy_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_4 \
    op interface \
    ports { p_vy_4 { O 64 vector } p_vy_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name p_vz_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_4 \
    op interface \
    ports { p_vz_4 { O 64 vector } p_vz_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name p_x_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_5 \
    op interface \
    ports { p_x_5_i { I 64 vector } p_x_5_o { O 64 vector } p_x_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name p_y_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_5 \
    op interface \
    ports { p_y_5_i { I 64 vector } p_y_5_o { O 64 vector } p_y_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name p_z_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_5 \
    op interface \
    ports { p_z_5_i { I 64 vector } p_z_5_o { O 64 vector } p_z_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name p_vx_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_5 \
    op interface \
    ports { p_vx_5 { O 64 vector } p_vx_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name p_vy_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_5 \
    op interface \
    ports { p_vy_5 { O 64 vector } p_vy_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name p_vz_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_5 \
    op interface \
    ports { p_vz_5 { O 64 vector } p_vz_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name p_x_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_6 \
    op interface \
    ports { p_x_6_i { I 64 vector } p_x_6_o { O 64 vector } p_x_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name p_y_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_6 \
    op interface \
    ports { p_y_6_i { I 64 vector } p_y_6_o { O 64 vector } p_y_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name p_z_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_6 \
    op interface \
    ports { p_z_6_i { I 64 vector } p_z_6_o { O 64 vector } p_z_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name p_vx_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_6 \
    op interface \
    ports { p_vx_6 { O 64 vector } p_vx_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name p_vy_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_6 \
    op interface \
    ports { p_vy_6 { O 64 vector } p_vy_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name p_vz_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_6 \
    op interface \
    ports { p_vz_6 { O 64 vector } p_vz_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name p_x_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_7 \
    op interface \
    ports { p_x_7_i { I 64 vector } p_x_7_o { O 64 vector } p_x_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name p_y_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_7 \
    op interface \
    ports { p_y_7_i { I 64 vector } p_y_7_o { O 64 vector } p_y_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name p_z_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_7 \
    op interface \
    ports { p_z_7_i { I 64 vector } p_z_7_o { O 64 vector } p_z_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name p_vx_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_7 \
    op interface \
    ports { p_vx_7 { O 64 vector } p_vx_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name p_vy_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_7 \
    op interface \
    ports { p_vy_7 { O 64 vector } p_vy_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name p_vz_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_7 \
    op interface \
    ports { p_vz_7 { O 64 vector } p_vz_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name p_x_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_8 \
    op interface \
    ports { p_x_8_i { I 64 vector } p_x_8_o { O 64 vector } p_x_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 815 \
    name p_y_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_8 \
    op interface \
    ports { p_y_8_i { I 64 vector } p_y_8_o { O 64 vector } p_y_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 816 \
    name p_z_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_8 \
    op interface \
    ports { p_z_8_i { I 64 vector } p_z_8_o { O 64 vector } p_z_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 817 \
    name p_vx_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_8 \
    op interface \
    ports { p_vx_8 { O 64 vector } p_vx_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 818 \
    name p_vy_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_8 \
    op interface \
    ports { p_vy_8 { O 64 vector } p_vy_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 819 \
    name p_vz_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_8 \
    op interface \
    ports { p_vz_8 { O 64 vector } p_vz_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 820 \
    name p_m_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_1 \
    op interface \
    ports { p_m_1 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 821 \
    name p_m_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_2 \
    op interface \
    ports { p_m_2 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 822 \
    name p_m_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_3 \
    op interface \
    ports { p_m_3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 823 \
    name p_m_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_4 \
    op interface \
    ports { p_m_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 824 \
    name p_m_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_5 \
    op interface \
    ports { p_m_5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 825 \
    name p_ax_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_0 \
    op interface \
    ports { p_ax_0_i { I 64 vector } p_ax_0_o { O 64 vector } p_ax_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 826 \
    name p_ay_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_0 \
    op interface \
    ports { p_ay_0_i { I 64 vector } p_ay_0_o { O 64 vector } p_ay_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 827 \
    name p_az_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_0 \
    op interface \
    ports { p_az_0_i { I 64 vector } p_az_0_o { O 64 vector } p_az_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 828 \
    name p_m_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_m_0 \
    op interface \
    ports { p_m_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 829 \
    name p_ax_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_1 \
    op interface \
    ports { p_ax_1_i { I 64 vector } p_ax_1_o { O 64 vector } p_ax_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 830 \
    name p_ay_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_1 \
    op interface \
    ports { p_ay_1_i { I 64 vector } p_ay_1_o { O 64 vector } p_ay_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 831 \
    name p_az_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_1 \
    op interface \
    ports { p_az_1_i { I 64 vector } p_az_1_o { O 64 vector } p_az_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 832 \
    name p_ax_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_2 \
    op interface \
    ports { p_ax_2_i { I 64 vector } p_ax_2_o { O 64 vector } p_ax_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 833 \
    name p_ay_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_2 \
    op interface \
    ports { p_ay_2_i { I 64 vector } p_ay_2_o { O 64 vector } p_ay_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 834 \
    name p_az_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_2 \
    op interface \
    ports { p_az_2_i { I 64 vector } p_az_2_o { O 64 vector } p_az_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 835 \
    name p_ax_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_3 \
    op interface \
    ports { p_ax_3_i { I 64 vector } p_ax_3_o { O 64 vector } p_ax_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 836 \
    name p_ay_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_3 \
    op interface \
    ports { p_ay_3_i { I 64 vector } p_ay_3_o { O 64 vector } p_ay_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 837 \
    name p_az_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_3 \
    op interface \
    ports { p_az_3_i { I 64 vector } p_az_3_o { O 64 vector } p_az_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 838 \
    name p_ax_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_4 \
    op interface \
    ports { p_ax_4_i { I 64 vector } p_ax_4_o { O 64 vector } p_ax_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 839 \
    name p_ay_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_4 \
    op interface \
    ports { p_ay_4_i { I 64 vector } p_ay_4_o { O 64 vector } p_ay_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 840 \
    name p_az_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_4 \
    op interface \
    ports { p_az_4_i { I 64 vector } p_az_4_o { O 64 vector } p_az_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 841 \
    name p_ax_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ax_5 \
    op interface \
    ports { p_ax_5_i { I 64 vector } p_ax_5_o { O 64 vector } p_ax_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 842 \
    name p_ay_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_ay_5 \
    op interface \
    ports { p_ay_5_i { I 64 vector } p_ay_5_o { O 64 vector } p_ay_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name p_az_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_p_az_5 \
    op interface \
    ports { p_az_5_i { I 64 vector } p_az_5_o { O 64 vector } p_az_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


