{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720520783202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720520783202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 13:26:23 2024 " "Processing started: Tue Jul  9 13:26:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720520783202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520783202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_spi_cc1101 -c top_spi_cc1101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_spi_cc1101 -c top_spi_cc1101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520783202 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1720520783493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_detect_miso/spi_detect_miso.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_detect_miso/spi_detect_miso.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_detect_miso-ab " "Found design unit 1: spi_detect_miso-ab" {  } { { "../spi_detect_miso/spi_detect_miso.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_detect_miso/spi_detect_miso.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789639 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_detect_miso " "Found entity 1: spi_detect_miso" {  } { { "../spi_detect_miso/spi_detect_miso.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_detect_miso/spi_detect_miso.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_display_modelsim/spi_display_modelsim.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_display_modelsim/spi_display_modelsim.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_display_modelsim-ab " "Found design unit 1: spi_display_modelsim-ab" {  } { { "../spi_display_modelsim/spi_display_modelsim.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_display_modelsim/spi_display_modelsim.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789641 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_display_modelsim " "Found entity 1: spi_display_modelsim" {  } { { "../spi_display_modelsim/spi_display_modelsim.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_display_modelsim/spi_display_modelsim.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_miso_ram/spi_miso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_miso_ram/spi_miso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_miso_ram-SYN " "Found design unit 1: spi_miso_ram-SYN" {  } { { "../spi_miso_RAM/spi_miso_RAM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_miso_RAM/spi_miso_RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789642 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_miso_RAM " "Found entity 1: spi_miso_RAM" {  } { { "../spi_miso_RAM/spi_miso_RAM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_miso_RAM/spi_miso_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_cc1101_write/spi_cc1101_write.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_cc1101_write/spi_cc1101_write.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_cc1101_write-ab " "Found design unit 1: spi_cc1101_write-ab" {  } { { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789644 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_cc1101_write " "Found entity 1: spi_cc1101_write" {  } { { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_rom/spi_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_rom/spi_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_rom-SYN " "Found design unit 1: spi_rom-SYN" {  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789645 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ROM " "Found entity 1: spi_ROM" {  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_wr_rd_toggle-ab " "Found design unit 1: spi_wr_rd_toggle-ab" {  } { { "../spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789647 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_wr_rd_toggle " "Found entity 1: spi_wr_rd_toggle" {  } { { "../spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_control_led/spi_control_led.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_control_led/spi_control_led.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_control_led-ab " "Found design unit 1: spi_control_led-ab" {  } { { "../spi_control_led/spi_control_led.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_control_led/spi_control_led.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789648 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_control_led " "Found entity 1: spi_control_led" {  } { { "../spi_control_led/spi_control_led.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_control_led/spi_control_led.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_trigger/spi_trigger.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_trigger/spi_trigger.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_trigger-ab " "Found design unit 1: spi_trigger-ab" {  } { { "../spi_trigger/spi_trigger.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_trigger/spi_trigger.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789649 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_trigger " "Found entity 1: spi_trigger" {  } { { "../spi_trigger/spi_trigger.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_trigger/spi_trigger.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_cc1101_read/spi_cc1101_read.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_cc1101_read/spi_cc1101_read.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_cc1101_read-ab " "Found design unit 1: spi_cc1101_read-ab" {  } { { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789651 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_cc1101_read " "Found entity 1: spi_cc1101_read" {  } { { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_spi_cc1101.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file top_spi_cc1101.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_spi_cc1101-ab " "Found design unit 1: top_spi_cc1101-ab" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789652 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_spi_cc1101 " "Found entity 1: top_spi_cc1101" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_spi_cc1101 " "Elaborating entity \"top_spi_cc1101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720520789760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control_led spi_control_led:blinking " "Elaborating entity \"spi_control_led\" for hierarchy \"spi_control_led:blinking\"" {  } { { "top_spi_cc1101.vhdl" "blinking" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ROM spi_ROM:ROM_memory " "Elaborating entity \"spi_ROM\" for hierarchy \"spi_ROM:ROM_memory\"" {  } { { "top_spi_cc1101.vhdl" "ROM_memory" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_ROM:ROM_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spi_ROM:ROM_memory\|altsyncram:altsyncram_component\"" {  } { { "../spi_ROM/spi_ROM.vhd" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_ROM:ROM_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spi_ROM:ROM_memory\|altsyncram:altsyncram_component\"" {  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_ROM:ROM_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"spi_ROM:ROM_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file spi_ROM.mif " "Parameter \"init_file\" = \"spi_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520789817 ""}  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720520789817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djq3 " "Found entity 1: altsyncram_djq3" {  } { { "db/altsyncram_djq3.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/altsyncram_djq3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520789854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520789854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djq3 spi_ROM:ROM_memory\|altsyncram:altsyncram_component\|altsyncram_djq3:auto_generated " "Elaborating entity \"altsyncram_djq3\" for hierarchy \"spi_ROM:ROM_memory\|altsyncram:altsyncram_component\|altsyncram_djq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_trigger spi_trigger:trigger " "Elaborating entity \"spi_trigger\" for hierarchy \"spi_trigger:trigger\"" {  } { { "top_spi_cc1101.vhdl" "trigger" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cc1101_write spi_cc1101_write:writing " "Elaborating entity \"spi_cc1101_write\" for hierarchy \"spi_cc1101_write:writing\"" {  } { { "top_spi_cc1101.vhdl" "writing" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cc1101_read spi_cc1101_read:reading " "Elaborating entity \"spi_cc1101_read\" for hierarchy \"spi_cc1101_read:reading\"" {  } { { "top_spi_cc1101.vhdl" "reading" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_wr_rd_toggle spi_wr_rd_toggle:toggle " "Elaborating entity \"spi_wr_rd_toggle\" for hierarchy \"spi_wr_rd_toggle:toggle\"" {  } { { "top_spi_cc1101.vhdl" "toggle" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520789899 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "spi_cc1101_read:reading\|sig_spi_clock_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"spi_cc1101_read:reading\|sig_spi_clock_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720520790157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720520790157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720520790157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720520790157 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720520790157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_cc1101_read:reading\|altshift_taps:sig_spi_clock_2_rtl_0 " "Elaborated megafunction instantiation \"spi_cc1101_read:reading\|altshift_taps:sig_spi_clock_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520790247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_cc1101_read:reading\|altshift_taps:sig_spi_clock_2_rtl_0 " "Instantiated megafunction \"spi_cc1101_read:reading\|altshift_taps:sig_spi_clock_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520790247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520790247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720520790247 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720520790247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vl " "Found entity 1: shift_taps_1vl" {  } { { "db/shift_taps_1vl.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/shift_taps_1vl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520790288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520790288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ica1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ica1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ica1 " "Found entity 1: altsyncram_ica1" {  } { { "db/altsyncram_ica1.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/altsyncram_ica1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520790324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520790324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/cntr_f5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520790361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520790361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520790397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520790397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5lg " "Found entity 1: cntr_5lg" {  } { { "db/cntr_5lg.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/cntr_5lg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520790432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520790432 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 60 -1 0 } } { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 66 -1 0 } } { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 43 -1 0 } } { "db/shift_taps_1vl.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/db/shift_taps_1vl.tdf" 39 2 0 } } { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 46 -1 0 } } { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720520790646 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720520790647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720520790776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720520791243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520791243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720520791302 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720520791302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720520791302 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720520791302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720520791302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720520791316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 13:26:31 2024 " "Processing ended: Tue Jul  9 13:26:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720520791316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720520791316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720520791316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520791316 ""}
