$date
	Sun Apr  8 21:08:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio6 $end
$var wire 1 ! clk $end
$var wire 1 " signal $end
$scope module CLK1 $end
$var reg 1 # clk $end
$upscope $end
$scope module PLS1 $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1$
1"
1#
1!
#14
0$
0"
#16
1$
1"
#18
0$
0"
#24
0#
0!
#36
1$
1"
1#
1!
#38
0$
0"
#40
1$
1"
#42
0$
0"
#48
0#
0!
#60
1$
1"
1#
1!
#62
0$
0"
#64
1$
1"
#66
0$
0"
#72
0#
0!
#84
1$
1"
1#
1!
#86
0$
0"
#88
1$
1"
#90
0$
0"
#96
0#
0!
#108
1$
1"
1#
1!
#110
0$
0"
#112
1$
1"
#114
0$
0"
#120
0#
0!
