{
  "module_name": "fpga-dfl.h",
  "hash_id": "ab17cd5d4b05f14ece6545e91b7c2db5b1859277c1b9f62f897a0ef6e7e35283",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/fpga-dfl.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI_LINUX_FPGA_DFL_H\n#define _UAPI_LINUX_FPGA_DFL_H\n\n#include <linux/types.h>\n#include <linux/ioctl.h>\n\n#define DFL_FPGA_API_VERSION 0\n\n \n\n#define DFL_FPGA_MAGIC 0xB6\n\n#define DFL_FPGA_BASE 0\n#define DFL_PORT_BASE 0x40\n#define DFL_FME_BASE 0x80\n\n \n\n \n\n#define DFL_FPGA_GET_API_VERSION\t_IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 0)\n\n \n\n#define DFL_FPGA_CHECK_EXTENSION\t_IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 1)\n\n \n\n \n\n#define DFL_FPGA_PORT_RESET\t\t_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 0)\n\n \nstruct dfl_fpga_port_info {\n\t \n\t__u32 argsz;\t\t \n\t \n\t__u32 flags;\t\t \n\t__u32 num_regions;\t \n\t__u32 num_umsgs;\t \n};\n\n#define DFL_FPGA_PORT_GET_INFO\t\t_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 1)\n\n \nstruct dfl_fpga_port_region_info {\n\t \n\t__u32 argsz;\t\t \n\t \n\t__u32 flags;\t\t \n#define DFL_PORT_REGION_READ\t(1 << 0)\t \n#define DFL_PORT_REGION_WRITE\t(1 << 1)\t \n#define DFL_PORT_REGION_MMAP\t(1 << 2)\t \n\t \n\t__u32 index;\t\t \n#define DFL_PORT_REGION_INDEX_AFU\t0\t \n#define DFL_PORT_REGION_INDEX_STP\t1\t \n\t__u32 padding;\n\t \n\t__u64 size;\t\t \n\t__u64 offset;\t\t \n};\n\n#define DFL_FPGA_PORT_GET_REGION_INFO\t_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 2)\n\n \nstruct dfl_fpga_port_dma_map {\n\t \n\t__u32 argsz;\t\t \n\t__u32 flags;\t\t \n\t__u64 user_addr;         \n\t__u64 length;            \n\t \n\t__u64 iova;              \n};\n\n#define DFL_FPGA_PORT_DMA_MAP\t\t_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 3)\n\n \nstruct dfl_fpga_port_dma_unmap {\n\t \n\t__u32 argsz;\t\t \n\t__u32 flags;\t\t \n\t__u64 iova;\t\t \n};\n\n#define DFL_FPGA_PORT_DMA_UNMAP\t\t_IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 4)\n\n \nstruct dfl_fpga_irq_set {\n\t__u32 start;\n\t__u32 count;\n\t__s32 evtfds[];\n};\n\n \n#define DFL_FPGA_PORT_ERR_GET_IRQ_NUM\t_IOR(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_PORT_BASE + 5, __u32)\n\n \n#define DFL_FPGA_PORT_ERR_SET_IRQ\t_IOW(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_PORT_BASE + 6,\t\\\n\t\t\t\t\t     struct dfl_fpga_irq_set)\n\n \n#define DFL_FPGA_PORT_UINT_GET_IRQ_NUM\t_IOR(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_PORT_BASE + 7, __u32)\n\n \n#define DFL_FPGA_PORT_UINT_SET_IRQ\t_IOW(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_PORT_BASE + 8,\t\\\n\t\t\t\t\t     struct dfl_fpga_irq_set)\n\n \n\n \n\nstruct dfl_fpga_fme_port_pr {\n\t \n\t__u32 argsz;\t\t \n\t__u32 flags;\t\t \n\t__u32 port_id;\n\t__u32 buffer_size;\n\t__u64 buffer_address;\t \n};\n\n#define DFL_FPGA_FME_PORT_PR\t_IO(DFL_FPGA_MAGIC, DFL_FME_BASE + 0)\n\n \n#define DFL_FPGA_FME_PORT_RELEASE   _IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 1, int)\n\n \n#define DFL_FPGA_FME_PORT_ASSIGN     _IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 2, int)\n\n \n#define DFL_FPGA_FME_ERR_GET_IRQ_NUM\t_IOR(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_FME_BASE + 3, __u32)\n\n \n#define DFL_FPGA_FME_ERR_SET_IRQ\t_IOW(DFL_FPGA_MAGIC,\t\\\n\t\t\t\t\t     DFL_FME_BASE + 4,\t\\\n\t\t\t\t\t     struct dfl_fpga_irq_set)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}