[2025-09-18 00:50:41] START suite=cs trace=nutch_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2532994 heartbeat IPC: 3.948 cumulative IPC: 3.948 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4962058 heartbeat IPC: 4.117 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4962058 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4962058 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16195122 heartbeat IPC: 0.8902 cumulative IPC: 0.8902 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29418013 heartbeat IPC: 0.7563 cumulative IPC: 0.8178 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 42021864 heartbeat IPC: 0.7934 cumulative IPC: 0.8095 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 53229542 heartbeat IPC: 0.8922 cumulative IPC: 0.8287 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 66620989 heartbeat IPC: 0.7467 cumulative IPC: 0.8109 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 80451830 heartbeat IPC: 0.723 cumulative IPC: 0.7948 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 94305506 heartbeat IPC: 0.7218 cumulative IPC: 0.7835 (Simulation time: 00 hr 09 min 48 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 108177264 heartbeat IPC: 0.7209 cumulative IPC: 0.7751 (Simulation time: 00 hr 11 min 02 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 123555112 heartbeat IPC: 0.6503 cumulative IPC: 0.7589 (Simulation time: 00 hr 12 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 134559808 cumulative IPC: 0.7432 (Simulation time: 00 hr 13 min 55 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 134559808 cumulative IPC: 0.7432 (Simulation time: 00 hr 13 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7432 instructions: 100000003 cycles: 134559808
CPU 0 Branch Prediction Accuracy: 98.2% MPKI: 0.1947 Average ROB Occupancy at Mispredict: 3689
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02741
BRANCH_INDIRECT: 0.1538
BRANCH_CONDITIONAL: 0.01344
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1017944
LQ_STALL: 92260
SQ_STALL: 365684


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 224.7108
REPLAY_LOAD: 120.17802
NON_REPLAY_LOAD: 11.441597

== Total ==
ADDR_TRANS: 295270
REPLAY_LOAD: 232905
NON_REPLAY_LOAD: 489769

== Counts ==
ADDR_TRANS: 1314
REPLAY_LOAD: 1938
NON_REPLAY_LOAD: 42806

cpu0->cpu0_STLB TOTAL        ACCESS:     420843 HIT:     405231 MISS:      15612 MSHR_MERGE:         17
cpu0->cpu0_STLB LOAD         ACCESS:     420843 HIT:     405231 MISS:      15612 MSHR_MERGE:         17
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 314.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1790114 HIT:    1387001 MISS:     403113 MSHR_MERGE:      43313
cpu0->cpu0_L2C LOAD         ACCESS:    1250440 HIT:    1024653 MISS:     225787 MSHR_MERGE:       5795
cpu0->cpu0_L2C RFO          ACCESS:      80084 HIT:      50658 MISS:      29426 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     203814 HIT:      85080 MISS:     118734 MSHR_MERGE:      37517
cpu0->cpu0_L2C WRITE        ACCESS:     224607 HIT:     223561 MISS:       1046 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31169 HIT:       3049 MISS:      28120 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     131961 ISSUED:     131961 USEFUL:      37063 USELESS:       8468
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6782831 HIT:    5471012 MISS:    1311819 MSHR_MERGE:     339799
cpu0->cpu0_L1I LOAD         ACCESS:    6782831 HIT:    5471012 MISS:    1311819 MSHR_MERGE:     339799
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26143410 HIT:   25240892 MISS:     902518 MSHR_MERGE:     440961
cpu0->cpu0_L1D LOAD         ACCESS:   16385996 HIT:   16003429 MISS:     382567 MSHR_MERGE:     104147
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     760182 HIT:     649988 MISS:     110194 MSHR_MERGE:      38318
cpu0->cpu0_L1D WRITE        ACCESS:    8961350 HIT:    8583449 MISS:     377901 MSHR_MERGE:     297809
cpu0->cpu0_L1D TRANSLATION  ACCESS:      35882 HIT:       4026 MISS:      31856 MSHR_MERGE:        687
cpu0->cpu0_L1D PREFETCH REQUESTED:     816641 ISSUED:     760177 USEFUL:      56729 USELESS:      12589
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 58.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5491757 HIT:    5202956 MISS:     288801 MSHR_MERGE:     135697
cpu0->cpu0_ITLB LOAD         ACCESS:    5491757 HIT:    5202956 MISS:     288801 MSHR_MERGE:     135697
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.28 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24592231 HIT:   24223734 MISS:     368497 MSHR_MERGE:     100758
cpu0->cpu0_DTLB LOAD         ACCESS:   24592231 HIT:   24223734 MISS:     368497 MSHR_MERGE:     100758
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.63 cycles
cpu0->LLC TOTAL        ACCESS:     499271 HIT:     279494 MISS:     219777 MSHR_MERGE:        523
cpu0->LLC LOAD         ACCESS:     219992 HIT:     110191 MISS:     109801 MSHR_MERGE:         51
cpu0->LLC RFO          ACCESS:      29425 HIT:       5660 MISS:      23765 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      81217 HIT:      14099 MISS:      67118 MSHR_MERGE:        472
cpu0->LLC WRITE        ACCESS:     140517 HIT:     140308 MISS:        209 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      28120 HIT:       9236 MISS:      18884 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10713
  ROW_BUFFER_MISS:     208312
  AVG DBUS CONGESTED CYCLE: 5.026
Channel 0 WQ ROW_BUFFER_HIT:      14756
  ROW_BUFFER_MISS:     112493
  FULL:          0
Channel 0 REFRESHES ISSUED:      11213

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       203788        49169        13666        10451
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          350         1357         4846
  STLB miss resolved @ L2C                0           45          484         1434         1965
  STLB miss resolved @ LLC                0           57          740         4268         2669
  STLB miss resolved @ MEM                0           51          818         4525        10934

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              65099         8340       159601        12744         3817
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           23          184          704          802
  STLB miss resolved @ L2C                0            7          224          571          364
  STLB miss resolved @ LLC                0           21          269         2102          637
  STLB miss resolved @ MEM                1           14          295         2303         3340
[2025-09-18 01:04:37] END   suite=cs trace=nutch_phase1_core1 (rc=0)
