<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_4_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_5_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_4_synth_1"/>
	</Run>
	<Run Id="design_1_s00_regslice_7_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_6_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m01_regslice_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m01_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_mmu_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_mmu_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_5_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_regslice_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_regslice_3_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_mmu_3_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_mmu_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_6_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_3_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_1_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_2_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_3_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_proc_sys_reset_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m01_regslice_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_v_frmbuf_rd_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_4_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_xbar_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_frmbuf_wr_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vcu_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_vcu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vcu_ddr4_controller_0_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_vcu_ddr4_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_3_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_s00_regslice_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_s00_mmu_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_s00_regslice_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_m00_regslice_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_regslice_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m00_regslice_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_0_synth_1"/>
	</Run>
	<Run Id="design_1_m01_regslice_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m01_regslice_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_mmu_1_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_mmu_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s00_mmu_0_synth_1"/>
	</Run>
	<Run Id="design_1_s00_regslice_4_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_s00_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_rs_w_0_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_rs_w_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_regslice_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_m00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_2_synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_cc_4_synth_1"/>
		<Parent Id="design_1_auto_cc_5_synth_1"/>
		<Parent Id="design_1_s00_regslice_7_synth_1"/>
		<Parent Id="design_1_auto_cc_6_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_m01_regslice_2_synth_1"/>
		<Parent Id="design_1_s00_mmu_2_synth_1"/>
		<Parent Id="design_1_s00_regslice_5_synth_1"/>
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_3_synth_1"/>
		<Parent Id="design_1_s00_mmu_3_synth_1"/>
		<Parent Id="design_1_s00_regslice_6_synth_1"/>
		<Parent Id="design_1_auto_cc_3_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="design_1_m01_regslice_0_synth_1"/>
		<Parent Id="design_1_v_frmbuf_rd_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_xbar_4_synth_1"/>
		<Parent Id="design_1_v_frmbuf_wr_0_0_synth_1"/>
		<Parent Id="design_1_vcu_0_0_synth_1"/>
		<Parent Id="design_1_vcu_ddr4_controller_0_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_3_synth_1"/>
		<Parent Id="design_1_s00_regslice_2_synth_1"/>
		<Parent Id="design_1_s00_mmu_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_1_synth_1"/>
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_1_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_m01_regslice_1_synth_1"/>
		<Parent Id="design_1_s00_mmu_1_synth_1"/>
		<Parent Id="design_1_s00_regslice_4_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_rs_w_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_2_synth_1"/>
		<Parent Id="design_1_auto_cc_2_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_cc_4_synth_1"/>
		<Parent Id="design_1_auto_cc_5_synth_1"/>
		<Parent Id="design_1_s00_regslice_7_synth_1"/>
		<Parent Id="design_1_auto_cc_6_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_m01_regslice_2_synth_1"/>
		<Parent Id="design_1_s00_mmu_2_synth_1"/>
		<Parent Id="design_1_s00_regslice_5_synth_1"/>
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_3_synth_1"/>
		<Parent Id="design_1_s00_mmu_3_synth_1"/>
		<Parent Id="design_1_s00_regslice_6_synth_1"/>
		<Parent Id="design_1_auto_cc_3_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="design_1_m01_regslice_0_synth_1"/>
		<Parent Id="design_1_v_frmbuf_rd_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_xbar_4_synth_1"/>
		<Parent Id="design_1_v_frmbuf_wr_0_0_synth_1"/>
		<Parent Id="design_1_vcu_0_0_synth_1"/>
		<Parent Id="design_1_vcu_ddr4_controller_0_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_3_synth_1"/>
		<Parent Id="design_1_s00_regslice_2_synth_1"/>
		<Parent Id="design_1_s00_mmu_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_1_synth_1"/>
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_1_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_m01_regslice_1_synth_1"/>
		<Parent Id="design_1_s00_mmu_1_synth_1"/>
		<Parent Id="design_1_s00_regslice_4_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_rs_w_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_2_synth_1"/>
		<Parent Id="design_1_auto_cc_2_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

