This folder contains:

- report folder : contains all report obtained using the prepared scripts with Synopsys;

- analyze.do : to syntetize with a clock imposed equal to 1.8 ns;

- analyze_common_component.do : to analyze VHDL files in the common_component folder;

- analyze_controller.do : to analyze VHDL files in the controller folder;

- analyze_datapath.do : to analyze VHDL files in the datapath folder;

- analyze_register_file.do : to analyze VHDL files in the register_file folder;

- generate_netlist.do : to generate Verilog Netlist;

- script_backann : to analyze saif file and obtained all thing necessary for power estimation.