<module name="MSS_RCM_MSS_RCM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MSS_RCM_PID" acronym="MSS_RCM_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_R5SS0_RST_STATUS" acronym="MSS_RCM_R5SS0_RST_STATUS" offset="0x10" width="16" description="">
		<bitfield id="CAUSE" width="11" begin="10" end="0" resetval="0x3" description="Has the status because of which reset has happened.  Bit0: POR ResetBit1: Warm Reset (ALso set during POR Reset)Bit2: CR5SS0 STC ResetBit3  Reset for CORE0 and MSS_CORE00_VIM  using MSS_RCM::MSS_CR5SSA0_RST_CTRLBit4: Reset for CORE1 and MSS_CORE10_VIM using MSS_RCM::MSS_CR5SSB0_RST_CTRLBit5: Reset for  CORE0 only using  MSS_RCM::MSS_CORE00_RST_CTRLBit6: Reset for CORE1 only using using MSS_RCM::MSS_CORE10_RST_CTRLBit7: Reset for CORE0 and MSS_CORE00_VIM caused because of reset request  by debugger in CORE00                                                                                                       Bit8:  Reset for CORE10 and MSS_CORE10_VIM caused because of reset request  by debugger in CORE10Bit9: Reset for CR5SS0 by the RESET FSM  using MSS_CTRL::R5SS0_CONTROL_RESET_FSM_TRIGGER        Bit 10 : MSS_RCM.MSS_CR5SS_POR_RST_CTRL0" range="10 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_R5SS0_RST_CAUSE_CLR" acronym="MSS_RCM_R5SS0_RST_CAUSE_CLR" offset="0x14" width="8" description="">
		<bitfield id="CLR" width="3" begin="2" end="0" resetval="0x0" description="Write pulse bit field:Clear bit for rst cause register (writing '111'  will clear the rst cause register)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_DBG_RST_EN" acronym="MSS_RCM_R5SS0_DBG_RST_EN" offset="0x18" width="24" description="">
		<bitfield id="EN_CORE1" width="3" begin="18" end="16" resetval="0x0" description="writing '111'   will block debug reset request from CORE1  toggling reset for CORE1 of respective R5SS" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="EN_CORE0" width="3" begin="2" end="0" resetval="0x0" description="writing '111'   will block debug reset request from CORE0  toggling reset for CORE0 of respective R5SS" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_RST_ASSERDLY" acronym="MSS_RCM_R5SS0_RST_ASSERDLY" offset="0x1C" width="8" description="">
		<bitfield id="COUNT" width="8" begin="7" end="0" resetval="0x15" description="Value decides number of cycles reset should be kept asserted for CR5SS related resets. Programming a value of 0xFF will keep the reset asserted untill a new value other than 0xFF is written to this registerThe actual duration is count + 2 cycles. S/W Recommended value for this is 0x0FThe COUNT is applicable to both CPU cores" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_RST2ASSERTDLY" acronym="MSS_RCM_R5SS0_RST2ASSERTDLY" offset="0x20" width="32" description="">
		<bitfield id="R5_CORE1_COUNT" width="8" begin="31" end="24" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for local reset for CORE1" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="R5_CORE0_COUNT" width="8" begin="23" end="16" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for local reset for CORE0." range="23 - 16" rwaccess="RW"/> 
		<bitfield id="R5SS_CORE1_COUNT" width="8" begin="15" end="8" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for global reset for CORE1" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="R5SS_CORE0_COUNT" width="8" begin="7" end="0" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for global reset for CORE0." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_RST_WFICHECK" acronym="MSS_RCM_R5SS0_RST_WFICHECK" offset="0x24" width="32" description="">
		<bitfield id="EN_R5_CORE1" width="3" begin="26" end="24" resetval="0x7" description="writing '000' will disable check for WFI before  local reset assertion of CORE0" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="EN_R5_CORE0" width="3" begin="18" end="16" resetval="0x7" description="writing '000' will disable check for WFI before  local reset assertion of CORE0" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="EN_R5SS_CORE1" width="3" begin="10" end="8" resetval="0x7" description="writing '000' will disable check for WFI before  global reset assertion of CORE1" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="EN_R5SS_CORE0" width="3" begin="2" end="0" resetval="0x7" description="writing '000' will disable check for WFI before  global reset assertion of CORE0" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_RST_STATUS" acronym="MSS_RCM_R5SS1_RST_STATUS" offset="0x30" width="16" description="">
		<bitfield id="CAUSE" width="11" begin="10" end="0" resetval="0x3" description="Has the status because of which reset has happened.  Bit0: POR ResetBit1: Warm Reset (ALso set during POR Reset)Bit2: CR5SS1 STC ResetBit3  Reset for CORE0 and MSS_CORE00_VIM  using MSS_RCM::MSS_CR5SSA0_RST_CTRLBit4: Reset for CORE1 and MSS_CORE10_VIM using MSS_RCM::MSS_CR5SSB0_RST_CTRLBit5: Reset for  CORE0 only using  MSS_RCM::MSS_CORE00_RST_CTRLBit6: Reset for CORE1 only using using MSS_RCM::MSS_CORE10_RST_CTRLBit7: Reset for CORE0 and MSS_CORE00_VIM caused because of reset request  by debugger in CORE00                                                                                                       Bit8:  Reset for CORE10 and MSS_CORE10_VIM caused because of reset request  by debugger in CORE10Bit9: Reset for CR5SS0 by the RESET FSM  using MSS_CTRL::R5SS0_CONTROL_RESET_FSM_TRIGGER        Bit 10 : MSS_RCM.MSS_CR5SS_POR_RST_CTRL0" range="10 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_R5SS1_RST_CAUSE_CLR" acronym="MSS_RCM_R5SS1_RST_CAUSE_CLR" offset="0x34" width="8" description="">
		<bitfield id="CLR" width="3" begin="2" end="0" resetval="0x0" description="Write pulse bit field:Clear bit for rst cause register (writing '111'  will clear the rst cause register)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_DBG_RST_EN" acronym="MSS_RCM_R5SS1_DBG_RST_EN" offset="0x38" width="24" description="">
		<bitfield id="EN_CORE1" width="3" begin="18" end="16" resetval="0x0" description="writing '111'   will block debug reset request from CORE1  toggling reset for CORE1 of respective R5SS" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="EN_CORE0" width="3" begin="2" end="0" resetval="0x0" description="writing '111'   will block debug reset request from CORE0  toggling reset for CORE0 of respective R5SS" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_RST_ASSERDLY" acronym="MSS_RCM_R5SS1_RST_ASSERDLY" offset="0x3C" width="8" description="">
		<bitfield id="COUNT" width="8" begin="7" end="0" resetval="0x15" description="Value decides number of cycles reset should be kept asserted for CR5SS related resets. Programming a value of 0xFF will keep the reset asserted untill a new value other than 0xFF is written to this registerThe actual duration is count + 2 cycles. S/W Recommended value for this is 0x0FThe COUNT is applicable to both CPU cores" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_RST2ASSERTDLY" acronym="MSS_RCM_R5SS1_RST2ASSERTDLY" offset="0x40" width="32" description="">
		<bitfield id="R5_CORE1_COUNT" width="8" begin="31" end="24" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for local reset for CORE1" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="R5_CORE0_COUNT" width="8" begin="23" end="16" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for local reset for CORE0." range="23 - 16" rwaccess="RW"/> 
		<bitfield id="R5SS_CORE1_COUNT" width="8" begin="15" end="8" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for global reset for CORE1" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="R5SS_CORE0_COUNT" width="8" begin="7" end="0" resetval="0x0" description="Value decides number of cycles to wait before asserting reset for global reset for CORE0." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_RST_WFICHECK" acronym="MSS_RCM_R5SS1_RST_WFICHECK" offset="0x44" width="32" description="">
		<bitfield id="EN_R5_CORE1" width="3" begin="26" end="24" resetval="0x7" description="writing '000' will disable check for WFI before  local reset assertion of CORE0" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="EN_R5_CORE0" width="3" begin="18" end="16" resetval="0x7" description="writing '000' will disable check for WFI before  local reset assertion of CORE0" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="EN_R5SS_CORE1" width="3" begin="10" end="8" resetval="0x7" description="writing '000' will disable check for WFI before  global reset assertion of CORE1" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="EN_R5SS_CORE0" width="3" begin="2" end="0" resetval="0x7" description="writing '000' will disable check for WFI before  global reset assertion of CORE0" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN0_CLK_SRC_SEL" acronym="MSS_RCM_MCAN0_CLK_SRC_SEL" offset="0x100" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding MCAN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN1_CLK_SRC_SEL" acronym="MSS_RCM_MCAN1_CLK_SRC_SEL" offset="0x104" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding MCAN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN2_CLK_SRC_SEL" acronym="MSS_RCM_MCAN2_CLK_SRC_SEL" offset="0x108" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding MCAN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN3_CLK_SRC_SEL" acronym="MSS_RCM_MCAN3_CLK_SRC_SEL" offset="0x10C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding MCAN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_QSPI0_CLK_SRC_SEL" acronym="MSS_RCM_QSPI0_CLK_SRC_SEL" offset="0x110" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for QSPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI0_CLK_SRC_SEL" acronym="MSS_RCM_RTI0_CLK_SRC_SEL" offset="0x114" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding RTI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI1_CLK_SRC_SEL" acronym="MSS_RCM_RTI1_CLK_SRC_SEL" offset="0x118" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding RTI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI2_CLK_SRC_SEL" acronym="MSS_RCM_RTI2_CLK_SRC_SEL" offset="0x11C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding RTI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI3_CLK_SRC_SEL" acronym="MSS_RCM_RTI3_CLK_SRC_SEL" offset="0x120" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding RTI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT0_CLK_SRC_SEL" acronym="MSS_RCM_WDT0_CLK_SRC_SEL" offset="0x128" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for WDT.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT1_CLK_SRC_SEL" acronym="MSS_RCM_WDT1_CLK_SRC_SEL" offset="0x12C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for WDT.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT2_CLK_SRC_SEL" acronym="MSS_RCM_WDT2_CLK_SRC_SEL" offset="0x130" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for WDT.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT3_CLK_SRC_SEL" acronym="MSS_RCM_WDT3_CLK_SRC_SEL" offset="0x134" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for WDT.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI0_CLK_SRC_SEL" acronym="MSS_RCM_MCSPI0_CLK_SRC_SEL" offset="0x13C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding SPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI1_CLK_SRC_SEL" acronym="MSS_RCM_MCSPI1_CLK_SRC_SEL" offset="0x140" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding SPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI2_CLK_SRC_SEL" acronym="MSS_RCM_MCSPI2_CLK_SRC_SEL" offset="0x144" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding SPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI3_CLK_SRC_SEL" acronym="MSS_RCM_MCSPI3_CLK_SRC_SEL" offset="0x148" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding SPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI4_CLK_SRC_SEL" acronym="MSS_RCM_MCSPI4_CLK_SRC_SEL" offset="0x14C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for Corresponding SPI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MMC0_CLK_SRC_SEL" acronym="MSS_RCM_MMC0_CLK_SRC_SEL" offset="0x150" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for MMCSD.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_UART0_CLK_SRC_SEL" acronym="MSS_RCM_ICSSM0_UART0_CLK_SRC_SEL" offset="0x154" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for ICSSM_UCLK.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CPTS_CLK_SRC_SEL" acronym="MSS_RCM_CPTS_CLK_SRC_SEL" offset="0x158" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for CPTS.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPMC_CLK_SRC_SEL" acronym="MSS_RCM_GPMC_CLK_SRC_SEL" offset="0x15C" width="16" description="">
		<bitfield id="GPMC_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for GPMC. Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL" acronym="MSS_RCM_CONTROLSS_PLL_CLK_SRC_SEL" offset="0x160" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for CONTROLSS_PLL.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C_CLK_SRC_SEL" acronym="MSS_RCM_I2C_CLK_SRC_SEL" offset="0x164" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for I2C.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN0_UART0_CLK_SRC_SEL" acronym="MSS_RCM_LIN0_UART0_CLK_SRC_SEL" offset="0x174" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN1_UART1_CLK_SRC_SEL" acronym="MSS_RCM_LIN1_UART1_CLK_SRC_SEL" offset="0x178" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN2_UART2_CLK_SRC_SEL" acronym="MSS_RCM_LIN2_UART2_CLK_SRC_SEL" offset="0x17C" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN3_UART3_CLK_SRC_SEL" acronym="MSS_RCM_LIN3_UART3_CLK_SRC_SEL" offset="0x180" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN4_UART4_CLK_SRC_SEL" acronym="MSS_RCM_LIN4_UART4_CLK_SRC_SEL" offset="0x184" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN5_UART5_CLK_SRC_SEL" acronym="MSS_RCM_LIN5_UART5_CLK_SRC_SEL" offset="0x188" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for corresponding UART and LIN.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN0_CLK_DIV_VAL" acronym="MSS_RCM_MCAN0_CLK_DIV_VAL" offset="0x200" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value corresponding MCAN selected clock.Data should be loaded as multibit.  For example: if divider value of 8(1000) should be selected then '100010001000' should be configured to the register.Refer to AM602 clock planner for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN1_CLK_DIV_VAL" acronym="MSS_RCM_MCAN1_CLK_DIV_VAL" offset="0x204" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value corresponding MCAN selected clock.Data should be loaded as multibit.  For example: if divider value of 8(1000) should be selected then '100010001000' should be configured to the register.Refer to AM602 clock planner for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN2_CLK_DIV_VAL" acronym="MSS_RCM_MCAN2_CLK_DIV_VAL" offset="0x208" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value corresponding MCAN selected clock.Data should be loaded as multibit.  For example: if divider value of 8(1000) should be selected then '100010001000' should be configured to the register.Refer to AM602 clock planner for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN3_CLK_DIV_VAL" acronym="MSS_RCM_MCAN3_CLK_DIV_VAL" offset="0x20C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value corresponding MCAN selected clock.Data should be loaded as multibit.  For example: if divider value of 8(1000) should be selected then '100010001000' should be configured to the register.Refer to AM602 clock planner for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_QSPI0_CLK_DIV_VAL" acronym="MSS_RCM_QSPI0_CLK_DIV_VAL" offset="0x210" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value QSPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI0_CLK_DIV_VAL" acronym="MSS_RCM_RTI0_CLK_DIV_VAL" offset="0x214" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding RTI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI1_CLK_DIV_VAL" acronym="MSS_RCM_RTI1_CLK_DIV_VAL" offset="0x218" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding RTI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI2_CLK_DIV_VAL" acronym="MSS_RCM_RTI2_CLK_DIV_VAL" offset="0x21C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding RTI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI3_CLK_DIV_VAL" acronym="MSS_RCM_RTI3_CLK_DIV_VAL" offset="0x220" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding RTI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT0_CLK_DIV_VAL" acronym="MSS_RCM_WDT0_CLK_DIV_VAL" offset="0x228" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value WDT selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT1_CLK_DIV_VAL" acronym="MSS_RCM_WDT1_CLK_DIV_VAL" offset="0x22C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value WDT selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT2_CLK_DIV_VAL" acronym="MSS_RCM_WDT2_CLK_DIV_VAL" offset="0x230" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value WDT selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT3_CLK_DIV_VAL" acronym="MSS_RCM_WDT3_CLK_DIV_VAL" offset="0x234" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value WDT selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI0_CLK_DIV_VAL" acronym="MSS_RCM_MCSPI0_CLK_DIV_VAL" offset="0x23C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding SPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI1_CLK_DIV_VAL" acronym="MSS_RCM_MCSPI1_CLK_DIV_VAL" offset="0x240" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding SPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI2_CLK_DIV_VAL" acronym="MSS_RCM_MCSPI2_CLK_DIV_VAL" offset="0x244" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding SPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI3_CLK_DIV_VAL" acronym="MSS_RCM_MCSPI3_CLK_DIV_VAL" offset="0x248" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding SPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI4_CLK_DIV_VAL" acronym="MSS_RCM_MCSPI4_CLK_DIV_VAL" offset="0x24C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value Corresponding SPI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MMC0_CLK_DIV_VAL" acronym="MSS_RCM_MMC0_CLK_DIV_VAL" offset="0x250" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value MMCSD selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_UART_CLK_DIV_VAL" acronym="MSS_RCM_ICSSM0_UART_CLK_DIV_VAL" offset="0x254" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value ICSSM_UCLK selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CPTS_CLK_DIV_VAL" acronym="MSS_RCM_CPTS_CLK_DIV_VAL" offset="0x258" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value CPTS selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPMC_CLK_DIV_VAL" acronym="MSS_RCM_GPMC_CLK_DIV_VAL" offset="0x25C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value GPMC selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL" acronym="MSS_RCM_CONTROLSS_PLL_CLK_DIV_VAL" offset="0x260" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value CONTROLSS_PLL selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C_CLK_DIV_VAL" acronym="MSS_RCM_I2C_CLK_DIV_VAL" offset="0x264" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value I2C selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN0_UART0_CLK_DIV_VAL" acronym="MSS_RCM_LIN0_UART0_CLK_DIV_VAL" offset="0x274" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN1_UART1_CLK_DIV_VAL" acronym="MSS_RCM_LIN1_UART1_CLK_DIV_VAL" offset="0x278" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN2_UART2_CLK_DIV_VAL" acronym="MSS_RCM_LIN2_UART2_CLK_DIV_VAL" offset="0x27C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN3_UART3_CLK_DIV_VAL" acronym="MSS_RCM_LIN3_UART3_CLK_DIV_VAL" offset="0x280" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN4_UART4_CLK_DIV_VAL" acronym="MSS_RCM_LIN4_UART4_CLK_DIV_VAL" offset="0x284" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN5_UART5_CLK_DIV_VAL" acronym="MSS_RCM_LIN5_UART5_CLK_DIV_VAL" offset="0x288" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value for corresponding UART and LIN selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_250_CLK_DIV_VAL" acronym="MSS_RCM_RGMII_250_CLK_DIV_VAL" offset="0x28C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x273" description="Divider value RGMII selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_50_CLK_DIV_VAL" acronym="MSS_RCM_RGMII_50_CLK_DIV_VAL" offset="0x290" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x2457" description="Divider value MII100 selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_5_CLK_DIV_VAL" acronym="MSS_RCM_RGMII_5_CLK_DIV_VAL" offset="0x294" width="24" description="">
		<bitfield id="CLKDIVR" width="24" begin="23" end="0" resetval="0x6513507" description="Divider value MII10 selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_XTAL_MMC_32K_CLK_DIV_VAL" acronym="MSS_RCM_XTAL_MMC_32K_CLK_DIV_VAL" offset="0x298" width="32" description="">
		<bitfield id="CLKDIVR" width="30" begin="29" end="0" resetval="0x818688780" description="Divider value for XTAL_32K clock.Data should be loaded as multibit.  For example: if divider value of '0x30C' is required then '0x30CC330C' should be configured to the register.Refer to AM602 clock spec for clock reference" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_XTAL_TEMPSENSE_32K_CLK_DIV_VAL" acronym="MSS_RCM_XTAL_TEMPSENSE_32K_CLK_DIV_VAL" offset="0x29C" width="32" description="">
		<bitfield id="CLKDIVR" width="30" begin="29" end="0" resetval="0x818688780" description="Divider value for XTAL_32K clock.Data should be loaded as multibit.  For example: if divider value of '0x30C' is required then '0x30CC330C' should be configured to the register.Refer to AM602 clock spec for clock reference" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MSS_ELM_CLK_DIV_VAL" acronym="MSS_RCM_MSS_ELM_CLK_DIV_VAL" offset="0x2A0" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x819" description="Divider value ELM clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN0_CLK_GATE" acronym="MSS_RCM_MCAN0_CLK_GATE" offset="0x300" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN1_CLK_GATE" acronym="MSS_RCM_MCAN1_CLK_GATE" offset="0x304" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN2_CLK_GATE" acronym="MSS_RCM_MCAN2_CLK_GATE" offset="0x308" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN3_CLK_GATE" acronym="MSS_RCM_MCAN3_CLK_GATE" offset="0x30C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_QSPI0_CLK_GATE" acronym="MSS_RCM_QSPI0_CLK_GATE" offset="0x310" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for QSPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI0_CLK_GATE" acronym="MSS_RCM_RTI0_CLK_GATE" offset="0x314" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI1_CLK_GATE" acronym="MSS_RCM_RTI1_CLK_GATE" offset="0x318" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI2_CLK_GATE" acronym="MSS_RCM_RTI2_CLK_GATE" offset="0x31C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI3_CLK_GATE" acronym="MSS_RCM_RTI3_CLK_GATE" offset="0x320" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT0_CLK_GATE" acronym="MSS_RCM_WDT0_CLK_GATE" offset="0x328" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT1_CLK_GATE" acronym="MSS_RCM_WDT1_CLK_GATE" offset="0x32C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT2_CLK_GATE" acronym="MSS_RCM_WDT2_CLK_GATE" offset="0x330" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT3_CLK_GATE" acronym="MSS_RCM_WDT3_CLK_GATE" offset="0x334" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI0_CLK_GATE" acronym="MSS_RCM_MCSPI0_CLK_GATE" offset="0x33C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI1_CLK_GATE" acronym="MSS_RCM_MCSPI1_CLK_GATE" offset="0x340" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI2_CLK_GATE" acronym="MSS_RCM_MCSPI2_CLK_GATE" offset="0x344" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI3_CLK_GATE" acronym="MSS_RCM_MCSPI3_CLK_GATE" offset="0x348" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI4_CLK_GATE" acronym="MSS_RCM_MCSPI4_CLK_GATE" offset="0x34C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MMC0_CLK_GATE" acronym="MSS_RCM_MMC0_CLK_GATE" offset="0x350" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for MMCSD" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_UART_CLK_GATE" acronym="MSS_RCM_ICSSM0_UART_CLK_GATE" offset="0x354" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for ICSSM_UCLK" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CPTS_CLK_GATE" acronym="MSS_RCM_CPTS_CLK_GATE" offset="0x358" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for CPTS" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPMC_CLK_GATE" acronym="MSS_RCM_GPMC_CLK_GATE" offset="0x35C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for GPMC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CONTROLSS_PLL_CLK_GATE" acronym="MSS_RCM_CONTROLSS_PLL_CLK_GATE" offset="0x360" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for CONTROLSS_PLL" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C0_CLK_GATE" acronym="MSS_RCM_I2C0_CLK_GATE" offset="0x364" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C1_CLK_GATE" acronym="MSS_RCM_I2C1_CLK_GATE" offset="0x368" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C2_CLK_GATE" acronym="MSS_RCM_I2C2_CLK_GATE" offset="0x36C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C3_CLK_GATE" acronym="MSS_RCM_I2C3_CLK_GATE" offset="0x370" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN0_CLK_GATE" acronym="MSS_RCM_LIN0_CLK_GATE" offset="0x374" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for SPIB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN1_CLK_GATE" acronym="MSS_RCM_LIN1_CLK_GATE" offset="0x378" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for SPIB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN2_CLK_GATE" acronym="MSS_RCM_LIN2_CLK_GATE" offset="0x37C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for SPIB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN3_CLK_GATE" acronym="MSS_RCM_LIN3_CLK_GATE" offset="0x380" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for SPIB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN4_CLK_GATE" acronym="MSS_RCM_LIN4_CLK_GATE" offset="0x384" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for SPIB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART0_CLK_GATE" acronym="MSS_RCM_UART0_CLK_GATE" offset="0x38C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART1_CLK_GATE" acronym="MSS_RCM_UART1_CLK_GATE" offset="0x390" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART2_CLK_GATE" acronym="MSS_RCM_UART2_CLK_GATE" offset="0x394" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART3_CLK_GATE" acronym="MSS_RCM_UART3_CLK_GATE" offset="0x398" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART4_CLK_GATE" acronym="MSS_RCM_UART4_CLK_GATE" offset="0x39C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART5_CLK_GATE" acronym="MSS_RCM_UART5_CLK_GATE" offset="0x3A0" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for corresponding UART" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_250_CLK_GATE" acronym="MSS_RCM_RGMII_250_CLK_GATE" offset="0x3A4" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for RGMII" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_50_CLK_GATE" acronym="MSS_RCM_RGMII_50_CLK_GATE" offset="0x3A8" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for MII100" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RGMII_5_CLK_GATE" acronym="MSS_RCM_RGMII_5_CLK_GATE" offset="0x3AC" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for MII10" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MMC0_32K_CLK_GATE" acronym="MSS_RCM_MMC0_32K_CLK_GATE" offset="0x3B0" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for MMCSD_32K" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_TEMPSENSE_32K_CLK_GATE" acronym="MSS_RCM_TEMPSENSE_32K_CLK_GATE" offset="0x3B4" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for TEMPSENSE_32K" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CPSW_CLK_GATE" acronym="MSS_RCM_CPSW_CLK_GATE" offset="0x3B8" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for CPSW CPPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_IEP_CLK_GATE" acronym="MSS_RCM_ICSSM0_IEP_CLK_GATE" offset="0x3BC" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for ICSSM_IEP" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_CORE_CLK_GATE" acronym="MSS_RCM_ICSSM0_CORE_CLK_GATE" offset="0x3C0" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for ICSSM_CORE" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MSS_ICSSM_SYS_CLK_GATE" acronym="MSS_RCM_MSS_ICSSM_SYS_CLK_GATE" offset="0x3C4" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for ICSSM_SYS" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MSS_ELM_CLK_GATE" acronym="MSS_RCM_MSS_ELM_CLK_GATE" offset="0x3C8" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for ELM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE0_GATE" acronym="MSS_RCM_R5SS0_CORE0_GATE" offset="0x3CC" width="8" description="">
		<bitfield id="CLKGATE" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock to CORE0 related peripherals inside Cortexr5ss" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE0_GATE" acronym="MSS_RCM_R5SS1_CORE0_GATE" offset="0x3D0" width="8" description="">
		<bitfield id="CLKGATE" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock to CORE0 related peripherals inside Cortexr5ss" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE1_GATE" acronym="MSS_RCM_R5SS0_CORE1_GATE" offset="0x3D4" width="8" description="">
		<bitfield id="CLKGATE" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock to CORE1 related peripherals inside Cortexr5ss" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE1_GATE" acronym="MSS_RCM_R5SS1_CORE1_GATE" offset="0x3D8" width="8" description="">
		<bitfield id="CLKGATE" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock to CORE1 related peripherals inside Cortexr5ss" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN0_CLK_STATUS" acronym="MSS_RCM_MCAN0_CLK_STATUS" offset="0x400" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for corresponding MCAN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for corresponding MCAN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCAN1_CLK_STATUS" acronym="MSS_RCM_MCAN1_CLK_STATUS" offset="0x404" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for corresponding MCAN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for corresponding MCAN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCAN2_CLK_STATUS" acronym="MSS_RCM_MCAN2_CLK_STATUS" offset="0x408" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for corresponding MCAN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for corresponding MCAN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCAN3_CLK_STATUS" acronym="MSS_RCM_MCAN3_CLK_STATUS" offset="0x40C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for corresponding MCAN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for corresponding MCAN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_QSPI0_CLK_STATUS" acronym="MSS_RCM_QSPI0_CLK_STATUS" offset="0x410" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for QSPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for QSPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RTI0_CLK_STATUS" acronym="MSS_RCM_RTI0_CLK_STATUS" offset="0x414" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding RTI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding RTI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RTI1_CLK_STATUS" acronym="MSS_RCM_RTI1_CLK_STATUS" offset="0x418" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding RTI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding RTI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RTI2_CLK_STATUS" acronym="MSS_RCM_RTI2_CLK_STATUS" offset="0x41C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding RTI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding RTI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RTI3_CLK_STATUS" acronym="MSS_RCM_RTI3_CLK_STATUS" offset="0x420" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding RTI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding RTI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_WDT0_CLK_STATUS" acronym="MSS_RCM_WDT0_CLK_STATUS" offset="0x428" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for WDT" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for WDT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_WDT1_CLK_STATUS" acronym="MSS_RCM_WDT1_CLK_STATUS" offset="0x42C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for WDT" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for WDT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_WDT2_CLK_STATUS" acronym="MSS_RCM_WDT2_CLK_STATUS" offset="0x430" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for WDT" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for WDT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_WDT3_CLK_STATUS" acronym="MSS_RCM_WDT3_CLK_STATUS" offset="0x434" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for WDT" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for WDT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCSPI0_CLK_STATUS" acronym="MSS_RCM_MCSPI0_CLK_STATUS" offset="0x43C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding SPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding SPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCSPI1_CLK_STATUS" acronym="MSS_RCM_MCSPI1_CLK_STATUS" offset="0x440" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding SPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding SPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCSPI2_CLK_STATUS" acronym="MSS_RCM_MCSPI2_CLK_STATUS" offset="0x444" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding SPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding SPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCSPI3_CLK_STATUS" acronym="MSS_RCM_MCSPI3_CLK_STATUS" offset="0x448" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding SPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding SPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MCSPI4_CLK_STATUS" acronym="MSS_RCM_MCSPI4_CLK_STATUS" offset="0x44C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Corresponding SPI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Corresponding SPI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MMC0_CLK_STATUS" acronym="MSS_RCM_MMC0_CLK_STATUS" offset="0x450" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for MMCSD" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for MMCSD" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_ICSSM0_UART_CLK_STATUS" acronym="MSS_RCM_ICSSM0_UART_CLK_STATUS" offset="0x454" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for ICSSM_UCLK" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for ICSSM_UCLK" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_CPTS_CLK_STATUS" acronym="MSS_RCM_CPTS_CLK_STATUS" offset="0x458" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for CPTS" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for CPTS" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_GPMC_CLK_STATUS" acronym="MSS_RCM_GPMC_CLK_STATUS" offset="0x45C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for GPMC" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for GPMC" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_CONTROLSS_PLL_CLK_STATUS" acronym="MSS_RCM_CONTROLSS_PLL_CLK_STATUS" offset="0x460" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for CONTROLSS_PLL" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for CONTROLSS_PLL" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_I2C_CLK_STATUS" acronym="MSS_RCM_I2C_CLK_STATUS" offset="0x464" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for I2C" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for I2C" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN0_UART0_CLK_STATUS" acronym="MSS_RCM_LIN0_UART0_CLK_STATUS" offset="0x474" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN1_UART1_CLK_STATUS" acronym="MSS_RCM_LIN1_UART1_CLK_STATUS" offset="0x478" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN2_UART2_CLK_STATUS" acronym="MSS_RCM_LIN2_UART2_CLK_STATUS" offset="0x47C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN3_UART3_CLK_STATUS" acronym="MSS_RCM_LIN3_UART3_CLK_STATUS" offset="0x480" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN4_UART4_CLK_STATUS" acronym="MSS_RCM_LIN4_UART4_CLK_STATUS" offset="0x484" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_LIN5_UART5_CLK_STATUS" acronym="MSS_RCM_LIN5_UART5_CLK_STATUS" offset="0x488" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for  corresponding UART and LIN" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for  corresponding UART and LIN" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RGMII_250_CLK_STATUS" acronym="MSS_RCM_RGMII_250_CLK_STATUS" offset="0x48C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x1" description="Status shows the current divider value choosen for RGMII" range="15 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RGMII_50_CLK_STATUS" acronym="MSS_RCM_RGMII_50_CLK_STATUS" offset="0x490" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x9" description="Status shows the current divider value choosen for MII100" range="15 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_RGMII_5_CLK_STATUS" acronym="MSS_RCM_RGMII_5_CLK_STATUS" offset="0x494" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x99" description="Status shows the current divider value choosen for MII10" range="15 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MMC0_32K_CLK_STATUS" acronym="MSS_RCM_MMC0_32K_CLK_STATUS" offset="0x49C" width="24" description="">
		<bitfield id="CURRDIVIDER" width="10" begin="17" end="8" resetval="0x780" description="Status shows the current divider value choosen for XTAL_32K" range="17 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_TEMPSENSE_32K_CLK_STATUS" acronym="MSS_RCM_TEMPSENSE_32K_CLK_STATUS" offset="0x4A0" width="24" description="">
		<bitfield id="CURRDIVIDER" width="10" begin="17" end="8" resetval="0x780" description="Status shows the current divider value choosen for XTAL_32K" range="17 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_MSS_ELM_CLK_STATUS" acronym="MSS_RCM_MSS_ELM_CLK_STATUS" offset="0x4A4" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x3" description="Status shows the current divider value choosen for ELM" range="15 - 8" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_R5SS0_POR_RST_CTRL" acronym="MSS_RCM_R5SS0_POR_RST_CTRL" offset="0x500" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111' will assert por reset to R5SS Read is always 000" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_POR_RST_CTRL" acronym="MSS_RCM_R5SS1_POR_RST_CTRL" offset="0x504" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111' will assert por reset to R5SS Read is always 000" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE0_GRST_CTRL" acronym="MSS_RCM_R5SS0_CORE0_GRST_CTRL" offset="0x508" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE0 and MSS_CORE0_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE0_GRST_CTRL" acronym="MSS_RCM_R5SS1_CORE0_GRST_CTRL" offset="0x50C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE0 and MSS_CORE0_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE1_GRST_CTRL" acronym="MSS_RCM_R5SS0_CORE1_GRST_CTRL" offset="0x510" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE1  and MSS_CORE1_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE1_GRST_CTRL" acronym="MSS_RCM_R5SS1_CORE1_GRST_CTRL" offset="0x514" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE1  and MSS_CORE1_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE0_LRST_CTRL" acronym="MSS_RCM_R5SS0_CORE0_LRST_CTRL" offset="0x518" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE0 only" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE0_LRST_CTRL" acronym="MSS_RCM_R5SS1_CORE0_LRST_CTRL" offset="0x51C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE0 only" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_CORE1_LRST_CTRL" acronym="MSS_RCM_R5SS0_CORE1_LRST_CTRL" offset="0x520" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE1 only" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_CORE1_LRST_CTRL" acronym="MSS_RCM_R5SS1_CORE1_LRST_CTRL" offset="0x524" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring.write pulse bit field:writing '111'  will reset CORE1 only" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_VIM0_RST_CTRL" acronym="MSS_RCM_R5SS0_VIM0_RST_CTRL" offset="0x528" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_CORE0_VIM Writing 000 will deassert the reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_VIM0_RST_CTRL" acronym="MSS_RCM_R5SS1_VIM0_RST_CTRL" offset="0x52C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_CORE0_VIM Writing 000 will deassert the reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS0_VIM1_RST_CTRL" acronym="MSS_RCM_R5SS0_VIM1_RST_CTRL" offset="0x530" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_CORE1_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_R5SS1_VIM1_RST_CTRL" acronym="MSS_RCM_R5SS1_VIM1_RST_CTRL" offset="0x534" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_CORE1_VIM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCRC0_RST_CTRL" acronym="MSS_RCM_MCRC0_RST_CTRL" offset="0x538" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MCRC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI0_RST_CTRL" acronym="MSS_RCM_RTI0_RST_CTRL" offset="0x53C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI1_RST_CTRL" acronym="MSS_RCM_RTI1_RST_CTRL" offset="0x540" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI2_RST_CTRL" acronym="MSS_RCM_RTI2_RST_CTRL" offset="0x544" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_RTI3_RST_CTRL" acronym="MSS_RCM_RTI3_RST_CTRL" offset="0x548" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT0_RST_CTRL" acronym="MSS_RCM_WDT0_RST_CTRL" offset="0x54C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT1_RST_CTRL" acronym="MSS_RCM_WDT1_RST_CTRL" offset="0x550" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT2_RST_CTRL" acronym="MSS_RCM_WDT2_RST_CTRL" offset="0x554" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_WDT3_RST_CTRL" acronym="MSS_RCM_WDT3_RST_CTRL" offset="0x558" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_TOP_ESM_RST_CTRL" acronym="MSS_RCM_TOP_ESM_RST_CTRL" offset="0x55C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset ESM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_DCC0_RST_CTRL" acronym="MSS_RCM_DCC0_RST_CTRL" offset="0x560" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset DCCA" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_DCC1_RST_CTRL" acronym="MSS_RCM_DCC1_RST_CTRL" offset="0x564" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset DCCB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_DCC2_RST_CTRL" acronym="MSS_RCM_DCC2_RST_CTRL" offset="0x568" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset DCCC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_DCC3_RST_CTRL" acronym="MSS_RCM_DCC3_RST_CTRL" offset="0x56C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset DCCD" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI0_RST_CTRL" acronym="MSS_RCM_MCSPI0_RST_CTRL" offset="0x570" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI1_RST_CTRL" acronym="MSS_RCM_MCSPI1_RST_CTRL" offset="0x574" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI2_RST_CTRL" acronym="MSS_RCM_MCSPI2_RST_CTRL" offset="0x578" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI3_RST_CTRL" acronym="MSS_RCM_MCSPI3_RST_CTRL" offset="0x57C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCSPI4_RST_CTRL" acronym="MSS_RCM_MCSPI4_RST_CTRL" offset="0x580" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset Corresponding SPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_QSPI0_RST_CTRL" acronym="MSS_RCM_QSPI0_RST_CTRL" offset="0x584" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset QSPI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN0_RST_CTRL" acronym="MSS_RCM_MCAN0_RST_CTRL" offset="0x588" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN1_RST_CTRL" acronym="MSS_RCM_MCAN1_RST_CTRL" offset="0x58C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN2_RST_CTRL" acronym="MSS_RCM_MCAN2_RST_CTRL" offset="0x590" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MCAN3_RST_CTRL" acronym="MSS_RCM_MCAN3_RST_CTRL" offset="0x594" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding MCAN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C0_RST_CTRL" acronym="MSS_RCM_I2C0_RST_CTRL" offset="0x598" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C1_RST_CTRL" acronym="MSS_RCM_I2C1_RST_CTRL" offset="0x59C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C2_RST_CTRL" acronym="MSS_RCM_I2C2_RST_CTRL" offset="0x5A0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_I2C3_RST_CTRL" acronym="MSS_RCM_I2C3_RST_CTRL" offset="0x5A4" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding I2C" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART0_RST_CTRL" acronym="MSS_RCM_UART0_RST_CTRL" offset="0x5A8" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART1_RST_CTRL" acronym="MSS_RCM_UART1_RST_CTRL" offset="0x5AC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART2_RST_CTRL" acronym="MSS_RCM_UART2_RST_CTRL" offset="0x5B0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART3_RST_CTRL" acronym="MSS_RCM_UART3_RST_CTRL" offset="0x5B4" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART4_RST_CTRL" acronym="MSS_RCM_UART4_RST_CTRL" offset="0x5B8" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_UART5_RST_CTRL" acronym="MSS_RCM_UART5_RST_CTRL" offset="0x5BC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding UART instance" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN0_RST_CTRL" acronym="MSS_RCM_LIN0_RST_CTRL" offset="0x5C0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset LIN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN1_RST_CTRL" acronym="MSS_RCM_LIN1_RST_CTRL" offset="0x5C4" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset LIN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN2_RST_CTRL" acronym="MSS_RCM_LIN2_RST_CTRL" offset="0x5C8" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset LIN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN3_RST_CTRL" acronym="MSS_RCM_LIN3_RST_CTRL" offset="0x5CC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset LIN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LIN4_RST_CTRL" acronym="MSS_RCM_LIN4_RST_CTRL" offset="0x5D0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset LIN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_EDMA_RST_CTRL" acronym="MSS_RCM_EDMA_RST_CTRL" offset="0x5D8" width="16" description="">
		<bitfield id="TPTCA1_ASSERT" width="3" begin="14" end="12" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_TPTCA1" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="TPTCA0_ASSERT" width="3" begin="10" end="8" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_TPTCA0" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="TPCCA_ASSERT" width="3" begin="6" end="4" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS_TPCCA" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset EDMA" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_INFRA_RST_CTRL" acronym="MSS_RCM_INFRA_RST_CTRL" offset="0x5DC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS INFRA" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_CPSW_RST_CTRL" acronym="MSS_RCM_CPSW_RST_CTRL" offset="0x5E0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS CPSW" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_ICSSM0_RST_CTRL" acronym="MSS_RCM_ICSSM0_RST_CTRL" offset="0x5E4" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MSS ICSSM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MMC0_RST_CTRL" acronym="MSS_RCM_MMC0_RST_CTRL" offset="0x5E8" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset MMCSD" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPIO0_RST_CTRL" acronym="MSS_RCM_GPIO0_RST_CTRL" offset="0x5EC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding GPIO" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPIO1_RST_CTRL" acronym="MSS_RCM_GPIO1_RST_CTRL" offset="0x5F0" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding GPIO" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPIO2_RST_CTRL" acronym="MSS_RCM_GPIO2_RST_CTRL" offset="0x5F4" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding GPIO" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPIO3_RST_CTRL" acronym="MSS_RCM_GPIO3_RST_CTRL" offset="0x5F8" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset corresponding GPIO" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_SPINLOCK0_RST_CTRL" acronym="MSS_RCM_SPINLOCK0_RST_CTRL" offset="0x5FC" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset SPINLOCK" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_GPMC_RST_CTRL" acronym="MSS_RCM_GPMC_RST_CTRL" offset="0x600" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset GPMC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_TEMPSENSE_32K_RST_CTRL" acronym="MSS_RCM_TEMPSENSE_32K_RST_CTRL" offset="0x604" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset TEMPSENSE" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_MSS_ELM_RST_CTRL" acronym="MSS_RCM_MSS_ELM_RST_CTRL" offset="0x608" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="This feature is for debug purpose only. Software needs to ensure the state of the Device/IP before configuring. Writing  '111'  will reset ELM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK0_PD_CTRL" acronym="MSS_RCM_L2OCRAM_BANK0_PD_CTRL" offset="0x700" width="16" description="">
		<bitfield id="AGOODIN" width="3" begin="10" end="8" resetval="0x7" description="SW control for power signal 'AGOODIN' for MSS_L2_BANKA" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="AONIN" width="3" begin="6" end="4" resetval="0x7" description="SW control for power signal 'AONIN' for MSS_L2_BANKA" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ISO" width="3" begin="2" end="0" resetval="0x0" description="SW control for power signal 'ISO' for MSS_L2_BANKA" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK1_PD_CTRL" acronym="MSS_RCM_L2OCRAM_BANK1_PD_CTRL" offset="0x704" width="16" description="">
		<bitfield id="AGOODIN" width="3" begin="10" end="8" resetval="0x7" description="SW control for power signal 'AGOODIN' for MSS_L2_BANKB" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="AONIN" width="3" begin="6" end="4" resetval="0x7" description="SW control for power signal 'AONIN' for MSS_L2_BANKB" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ISO" width="3" begin="2" end="0" resetval="0x0" description="SW control for power signal 'ISO' for MSS_L2_BANKB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK2_PD_CTRL" acronym="MSS_RCM_L2OCRAM_BANK2_PD_CTRL" offset="0x708" width="16" description="">
		<bitfield id="AGOODIN" width="3" begin="10" end="8" resetval="0x7" description="SW control for power signal 'AGOODIN' for MSS_L2_BANKC" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="AONIN" width="3" begin="6" end="4" resetval="0x7" description="SW control for power signal 'AONIN' for MSS_L2_BANKC" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ISO" width="3" begin="2" end="0" resetval="0x0" description="SW control for power signal 'ISO' for MSS_L2_BANKC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK3_PD_CTRL" acronym="MSS_RCM_L2OCRAM_BANK3_PD_CTRL" offset="0x70C" width="16" description="">
		<bitfield id="AGOODIN" width="3" begin="10" end="8" resetval="0x7" description="SW control for power signal 'AGOODIN' for MSS_L2_BANKD" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="AONIN" width="3" begin="6" end="4" resetval="0x7" description="SW control for power signal 'AONIN' for MSS_L2_BANKD" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ISO" width="3" begin="2" end="0" resetval="0x0" description="SW control for power signal 'ISO' for MSS_L2_BANKD" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK0_PD_STATUS" acronym="MSS_RCM_L2OCRAM_BANK0_PD_STATUS" offset="0x710" width="8" description="">
		<bitfield id="AGOODOUT" width="1" begin="1" end="1" resetval="0x1" description="SW status indicating the 'pgoodin' of MSS_L2_BANKA" range="1" rwaccess="RO"/> 
		<bitfield id="AONOUT" width="1" begin="0" end="0" resetval="0x1" description="SW status indicating the 'ponin' of MSS_L2_BANKA" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK1_PD_STATUS" acronym="MSS_RCM_L2OCRAM_BANK1_PD_STATUS" offset="0x714" width="8" description="">
		<bitfield id="AGOODOUT" width="1" begin="1" end="1" resetval="0x1" description="SW status indicating the 'pgoodin' of MSS_L2_BANKB" range="1" rwaccess="RO"/> 
		<bitfield id="AONOUT" width="1" begin="0" end="0" resetval="0x1" description="SW status indicating the 'ponin' of MSS_L2_BANKB" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK2_PD_STATUS" acronym="MSS_RCM_L2OCRAM_BANK2_PD_STATUS" offset="0x718" width="8" description="">
		<bitfield id="AGOODOUT" width="1" begin="1" end="1" resetval="0x1" description="SW status indicating the 'pgoodin' of MSS_L2_BANKC" range="1" rwaccess="RO"/> 
		<bitfield id="AONOUT" width="1" begin="0" end="0" resetval="0x1" description="SW status indicating the 'ponin' of MSS_L2_BANKC" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_L2OCRAM_BANK3_PD_STATUS" acronym="MSS_RCM_L2OCRAM_BANK3_PD_STATUS" offset="0x71C" width="8" description="">
		<bitfield id="AGOODOUT" width="1" begin="1" end="1" resetval="0x1" description="SW status indicating the 'pgoodin' of MSS_L2_BANKD" range="1" rwaccess="RO"/> 
		<bitfield id="AONOUT" width="1" begin="0" end="0" resetval="0x1" description="SW status indicating the 'ponin' of MSS_L2_BANKD" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_REG0" acronym="MSS_RCM_HW_REG0" offset="0x720" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_REG1" acronym="MSS_RCM_HW_REG1" offset="0x724" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_REG2" acronym="MSS_RCM_HW_REG2" offset="0x728" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_REG3" acronym="MSS_RCM_HW_REG3" offset="0x72C" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTIA_CLK_SRC_SEL" acronym="MSS_RCM_HSM_RTIA_CLK_SRC_SEL" offset="0x800" width="16" description="">
		<bitfield id="HSM_RTI0_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for HSM_Corresponding RTI.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_WDT_CLK_SRC_SEL" acronym="MSS_RCM_HSM_WDT_CLK_SRC_SEL" offset="0x804" width="16" description="">
		<bitfield id="HSM_WDT0_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for HSM_WDT.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTC_CLK_SRC_SEL" acronym="MSS_RCM_HSM_RTC_CLK_SRC_SEL" offset="0x808" width="16" description="">
		<bitfield id="HSM_RTC0_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x1911" description="Select line for selecting source clock for HSM_RTC.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTA_CLK_SRC_SEL" acronym="MSS_RCM_HSM_DMTA_CLK_SRC_SEL" offset="0x80C" width="16" description="">
		<bitfield id="HSM_DTM0_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for HSM_DMTA.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTB_CLK_SRC_SEL" acronym="MSS_RCM_HSM_DMTB_CLK_SRC_SEL" offset="0x810" width="16" description="">
		<bitfield id="HSM_DTM1_CLK_SRC_SEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for HSM_DMTB.Data should be loaded as multibit.  For example: if '0x5' should be selected then '0x555' should be       configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTI_CLK_DIV_VAL" acronym="MSS_RCM_HSM_RTI_CLK_DIV_VAL" offset="0x814" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value HSM RTI selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_WDT_CLK_DIV_VAL" acronym="MSS_RCM_HSM_WDT_CLK_DIV_VAL" offset="0x818" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value HSM WDT selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTC_CLK_DIV_VAL" acronym="MSS_RCM_HSM_RTC_CLK_DIV_VAL" offset="0x81C" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value HSM RTC selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTA_CLK_DIV_VAL" acronym="MSS_RCM_HSM_DMTA_CLK_DIV_VAL" offset="0x820" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value HSM DMTA selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTB_CLK_DIV_VAL" acronym="MSS_RCM_HSM_DMTB_CLK_DIV_VAL" offset="0x824" width="16" description="">
		<bitfield id="CLKDIVR" width="12" begin="11" end="0" resetval="0x0" description="Divider value HSM DMTB selected clock.Data should be loaded as multibit.  For example: if divider value of '0x8' should be selected then '0x888' should be configured to the register.Refer to AM602 clock spec for clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTI_CLK_GATE" acronym="MSS_RCM_HSM_RTI_CLK_GATE" offset="0x828" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for HSM RTI" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_WDT_CLK_GATE" acronym="MSS_RCM_HSM_WDT_CLK_GATE" offset="0x82C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for HSM WDT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTC_CLK_GATE" acronym="MSS_RCM_HSM_RTC_CLK_GATE" offset="0x830" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for HSM RTC" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTA_CLK_GATE" acronym="MSS_RCM_HSM_DMTA_CLK_GATE" offset="0x834" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for HSM DMTA" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_DMTB_CLK_GATE" acronym="MSS_RCM_HSM_DMTB_CLK_GATE" offset="0x838" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="writing '111'  will gate clock for HSM DMTB" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HSM_RTI_CLK_STATUS" acronym="MSS_RCM_HSM_RTI_CLK_STATUS" offset="0x83C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for HSM_RTI" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for HSM_RTI" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HSM_WDT_CLK_STATUS" acronym="MSS_RCM_HSM_WDT_CLK_STATUS" offset="0x840" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for HSM_WDT" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for HSM_WDT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HSM_RTC_CLK_STATUS" acronym="MSS_RCM_HSM_RTC_CLK_STATUS" offset="0x844" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for HSM_RTC" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x128" description="Status shows the source clock slected for HSM_RTC" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HSM_DMTA_CLK_STATUS" acronym="MSS_RCM_HSM_DMTA_CLK_STATUS" offset="0x848" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for HSM_DMTA" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for HSM_DMTA" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HSM_DMTB_CLK_STATUS" acronym="MSS_RCM_HSM_DMTB_CLK_STATUS" offset="0x84C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for HSM_DMTB" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for HSM_DMTB" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RW0" acronym="MSS_RCM_HW_SPARE_RW0" offset="0xFD0" width="32" description="">
		<bitfield id="HW_SPARE_RW0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RW1" acronym="MSS_RCM_HW_SPARE_RW1" offset="0xFD4" width="32" description="">
		<bitfield id="HW_SPARE_RW1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RW2" acronym="MSS_RCM_HW_SPARE_RW2" offset="0xFD8" width="32" description="">
		<bitfield id="HW_SPARE_RW2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RW3" acronym="MSS_RCM_HW_SPARE_RW3" offset="0xFDC" width="32" description="">
		<bitfield id="HW_SPARE_RW3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RO0" acronym="MSS_RCM_HW_SPARE_RO0" offset="0xFE0" width="32" description="">
		<bitfield id="HW_SPARE_RO0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RO1" acronym="MSS_RCM_HW_SPARE_RO1" offset="0xFE4" width="32" description="">
		<bitfield id="HW_SPARE_RO1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RO2" acronym="MSS_RCM_HW_SPARE_RO2" offset="0xFE8" width="32" description="">
		<bitfield id="HW_SPARE_RO2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_RO3" acronym="MSS_RCM_HW_SPARE_RO3" offset="0xFEC" width="32" description="">
		<bitfield id="HW_SPARE_RO3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_WPH" acronym="MSS_RCM_HW_SPARE_WPH" offset="0xFF0" width="32" description="">
		<bitfield id="HW_SPARE_WPH" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_HW_SPARE_REC" acronym="MSS_RCM_HW_SPARE_REC" offset="0xFF4" width="32" description="">
		<bitfield id="HW_SPARE_REC31" width="1" begin="31" end="31" resetval="0x0" description="Reserved for HW R&#38;D" range="31" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC30" width="1" begin="30" end="30" resetval="0x0" description="Reserved for HW R&#38;D" range="30" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC29" width="1" begin="29" end="29" resetval="0x0" description="Reserved for HW R&#38;D" range="29" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC28" width="1" begin="28" end="28" resetval="0x0" description="Reserved for HW R&#38;D" range="28" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC27" width="1" begin="27" end="27" resetval="0x0" description="Reserved for HW R&#38;D" range="27" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC26" width="1" begin="26" end="26" resetval="0x0" description="Reserved for HW R&#38;D" range="26" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC25" width="1" begin="25" end="25" resetval="0x0" description="Reserved for HW R&#38;D" range="25" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC24" width="1" begin="24" end="24" resetval="0x0" description="Reserved for HW R&#38;D" range="24" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC23" width="1" begin="23" end="23" resetval="0x0" description="Reserved for HW R&#38;D" range="23" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC22" width="1" begin="22" end="22" resetval="0x0" description="Reserved for HW R&#38;D" range="22" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC21" width="1" begin="21" end="21" resetval="0x0" description="Reserved for HW R&#38;D" range="21" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC20" width="1" begin="20" end="20" resetval="0x0" description="Reserved for HW R&#38;D" range="20" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC19" width="1" begin="19" end="19" resetval="0x0" description="Reserved for HW R&#38;D" range="19" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC18" width="1" begin="18" end="18" resetval="0x0" description="Reserved for HW R&#38;D" range="18" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC17" width="1" begin="17" end="17" resetval="0x0" description="Reserved for HW R&#38;D" range="17" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC16" width="1" begin="16" end="16" resetval="0x0" description="Reserved for HW R&#38;D" range="16" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC15" width="1" begin="15" end="15" resetval="0x0" description="Reserved for HW R&#38;D" range="15" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC14" width="1" begin="14" end="14" resetval="0x0" description="Reserved for HW R&#38;D" range="14" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC13" width="1" begin="13" end="13" resetval="0x0" description="Reserved for HW R&#38;D" range="13" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC12" width="1" begin="12" end="12" resetval="0x0" description="Reserved for HW R&#38;D" range="12" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC11" width="1" begin="11" end="11" resetval="0x0" description="Reserved for HW R&#38;D" range="11" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC10" width="1" begin="10" end="10" resetval="0x0" description="Reserved for HW R&#38;D" range="10" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC9" width="1" begin="9" end="9" resetval="0x0" description="Reserved for HW R&#38;D" range="9" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC8" width="1" begin="8" end="8" resetval="0x0" description="Reserved for HW R&#38;D" range="8" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC7" width="1" begin="7" end="7" resetval="0x0" description="Reserved for HW R&#38;D" range="7" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC6" width="1" begin="6" end="6" resetval="0x0" description="Reserved for HW R&#38;D" range="6" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC5" width="1" begin="5" end="5" resetval="0x0" description="Reserved for HW R&#38;D" range="5" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC4" width="1" begin="4" end="4" resetval="0x0" description="Reserved for HW R&#38;D" range="4" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC3" width="1" begin="3" end="3" resetval="0x0" description="Reserved for HW R&#38;D" range="3" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC2" width="1" begin="2" end="2" resetval="0x0" description="Reserved for HW R&#38;D" range="2" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC1" width="1" begin="1" end="1" resetval="0x0" description="Reserved for HW R&#38;D" range="1" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC0" width="1" begin="0" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LOCK0_KICK0" acronym="MSS_RCM_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description="- KICK0 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_LOCK0_KICK1" acronym="MSS_RCM_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description="- KICK1 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_INTR_RAW_STATUS" acronym="MSS_RCM_INTR_RAW_STATUS" offset="0x1010" width="8" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_INTR_ENABLED_STATUS_CLEAR" acronym="MSS_RCM_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_INTR_ENABLE" acronym="MSS_RCM_INTR_ENABLE" offset="0x1018" width="8" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_INTR_ENABLE_CLEAR" acronym="MSS_RCM_INTR_ENABLE_CLEAR" offset="0x101C" width="8" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_EOI" acronym="MSS_RCM_EOI" offset="0x1020" width="8" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_RCM_FAULT_ADDRESS" acronym="MSS_RCM_FAULT_ADDRESS" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_FAULT_TYPE_STATUS" acronym="MSS_RCM_FAULT_TYPE_STATUS" offset="0x1028" width="8" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="RO"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_FAULT_ATTR_STATUS" acronym="MSS_RCM_FAULT_ATTR_STATUS" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="RO"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="RO"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_RCM_FAULT_CLEAR" acronym="MSS_RCM_FAULT_CLEAR" offset="0x1030" width="0" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="WO"/>
	</register>
</module>