// Seed: 4059276386
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8
    , id_12,
    input wand id_9,
    output uwire id_10
);
  assign id_12[1] = 1;
  bit id_13;
  initial id_13 = id_1;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wor id_12,
    input wire id_13,
    input tri id_14,
    output supply0 id_15,
    input tri id_16,
    output supply0 id_17,
    output uwire id_18,
    input tri id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    output wor id_23,
    output supply1 id_24,
    input tri id_25,
    inout wire id_26,
    input tri1 id_27,
    output uwire id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri1 id_31,
    output tri1 id_32
);
  assign id_26 = id_22;
  nor primCall (
      id_5,
      id_31,
      id_29,
      id_9,
      id_26,
      id_13,
      id_6,
      id_19,
      id_2,
      id_4,
      id_8,
      id_1,
      id_10,
      id_11,
      id_22,
      id_7,
      id_21,
      id_27,
      id_14,
      id_30,
      id_3,
      id_25,
      id_20
  );
  assign id_17 = id_11;
  module_0 modCall_1 (
      id_4,
      id_22,
      id_7,
      id_27,
      id_9,
      id_10,
      id_19,
      id_14,
      id_26,
      id_11,
      id_5
  );
endmodule
